Verilator Tree Dump (format 0x3900) from <e133680> to <e140281>
     NETLIST 0x55573dea1f80 <e1> {a0}
    1: MODULE 0x55573e2cedd0 <e40908> {c5}  TOP  L1 [P]
    1:2: VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2: VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2: VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2: VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2: VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2: VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x55573e24d580 <e55014> {c5}
    1:2:2: SCOPE 0x55573e53ced0 <e55012> {c5}  TOP
    1:2: VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: VAR 0x55573ead51f0 <e98464> {c22} @dt=0x55573dec2600@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55573e808e10 <e101739> {c5}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55573e3e0070 <e79154> {c5} traceInitThis__1 => CFUNC 0x55573e869120 <e101745> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x55573e868ee0 <e101741> {c5}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55573ead5370 <e99255> {c5} traceFullThis__1 => CFUNC 0x55573eb06de0 <e101781> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x55573eb40510 <e100622> {c5} @dt=0x55573eb20490@(G/w32)
    1:2:4:1: CONST 0x55573eb405d0 <e100620> {c5} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55573eb40740 <e100621> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55573e869360 <e101743> {c5}  traceChgThis [STATICU]
    1:2:3: IF 0x55573eb07e10 <e99306> {c86}
    1:2:3:1: AND 0x55573eae96d0 <e102095> {c86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eaeb5b0 <e102091> {c86} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eb07d50 <e102092> {c86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eaae010 <e125238> {c86} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb95930 <e114175> {c86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eb075e0 <e114165> {c86} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eb07a20 <e114166> {c86} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2: CCALL 0x55573eb08060 <e99310> {c5} traceChgThis__2 => CFUNC 0x55573eb07ee0 <e101783> {c5}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x55573eab3580 <e99391> {c51}
    1:2:3:1: AND 0x55573ead6e30 <e102113> {c51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eae8150 <e102109> {c51} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eab3900 <e102110> {c51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55573eab2f10 <e102098> {c51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55573eab2030 <e125245> {c51} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: SHIFTR 0x55573eb95c70 <e114209> {c51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55573eab27a0 <e114199> {c51} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55573eab2be0 <e114200> {c51} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55573eb95e10 <e114226> {c51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eab2fd0 <e114216> {c51} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eab3410 <e114217> {c51} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55573eab3b70 <e99394> {c5} traceChgThis__3 => CFUNC 0x55573eab39c0 <e101785> {c5}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x55573eab6e40 <e99502> {c25}
    1:2:3:1: AND 0x55573ead77d0 <e102133> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eb1a610 <e102129> {c25} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eab6d80 <e102130> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55573eab6550 <e102118> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55573eab5d20 <e102116> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55573eab4e40 <e125252> {c25} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x55573eb96150 <e114260> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x55573eab55b0 <e114250> {c25} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x55573eab59f0 <e114251> {c25} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:1:2: SHIFTR 0x55573eb962f0 <e114277> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55573eab5de0 <e114267> {c25} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55573eab6220 <e114268> {c25} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:2:2: SHIFTR 0x55573eb96490 <e114294> {c25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eab6610 <e114284> {c25} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eab6a50 <e114285> {c25} @dt=0x55573dee44c0@(G/w32)  32'ha
    1:2:3:2: CCALL 0x55573eab70c0 <e99505> {c5} traceChgThis__4 => CFUNC 0x55573eab6f10 <e101787> {c5}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x55573eab9150 <e99561> {c72}
    1:2:3:1: AND 0x55573ead80d0 <e102149> {c72} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eadbff0 <e102145> {c72} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eab9090 <e102146> {c72} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eab81b0 <e125259> {c72} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb967d0 <e114328> {c72} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eab8920 <e114318> {c72} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eab8d60 <e114319> {c72} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55573eab93d0 <e99564> {c5} traceChgThis__5 => CFUNC 0x55573eab9220 <e101789> {c5}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x55573eac1ae0 <e99647> {c39}
    1:2:3:1: AND 0x55573eaea570 <e102167> {c39} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eb19c40 <e102163> {c39} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eac1a20 <e102164> {c39} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55573eac11f0 <e102152> {c39} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55573eac0310 <e125266> {c39} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: SHIFTR 0x55573eb96b10 <e114362> {c39} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55573eac0a80 <e114352> {c39} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55573eac0ec0 <e114353> {c39} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:2:2: SHIFTR 0x55573eb96cb0 <e114379> {c39} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eac12b0 <e114369> {c39} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eac16f0 <e114370> {c39} @dt=0x55573dee44c0@(G/w32)  32'ha
    1:2:3:2: CCALL 0x55573eac1d60 <e99650> {c5} traceChgThis__6 => CFUNC 0x55573eac1bb0 <e101791> {c5}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x55573eac43d0 <e99758> {c75}
    1:2:3:1: AND 0x55573eaea690 <e102187> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eb1a7d0 <e102183> {c75} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eac4310 <e102184> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55573eac3ae0 <e102172> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55573eac32b0 <e102170> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55573eac23d0 <e125273> {c75} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x55573eb96ff0 <e114413> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x55573eac2b40 <e114403> {c75} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x55573eac2f80 <e114404> {c75} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:2:1:2: SHIFTR 0x55573eb97190 <e114430> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55573eac3370 <e114420> {c75} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55573eac37b0 <e114421> {c75} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:1:2:2: SHIFTR 0x55573eb97330 <e114447> {c75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eac3ba0 <e114437> {c75} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eac3fe0 <e114438> {c75} @dt=0x55573dee44c0@(G/w32)  32'h9
    1:2:3:2: CCALL 0x55573eac4650 <e99761> {c5} traceChgThis__7 => CFUNC 0x55573eac44a0 <e101793> {c5}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x55573eac5ee0 <e99817> {c162}
    1:2:3:1: AND 0x55573eaeb260 <e102203> {c162} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eae8780 <e102199> {c162} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eac5e20 <e102200> {c162} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eac4f20 <e125280> {c162} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb977b0 <e114481> {c162} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eac5690 <e114471> {c162} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eac5ad0 <e114472> {c162} @dt=0x55573dee44c0@(G/w32)  32'h5
    1:2:3:2: CCALL 0x55573eac6160 <e99820> {c5} traceChgThis__8 => CFUNC 0x55573eac5fb0 <e101795> {c5}  traceChgThis__8 [STATICU]
    1:2:3: IF 0x55573eac78a0 <e99876> {c126}
    1:2:3:1: AND 0x55573eae8300 <e102219> {c126} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573ead9580 <e102215> {c126} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eac77e0 <e102216> {c126} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eac67e0 <e125287> {c126} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb97af0 <e114515> {c126} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eac6fd0 <e114505> {c126} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eac7470 <e114506> {c126} @dt=0x55573dee44c0@(G/w32)  32'h6
    1:2:3:2: CCALL 0x55573eac7b20 <e99879> {c5} traceChgThis__9 => CFUNC 0x55573eac7970 <e101797> {c5}  traceChgThis__9 [STATICU]
    1:2:3: IF 0x55573eac8f30 <e99933> {c101}
    1:2:3:1: AND 0x55573eb10db0 <e102235> {c101} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eb11e20 <e102231> {c101} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eac8e70 <e102232> {c101} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eac7e70 <e125294> {c101} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb97e30 <e114549> {c101} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eac8660 <e114539> {c101} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eac8b00 <e114540> {c101} @dt=0x55573dee44c0@(G/w32)  32'h7
    1:2:3:2: CCALL 0x55573eac9210 <e99936> {c5} traceChgThis__10 => CFUNC 0x55573eac9030 <e101799> {c5}  traceChgThis__10 [STATICU]
    1:2:3: IF 0x55573eacdd50 <e100020> {c73}
    1:2:3:1: AND 0x55573eb0f1f0 <e102251> {c73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573e523680 <e102247> {c73} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eacdc90 <e102248> {c73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eaccc70 <e125301> {c73} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb98170 <e114583> {c73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eacd480 <e114573> {c73} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eacd920 <e114574> {c73} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2: CCALL 0x55573eac64b0 <e100023> {c5} traceChgThis__11 => CFUNC 0x55573eacde50 <e101801> {c5}  traceChgThis__11 [STATICU]
    1:2:3: IF 0x55573eacf570 <e100079> {c33}
    1:2:3:1: AND 0x55573eb0f310 <e102267> {c33} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eae8590 <e102263> {c33} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eacf4b0 <e102264> {c33} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eace4b0 <e125308> {c33} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb984b0 <e114617> {c33} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eaceca0 <e114607> {c33} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eacf140 <e114608> {c33} @dt=0x55573dee44c0@(G/w32)  32'h9
    1:2:3:2: CCALL 0x55573eacf820 <e100082> {c5} traceChgThis__12 => CFUNC 0x55573eacf640 <e101803> {c5}  traceChgThis__12 [STATICU]
    1:2:3: IF 0x55573eb29a50 <e100164> {c32}
    1:2:3:1: AND 0x55573eb0f430 <e102283> {c32} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eb11100 <e102279> {c32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eb29990 <e102280> {c32} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eb28ab0 <e125315> {c32} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb987f0 <e114651> {c32} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eb29220 <e114641> {c32} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eb29660 <e114642> {c32} @dt=0x55573dee44c0@(G/w32)  32'ha
    1:2:3:2: CCALL 0x55573eb29ca0 <e100167> {c5} traceChgThis__13 => CFUNC 0x55573eb29b20 <e101805> {c5}  traceChgThis__13 [STATICU]
    1:2:3: IF 0x55573eb2b320 <e100225> {c157}
    1:2:3:1: AND 0x55573eb0f550 <e102299> {c157} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573ead74f0 <e102295> {c157} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eb2b260 <e102296> {c157} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55573eb2a380 <e125322> {c157} @dt=0x55573eab3650@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55573eb98b30 <e114685> {c157} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eb2aaf0 <e114675> {c157} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eb2af30 <e114676> {c157} @dt=0x55573dee44c0@(G/w32)  32'hb
    1:2:3:2: CCALL 0x55573eb2b570 <e100228> {c5} traceChgThis__14 => CFUNC 0x55573eb2b3f0 <e101807> {c5}  traceChgThis__14 [STATICU]
    1:2:3: IF 0x55573eb2c9d0 <e100263> {c175}
    1:2:3:1: AND 0x55573ebe4320 <e125342> {c175} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebe4090 <e125334> {c175} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2: VARREF 0x55573eb2c260 <e125335> {c175} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55573eb2cc20 <e100266> {c5} traceChgThis__15 => CFUNC 0x55573eb2caa0 <e101809> {c5}  traceChgThis__15 [STATICU]
    1:2:3: IF 0x55573eb2d880 <e100295> {c26}
    1:2:3:1: AND 0x55573ebe4750 <e125364> {c26} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebe44c0 <e125356> {c26} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:2: VARREF 0x55573eb2d110 <e125357> {c26} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55573eb2dad0 <e100298> {c5} traceChgThis__16 => CFUNC 0x55573eb2d950 <e101811> {c5}  traceChgThis__16 [STATICU]
    1:2:3: IF 0x55573eb357c0 <e100434> {c80}
    1:2:3:1: AND 0x55573eb0f8b0 <e102343> {c80} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573e523920 <e102339> {c80} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55573eb35700 <e102340> {c80} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x55573eb99010 <e114736> {c80} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55573eb34820 <e114726> {c80} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x55573eb34c60 <e114727> {c80} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55573eb991b0 <e114753> {c80} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55573eb34f90 <e114743> {c80} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55573eb353d0 <e114744> {c80} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55573eb35a10 <e100437> {c5} traceChgThis__17 => CFUNC 0x55573eb35890 <e101813> {c5}  traceChgThis__17 [STATICU]
    1:2:3: IF 0x55573eb386c0 <e100468> {c22}
    1:2:3:1: AND 0x55573ebe4b80 <e125386> {c22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebe48f0 <e125378> {c22} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:1:2: VARREF 0x55573eb37f50 <e125379> {c22} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55573eb38910 <e100471> {c5} traceChgThis__18 => CFUNC 0x55573eb38790 <e101815> {c5}  traceChgThis__18 [STATICU]
    1:2:3: IF 0x55573eb3bdc0 <e100518> {c70}
    1:2:3:1: AND 0x55573ebe4fb0 <e125408> {c70} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebe4d20 <e125400> {c70} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:1:2: VARREF 0x55573eb3b650 <e125401> {c70} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55573eb3c010 <e100521> {c5} traceChgThis__19 => CFUNC 0x55573eb3be90 <e101817> {c5}  traceChgThis__19 [STATICU]
    1:2:3: IF 0x55573eb3cc70 <e100550> {c84}
    1:2:3:1: AND 0x55573ebe53e0 <e125430> {c84} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebe5150 <e125422> {c84} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x55573eb3c500 <e125423> {c84} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55573eb3cec0 <e100553> {c5} traceChgThis__20 => CFUNC 0x55573eb3cd40 <e101819> {c5}  traceChgThis__20 [STATICU]
    1:2:3: CCALL 0x55573eb3ec70 <e100584> {c5} traceChgThis__21 => CFUNC 0x55573eb3eaf0 <e101821> {c5}  traceChgThis__21 [STATICU]
    1:2:4: ASSIGN 0x55573eb40450 <e100622> {c5} @dt=0x55573eb20490@(G/w32)
    1:2:4:1: CONST 0x55573eb40200 <e100620> {c5} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55573eb400e0 <e100621> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55573e869120 <e101745> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x55573e866180 <e79158> {c7} @dt=0x55573dec2600@(G/w1)  clk
    1:2:3: TRACEDECL 0x55573e867ae0 <e79167> {c8} @dt=0x55573dec2600@(G/w1)  reset
    1:2:3: TRACEDECL 0x55573e8488c0 <e79177> {c9} @dt=0x55573dec2600@(G/w1)  active
    1:2:3: TRACEDECL 0x55573e846400 <e79187> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x55573e8668e0 <e79197> {c13} @dt=0x55573dee44c0@(G/w32)  address
    1:2:3: TRACEDECL 0x55573e896c20 <e79207> {c14} @dt=0x55573dec2600@(G/w1)  write
    1:2:3: TRACEDECL 0x55573e896f70 <e79217> {c15} @dt=0x55573dec2600@(G/w1)  read
    1:2:3: TRACEDECL 0x55573e8972c0 <e79227> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest
    1:2:3: TRACEDECL 0x55573e897610 <e79237> {c17} @dt=0x55573dee44c0@(G/w32)  writedata
    1:2:3: TRACEDECL 0x55573e897a30 <e79247> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable
    1:2:3: TRACEDECL 0x55573e897e50 <e79257> {c19} @dt=0x55573dee44c0@(G/w32)  readdata
    1:2:3: TRACEDECL 0x55573e898270 <e79267> {c7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus clk
    1:2:3: TRACEDECL 0x55573e898690 <e79277> {c8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus reset
    1:2:3: TRACEDECL 0x55573e898ab0 <e79287> {c9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus active
    1:2:3: TRACEDECL 0x55573e898ed0 <e79297> {c10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_v0
    1:2:3: TRACEDECL 0x55573e8992f0 <e79307> {c13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus address
    1:2:3: TRACEDECL 0x55573e899710 <e79317> {c14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus write
    1:2:3: TRACEDECL 0x55573e899b30 <e79327> {c15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus read
    1:2:3: TRACEDECL 0x55573e899f50 <e79337> {c16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus waitrequest
    1:2:3: TRACEDECL 0x55573e89a370 <e79347> {c17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus writedata
    1:2:3: TRACEDECL 0x55573e89a790 <e79357> {c18} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable
    1:2:3: TRACEDECL 0x55573e89abb0 <e79367> {c19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus readdata
    1:2:3: TRACEDECL 0x55573e89afd0 <e79377> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus internal_clk
    1:2:3: TRACEDECL 0x55573e89b3f0 <e79387> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3: TRACEDECL 0x55573e89b810 <e79397> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instr_address
    1:2:3: TRACEDECL 0x55573e89bc30 <e79407> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55573e89c050 <e79417> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3: TRACEDECL 0x55573e89c470 <e79427> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3: TRACEDECL 0x55573e89c890 <e79437> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3: TRACEDECL 0x55573e89ccb0 <e79447> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3: TRACEDECL 0x55573e89d0d0 <e79457> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3: TRACEDECL 0x55573e89d4f0 <e79467> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3: TRACEDECL 0x55573e89d910 <e79477> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3: TRACEDECL 0x55573e89dd30 <e79487> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3: TRACEDECL 0x55573e89e150 <e79497> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus branch_decode
    1:2:3: TRACEDECL 0x55573e89e570 <e79507> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus equal_decode
    1:2:3: TRACEDECL 0x55573e89e990 <e79517> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3: TRACEDECL 0x55573e89edb0 <e79527> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x55573e89f1d0 <e79537> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3: TRACEDECL 0x55573e89f5f0 <e79547> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3: TRACEDECL 0x55573e89fa10 <e79557> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3: TRACEDECL 0x55573e89fe30 <e79567> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3: TRACEDECL 0x55573e8a0250 <e79577> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3: TRACEDECL 0x55573e8a0670 <e79587> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3: TRACEDECL 0x55573e8a0a90 <e79597> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3: TRACEDECL 0x55573e8a0eb0 <e79607> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55573e8a12d0 <e79617> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op
    1:2:3: TRACEDECL 0x55573e8a16f0 <e79627> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_1
    1:2:3: TRACEDECL 0x55573e8a1b10 <e79637> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rs_decode
    1:2:3: TRACEDECL 0x55573e8a1f30 <e79647> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_2
    1:2:3: TRACEDECL 0x55573e8a2350 <e79657> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rt_decode
    1:2:3: TRACEDECL 0x55573e8a2770 <e79667> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3: TRACEDECL 0x55573e8a2b90 <e79677> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus immediate
    1:2:3: TRACEDECL 0x55573e8a2fb0 <e79687> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus j_offset
    1:2:3: TRACEDECL 0x55573e8a33d0 <e79697> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3: TRACEDECL 0x55573e8a37f0 <e79707> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3: TRACEDECL 0x55573e8a3c10 <e79717> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3: TRACEDECL 0x55573e8a4030 <e79727> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3: TRACEDECL 0x55573e8a4450 <e79737> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3: TRACEDECL 0x55573e8a4870 <e79747> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3: TRACEDECL 0x55573e8a4c90 <e79757> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3: TRACEDECL 0x55573e8a50b0 <e79767> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3: TRACEDECL 0x55573e8a54d0 <e79777> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3: TRACEDECL 0x55573e8a58f0 <e79787> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3: TRACEDECL 0x55573e8a5d10 <e79797> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3: TRACEDECL 0x55573e8a6130 <e79807> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3: TRACEDECL 0x55573e8a6550 <e79817> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3: TRACEDECL 0x55573e8a6970 <e79827> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3: TRACEDECL 0x55573e8a6d90 <e79837> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3: TRACEDECL 0x55573e8a71b0 <e79847> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3: TRACEDECL 0x55573e8a75d0 <e79857> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3: TRACEDECL 0x55573e8a79f0 <e79867> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3: TRACEDECL 0x55573e8a7e90 <e79877> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3: TRACEDECL 0x55573e8a8320 <e79887> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3: TRACEDECL 0x55573e8a8770 <e79897> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55573e8a8c10 <e79907> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3: TRACEDECL 0x55573e8a9100 <e79917> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3: TRACEDECL 0x55573e8a9610 <e79927> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3: TRACEDECL 0x55573e8a9ac0 <e79937> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_execute
    1:2:3: TRACEDECL 0x55573e8a9f40 <e79947> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3: TRACEDECL 0x55573e8aa3f0 <e79957> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3: TRACEDECL 0x55573e8aa840 <e79967> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3: TRACEDECL 0x55573e8aacf0 <e79977> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3: TRACEDECL 0x55573e8ab1a0 <e79987> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3: TRACEDECL 0x55573e8ab650 <e79997> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3: TRACEDECL 0x55573e8abb10 <e80007> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55573e8abfe0 <e80017> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55573e8ac4c0 <e80027> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3: TRACEDECL 0x55573e8ac940 <e80037> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3: TRACEDECL 0x55573e8acdc0 <e80047> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3: TRACEDECL 0x55573e8ad240 <e80057> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3: TRACEDECL 0x55573e8ad6e0 <e80067> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x55573e8adbc0 <e80077> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x55573e8ae120 <e80087> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3: TRACEDECL 0x55573e8ae580 <e80097> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3: TRACEDECL 0x55573e8aea40 <e80107> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3: TRACEDECL 0x55573e8aef20 <e80117> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3: TRACEDECL 0x55573e8af410 <e80127> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3: TRACEDECL 0x55573e8af8a0 <e80137> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3: TRACEDECL 0x55573e8afd80 <e80147> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3: TRACEDECL 0x55573e8b0220 <e80157> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55573e8b06d0 <e80167> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3: TRACEDECL 0x55573e8b0be0 <e80177> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3: TRACEDECL 0x55573e8b1090 <e80187> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_memory
    1:2:3: TRACEDECL 0x55573e8b14b0 <e80197> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_memory
    1:2:3: TRACEDECL 0x55573e8b1960 <e80207> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3: TRACEDECL 0x55573e8b1e10 <e80217> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55573e8b22c0 <e80227> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55573e8b2770 <e80237> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3: TRACEDECL 0x55573e8b2c40 <e80247> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3: TRACEDECL 0x55573e8b3120 <e80257> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3: TRACEDECL 0x55573e8b3630 <e80267> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3: TRACEDECL 0x55573e8b3a90 <e80277> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3: TRACEDECL 0x55573e8b3f70 <e80287> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3: TRACEDECL 0x55573e8b4450 <e80297> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3: TRACEDECL 0x55573e8b4930 <e80307> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3: TRACEDECL 0x55573e8b4e10 <e80317> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3: TRACEDECL 0x55573e8b52f0 <e80327> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_writeback
    1:2:3: TRACEDECL 0x55573e8b5740 <e80337> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3: TRACEDECL 0x55573e8b5bf0 <e80347> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3: TRACEDECL 0x55573e8b60c0 <e80357> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3: TRACEDECL 0x55573e8b65a0 <e80367> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3: TRACEDECL 0x55573e8b6a40 <e80377> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55573e8b6f20 <e80387> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55573e8b7400 <e80397> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3: TRACEDECL 0x55573e8b78b0 <e80407> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3: TRACEDECL 0x55573e8b7d40 <e80417> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3: TRACEDECL 0x55573e8b81f0 <e80427> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3: TRACEDECL 0x55573e8b86d0 <e80437> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_decode
    1:2:3: TRACEDECL 0x55573e8b8b80 <e80447> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3: TRACEDECL 0x55573e8b9030 <e80457> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3: TRACEDECL 0x55573e8b94d0 <e80467> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3: TRACEDECL 0x55573e8b9990 <e80477> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3: TRACEDECL 0x55573e8b9e40 <e80487> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3: TRACEDECL 0x55573e8ba350 <e80497> {c166} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus data_address
    1:2:3: TRACEDECL 0x55573e8ba7a0 <e80507> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_v0_reg_file
    1:2:3: TRACEDECL 0x55573e8bacb0 <e80517> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus fetch_state
    1:2:3: TRACEDECL 0x55573e8bb110 <e80527> {l3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file clk
    1:2:3: TRACEDECL 0x55573e8bb5f0 <e80537> {l4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3: TRACEDECL 0x55573e8bbad0 <e80547> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file write_enable
    1:2:3: TRACEDECL 0x55573e8bbf20 <e80557> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file HI_write_enable
    1:2:3: TRACEDECL 0x55573e8bc400 <e80567> {l5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file LO_write_enable
    1:2:3: TRACEDECL 0x55573e8bc8e0 <e80577> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus register_file read_address_1
    1:2:3: TRACEDECL 0x55573e8bcdc0 <e80587> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus register_file read_address_2
    1:2:3: TRACEDECL 0x55573e8bd2a0 <e80597> {l6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus register_file write_address
    1:2:3: TRACEDECL 0x55573e8bd800 <e80607> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file write_data
    1:2:3: TRACEDECL 0x55573e8bdc50 <e80617> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file HI_write_data
    1:2:3: TRACEDECL 0x55573e8be130 <e80627> {l7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file LO_write_data
    1:2:3: TRACEDECL 0x55573e8be690 <e80637> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file read_data_1
    1:2:3: TRACEDECL 0x55573e8beb60 <e80647> {l8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file read_data_2
    1:2:3: TRACEDECL 0x55573e8bf030 <e80657> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file read_data_LO
    1:2:3: TRACEDECL 0x55573e8bf500 <e80667> {l9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file read_data_HI
    1:2:3: TRACEDECL 0x55573e8bf950 <e80677> {l10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file read_register_2
    1:2:3: TRACEDECL 0x55573e8bfeb0 <e80687> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3: TRACEDECL 0x55573e8c0370 <e80697> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file HI_reg
    1:2:3: TRACEDECL 0x55573e8c0830 <e80707> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file LO_reg
    1:2:3: TRACEDECL 0x55573e8c0ca0 <e80717> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3: TRACEDECL 0x55573e8c1190 <e80727> {k2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus pc clk
    1:2:3: TRACEDECL 0x55573e8c1630 <e80737> {k3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus pc address_input
    1:2:3: TRACEDECL 0x55573e8c1b10 <e80747> {k4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus pc enable
    1:2:3: TRACEDECL 0x55573e8c1f90 <e80757> {k5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus pc reset
    1:2:3: TRACEDECL 0x55573e8c2410 <e80767> {k6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus pc halt
    1:2:3: TRACEDECL 0x55573e8c28b0 <e80777> {k7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus pc address_output
    1:2:3: TRACEDECL 0x55573e8c2d50 <e80787> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder a
    1:2:3: TRACEDECL 0x55573e8c3220 <e80797> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3: TRACEDECL 0x55573e8c36f0 <e80807> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder z
    1:2:3: TRACEDECL 0x55573e8c3bb0 <e80817> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x55573e8c40f0 <e80827> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer control
    1:2:3: TRACEDECL 0x55573e8c45f0 <e80837> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x55573e8c4af0 <e80847> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x55573e8c4ff0 <e80857> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x55573e8c5500 <e80867> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus program_counter_multiplexer_two BUS_WIDTH
    1:2:3: TRACEDECL 0x55573e8c5a10 <e80877> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_two control
    1:2:3: TRACEDECL 0x55573e8c5f10 <e80887> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_0
    1:2:3: TRACEDECL 0x55573e8c6410 <e80897> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_1
    1:2:3: TRACEDECL 0x55573e8c6910 <e80907> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two resolved
    1:2:3: TRACEDECL 0x55573e8c6e70 <e80917> {o3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register clk
    1:2:3: TRACEDECL 0x55573e8c72d0 <e80927> {o4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register enable
    1:2:3: TRACEDECL 0x55573e8c77b0 <e80937> {o5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register clear
    1:2:3: TRACEDECL 0x55573e8c7c90 <e80947> {o6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register reset
    1:2:3: TRACEDECL 0x55573e8c8130 <e80957> {o8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register HALT_fetch
    1:2:3: TRACEDECL 0x55573e8c8630 <e80967> {o9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus fetch_decode_register HALT_decode
    1:2:3: TRACEDECL 0x55573e8c8a50 <e80977> {o11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55573e8c8fd0 <e80987> {o13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55573e8c94b0 <e80997> {f3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus control_unit instruction
    1:2:3: TRACEDECL 0x55573e8c9990 <e81007> {f5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit register_write
    1:2:3: TRACEDECL 0x55573e8c9e80 <e81017> {f6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit memory_to_register
    1:2:3: TRACEDECL 0x55573e8ca3a0 <e81027> {f7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit memory_write
    1:2:3: TRACEDECL 0x55573e8ca860 <e81037> {f8} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus control_unit ALU_src_B
    1:2:3: TRACEDECL 0x55573e8cad50 <e81047> {f9} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus control_unit register_destination
    1:2:3: TRACEDECL 0x55573e8cb230 <e81057> {f10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit branch
    1:2:3: TRACEDECL 0x55573e8cb700 <e81067> {f11} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit ALU_function
    1:2:3: TRACEDECL 0x55573e8cbc20 <e81077> {f12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit program_counter_multiplexer_jump
    1:2:3: TRACEDECL 0x55573e8cc110 <e81087> {f13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit j_instruction
    1:2:3: TRACEDECL 0x55573e8cc5f0 <e81097> {f14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit LO_register_write
    1:2:3: TRACEDECL 0x55573e8ccad0 <e81107> {f15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit HI_register_write
    1:2:3: TRACEDECL 0x55573e8cd030 <e81117> {f16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus control_unit using_HI_LO
    1:2:3: TRACEDECL 0x55573e8cd4f0 <e81127> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit op
    1:2:3: TRACEDECL 0x55573e8cd9b0 <e81137> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3: TRACEDECL 0x55573e8cde80 <e81147> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3: TRACEDECL 0x55573e8ce360 <e81157> {g3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus reg_output_comparator op
    1:2:3: TRACEDECL 0x55573e8ce840 <e81167> {g4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus reg_output_comparator rt
    1:2:3: TRACEDECL 0x55573e8ced10 <e81177> {g5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus reg_output_comparator a
    1:2:3: TRACEDECL 0x55573e8cf1e0 <e81187> {g6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus reg_output_comparator b
    1:2:3: TRACEDECL 0x55573e8cf6b0 <e81197> {g7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus reg_output_comparator c
    1:2:3: TRACEDECL 0x55573e8cfb90 <e81207> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus adder_decode a
    1:2:3: TRACEDECL 0x55573e8d0040 <e81217> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus adder_decode b
    1:2:3: TRACEDECL 0x55573e8d04f0 <e81227> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus adder_decode z
    1:2:3: TRACEDECL 0x55573e8d0940 <e81237> {m3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register clk
    1:2:3: TRACEDECL 0x55573e8d0e20 <e81247> {m4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register clear
    1:2:3: TRACEDECL 0x55573e8d1300 <e81257> {m5} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register reset
    1:2:3: TRACEDECL 0x55573e8d17b0 <e81267> {m8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x55573e8d1cd0 <e81277> {m9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x55573e8d21f0 <e81287> {m10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x55573e8d27a0 <e81297> {m11} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x55573e8d2c20 <e81307> {m12} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x55573e8d3100 <e81317> {m13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_decode
    1:2:3: TRACEDECL 0x55573e8d3630 <e81327> {m14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_decode
    1:2:3: TRACEDECL 0x55573e8d3b50 <e81337> {m15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x55573e8d3fc0 <e81347> {m16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x55573e8d4540 <e81357> {m17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_decode
    1:2:3: TRACEDECL 0x55573e8d4af0 <e81367> {m18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_decode
    1:2:3: TRACEDECL 0x55573e8d4fe0 <e81377> {m19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register HALT_decode
    1:2:3: TRACEDECL 0x55573e8d54d0 <e81387> {m20} @dt=0x55573def2220@(G/w6)  mips_cpu_bus decode_execute_register op_decode
    1:2:3: TRACEDECL 0x55573e8d5990 <e81397> {m22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x55573e8d5e50 <e81407> {m23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55573e8d6370 <e81417> {m24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x55573e8d6920 <e81427> {m25} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x55573e8d6da0 <e81437> {m26} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x55573e8d7280 <e81447> {m27} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_execute
    1:2:3: TRACEDECL 0x55573e8d77b0 <e81457> {m28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_execute
    1:2:3: TRACEDECL 0x55573e8d7cd0 <e81467> {m29} @dt=0x55573def2220@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x55573e8d81b0 <e81477> {m30} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55573e8d8730 <e81487> {m31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_execute
    1:2:3: TRACEDECL 0x55573e8d8c40 <e81497> {m32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_execute
    1:2:3: TRACEDECL 0x55573e8d91e0 <e81507> {m33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus decode_execute_register HALT_execute
    1:2:3: TRACEDECL 0x55573e8d96d0 <e81517> {m34} @dt=0x55573def2220@(G/w6)  mips_cpu_bus decode_execute_register op_execute
    1:2:3: TRACEDECL 0x55573e8d9bd0 <e81527> {m36} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x55573e8da0d0 <e81537> {m37} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x55573e8da5d0 <e81547> {m38} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x55573e8daae0 <e81557> {m39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x55573e8dafe0 <e81567> {m41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x55573e8db4d0 <e81577> {m42} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x55573e8db9d0 <e81587> {m43} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x55573e8dbee0 <e81597> {m44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x55573e8dc3e0 <e81607> {m47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register src_A_decode
    1:2:3: TRACEDECL 0x55573e8dc8d0 <e81617> {m48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register src_B_decode
    1:2:3: TRACEDECL 0x55573e8dcd50 <e81627> {m49} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55573e8dd280 <e81637> {m50} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_decode
    1:2:3: TRACEDECL 0x55573e8dd7e0 <e81647> {m52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register src_A_execute
    1:2:3: TRACEDECL 0x55573e8ddcd0 <e81657> {m53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register src_B_execute
    1:2:3: TRACEDECL 0x55573e8de1b0 <e81667> {m54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x55573e8de6e0 <e81677> {m55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_execute
    1:2:3: TRACEDECL 0x55573e8dec10 <e81687> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder_execute a
    1:2:3: TRACEDECL 0x55573e8df0f0 <e81697> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder_execute b
    1:2:3: TRACEDECL 0x55573e8df5c0 <e81707> {d4} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder_execute z
    1:2:3: TRACEDECL 0x55573e8dfab0 <e81717> {j3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55573e8dff70 <e81727> {j6} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus write_register_execute_mux control
    1:2:3: TRACEDECL 0x55573e8e0470 <e81737> {j7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x55573e8e0970 <e81747> {j8} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x55573e8e0e70 <e81757> {j9} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3: TRACEDECL 0x55573e8e1370 <e81767> {j10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3: TRACEDECL 0x55573e8e1870 <e81777> {j12} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x55573e8e1d70 <e81787> {q2} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus alu_input_mux ALU_src_B_execute
    1:2:3: TRACEDECL 0x55573e8e2270 <e81797> {q3} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus alu_input_mux forward_one_execute
    1:2:3: TRACEDECL 0x55573e8e2770 <e81807> {q4} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus alu_input_mux forward_two_execute
    1:2:3: TRACEDECL 0x55573e8e2c60 <e81817> {q6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux read_data_1_reg
    1:2:3: TRACEDECL 0x55573e8e3140 <e81827> {q7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux result_writeback
    1:2:3: TRACEDECL 0x55573e8e3630 <e81837> {q8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux ALU_output_memory
    1:2:3: TRACEDECL 0x55573e8e3b30 <e81847> {q9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux LO_result_writeback
    1:2:3: TRACEDECL 0x55573e8e4030 <e81857> {q10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55573e8e4520 <e81867> {q11} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux read_data_2_reg
    1:2:3: TRACEDECL 0x55573e8e4a10 <e81877> {q12} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55573e8e4f10 <e81887> {q13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux HI_result_writeback
    1:2:3: TRACEDECL 0x55573e8e5400 <e81897> {q14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux sign_imm_execute
    1:2:3: TRACEDECL 0x55573e8e58c0 <e81907> {q15} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x55573e8e5dd0 <e81917> {q17} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux src_A_ALU_execute
    1:2:3: TRACEDECL 0x55573e8e62c0 <e81927> {q18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux src_B_ALU_execute
    1:2:3: TRACEDECL 0x55573e8e67c0 <e81937> {q19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux write_data_execute
    1:2:3: TRACEDECL 0x55573e8e6cb0 <e81947> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3: TRACEDECL 0x55573e8e7200 <e81957> {e4} @dt=0x55573def2220@(G/w6)  mips_cpu_bus alu ALU_operation
    1:2:3: TRACEDECL 0x55573e8e76b0 <e81967> {e5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu input_1
    1:2:3: TRACEDECL 0x55573e8e7b60 <e81977> {e6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu input_2
    1:2:3: TRACEDECL 0x55573e8e8010 <e81987> {e8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu ALU_output
    1:2:3: TRACEDECL 0x55573e8e84d0 <e81997> {e9} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu ALU_HI_output
    1:2:3: TRACEDECL 0x55573e8e89a0 <e82007> {e10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu ALU_LO_output
    1:2:3: TRACEDECL 0x55573e8e8e70 <e82017> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3: TRACEDECL 0x55573e8e9350 <e82027> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3: TRACEDECL 0x55573e8e9830 <e82037> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3: TRACEDECL 0x55573e8e9cf0 <e82047> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3: TRACEDECL 0x55573e8ea1b0 <e82057> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3: TRACEDECL 0x55573e8ea680 <e82067> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x55573e8eab20 <e82077> {n3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register clk
    1:2:3: TRACEDECL 0x55573e8eb000 <e82087> {n4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register reset
    1:2:3: TRACEDECL 0x55573e8eb510 <e82097> {n7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x55573e8eba30 <e82107> {n8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55573e8ebf50 <e82117> {n9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x55573e8ec470 <e82127> {n10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_execute
    1:2:3: TRACEDECL 0x55573e8ec9a0 <e82137> {n11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_execute
    1:2:3: TRACEDECL 0x55573e8ecea0 <e82147> {n12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55573e8ed480 <e82157> {n13} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_execute
    1:2:3: TRACEDECL 0x55573e8ed9e0 <e82167> {n14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register HALT_execute
    1:2:3: TRACEDECL 0x55573e8eded0 <e82177> {n15} @dt=0x55573def2220@(G/w6)  mips_cpu_bus execute_memory_register op_execute
    1:2:3: TRACEDECL 0x55573e8ee3e0 <e82187> {n16} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register src_A_ALU_execute
    1:2:3: TRACEDECL 0x55573e8ee850 <e82197> {n18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x55573e8eed10 <e82207> {n19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55573e8ef230 <e82217> {n20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x55573e8ef750 <e82227> {n21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_memory
    1:2:3: TRACEDECL 0x55573e8efc80 <e82237> {n22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_memory
    1:2:3: TRACEDECL 0x55573e8f0180 <e82247> {n23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55573e8f0760 <e82257> {n24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_memory
    1:2:3: TRACEDECL 0x55573e8f0d00 <e82267> {n25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus execute_memory_register HALT_memory
    1:2:3: TRACEDECL 0x55573e8f11f0 <e82277> {n26} @dt=0x55573def2220@(G/w6)  mips_cpu_bus execute_memory_register op_memory
    1:2:3: TRACEDECL 0x55573e8f1700 <e82287> {n27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register src_A_ALU_memory
    1:2:3: TRACEDECL 0x55573e8f1c10 <e82297> {n30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x55573e8f2070 <e82307> {n31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55573e8f2580 <e82317> {n32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55573e8f2b30 <e82327> {n33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x55573e8f2f90 <e82337> {n34} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x55573e8f3450 <e82347> {n35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_execute
    1:2:3: TRACEDECL 0x55573e8f39b0 <e82357> {n37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x55573e8f3e70 <e82367> {n38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55573e8f4380 <e82377> {n39} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55573e8f4930 <e82387> {n40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x55573e8f4d90 <e82397> {n41} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x55573e8f52b0 <e82407> {n42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_memory
    1:2:3: TRACEDECL 0x55573e8f57d0 <e82417> {r3} @dt=0x55573def2220@(G/w6)  mips_cpu_bus memory_filter op_writeback
    1:2:3: TRACEDECL 0x55573e8f5c90 <e82427> {r4} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus memory_filter byteenable_writeback
    1:2:3: TRACEDECL 0x55573e8f6180 <e82437> {r5} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter src_A_writeback
    1:2:3: TRACEDECL 0x55573e8f6670 <e82447> {r6} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter read_data_writeback
    1:2:3: TRACEDECL 0x55573e8f6b80 <e82457> {r7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_filter reset
    1:2:3: TRACEDECL 0x55573e8f70c0 <e82467> {r8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter filtered_output_writeback
    1:2:3: TRACEDECL 0x55573e8f75b0 <e82477> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3: TRACEDECL 0x55573e8f7a90 <e82487> {p3} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register clk
    1:2:3: TRACEDECL 0x55573e8f7f30 <e82497> {p4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register reset
    1:2:3: TRACEDECL 0x55573e8f8410 <e82507> {p7} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x55573e8f8990 <e82517> {p8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55573e8f8ec0 <e82527> {p9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_memory
    1:2:3: TRACEDECL 0x55573e8f93f0 <e82537> {p10} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_memory
    1:2:3: TRACEDECL 0x55573e8f9900 <e82547> {p11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register HALT_memory
    1:2:3: TRACEDECL 0x55573e8f9df0 <e82557> {p12} @dt=0x55573def2220@(G/w6)  mips_cpu_bus memory_writeback_register op_memory
    1:2:3: TRACEDECL 0x55573e8fa310 <e82567> {p13} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus memory_writeback_register byteenable_memory
    1:2:3: TRACEDECL 0x55573e8fa8c0 <e82577> {p14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register src_A_ALU_memory
    1:2:3: TRACEDECL 0x55573e8fad40 <e82587> {p17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x55573e8fb220 <e82597> {p18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x55573e8fb750 <e82607> {p19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_writeback
    1:2:3: TRACEDECL 0x55573e8fbc80 <e82617> {p20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_writeback
    1:2:3: TRACEDECL 0x55573e8fc1e0 <e82627> {p21} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_writeback_register HALT_writeback
    1:2:3: TRACEDECL 0x55573e8fc6d0 <e82637> {p22} @dt=0x55573def2220@(G/w6)  mips_cpu_bus memory_writeback_register op_writeback
    1:2:3: TRACEDECL 0x55573e8fcbe0 <e82647> {p23} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus memory_writeback_register byteenable_writeback
    1:2:3: TRACEDECL 0x55573e8fd0f0 <e82657> {p24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register src_A_ALU_writeback
    1:2:3: TRACEDECL 0x55573e8fd600 <e82667> {p27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x55573e8fdb20 <e82677> {p28} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x55573e8fe040 <e82687> {p29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55573e8fe550 <e82697> {p30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55573e8fea60 <e82707> {p32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x55573e8fef80 <e82717> {p33} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x55573e8ff4b0 <e82727> {p34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55573e8ff9e0 <e82737> {p35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55573e8ffec0 <e82747> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55573e900390 <e82757> {i6} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus writeback_mux control
    1:2:3: TRACEDECL 0x55573e900850 <e82767> {i7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus writeback_mux input_0
    1:2:3: TRACEDECL 0x55573e900d20 <e82777> {i8} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus writeback_mux input_1
    1:2:3: TRACEDECL 0x55573e9011f0 <e82787> {i10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus writeback_mux resolved
    1:2:3: TRACEDECL 0x55573e9016d0 <e82797> {h2} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit branch_decode
    1:2:3: TRACEDECL 0x55573e901ba0 <e82807> {h3} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x55573e902060 <e82817> {h4} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x55573e902530 <e82827> {h5} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x55573e902a00 <e82837> {h6} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x55573e902ec0 <e82847> {h7} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x55573e903400 <e82857> {h8} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x55573e903900 <e82867> {h9} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x55573e903e00 <e82877> {h10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x55573e904300 <e82887> {h11} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x55573e904800 <e82897> {h12} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x55573e904d00 <e82907> {h13} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x55573e905200 <e82917> {h14} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x55573e9056e0 <e82927> {h15} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55573e905c40 <e82937> {h16} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_memory
    1:2:3: TRACEDECL 0x55573e906130 <e82947> {h17} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_memory
    1:2:3: TRACEDECL 0x55573e906640 <e82957> {h18} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_writeback
    1:2:3: TRACEDECL 0x55573e906b50 <e82967> {h19} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_writeback
    1:2:3: TRACEDECL 0x55573e907040 <e82977> {h20} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit using_HI_LO_execute
    1:2:3: TRACEDECL 0x55573e9075a0 <e82987> {h22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x55573e907a40 <e82997> {h23} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit stall_decode
    1:2:3: TRACEDECL 0x55573e907f50 <e83007> {h24} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_A_decode
    1:2:3: TRACEDECL 0x55573e908480 <e83017> {h25} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_B_decode
    1:2:3: TRACEDECL 0x55573e908990 <e83027> {h26} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x55573e908e70 <e83037> {h27} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_A_execute
    1:2:3: TRACEDECL 0x55573e9093a0 <e83047> {h28} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_B_execute
    1:2:3: TRACEDECL 0x55573e909830 <e83057> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3: TRACEDECL 0x55573e909d40 <e83067> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2: CFUNC 0x55573ead34e0 <e101747> {l36}  _sequent__TOP__1 [STATICU]
    1:2:2: VAR 0x55573e942750 <e102071> {l13} @dt=0x55573e9428d0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55573e92c090 <e102073> {l13} @dt=0x55573dee44c0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55573e9220e0 <e102075> {l13} @dt=0x55573e90d220@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55573e931e90 <e102391> {l31} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: CONST 0x55573e943a10 <e91819> {l31} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55573e931c90 <e102390> {l31} @dt=0x55573eab3650@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55573e9220e0 <e102075> {l13} @dt=0x55573e90d220@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55573e96bc10 <e95365> {l30}  ALWAYS
    1:2:3: IF 0x55573e85db30 <e95367> {l31}
    1:2:3:1: VARREF 0x55573e85d9d0 <e102392> {l31} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55573e85dfb0 <e74714> {l31} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e85e070 <e38735> {l31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x55573e92dda0 <e91851> {l31} @dt=0x55573dee44c0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55573e92c090 <e102073> {l13} @dt=0x55573dee44c0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55573e930ae0 <e102398> {l31} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e943c70 <e102396> {l31} @dt=0x55573e522320@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55573e9308e0 <e102397> {l31} @dt=0x55573eab3650@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55573e9220e0 <e102075> {l13} @dt=0x55573e90d220@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55573e924920 <e102408> {l31} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: VARREF 0x55573e85e3b0 <e102402> {l31} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x55573e946160 <e102407> {l31} @dt=0x55573eaeb0e0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55573e942750 <e102071> {l13} @dt=0x55573e9428d0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55573eade430 <e95373> {l31}  ALWAYSPOST
    1:2:3: IF 0x55573e923de0 <e95375> {l31}
    1:2:3:1: VARREF 0x55573e923450 <e102409> {l31} @dt=0x55573eab3650@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55573e9220e0 <e102075> {l13} @dt=0x55573e90d220@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55573e923570 <e91850> {l31} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e921fc0 <e91848> {l31} @dt=0x55573dee44c0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55573e92c090 <e102073> {l13} @dt=0x55573dee44c0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x55573e9246e0 <e91849> {l31} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1: VARREF 0x55573e85e250 <e91836> {l31} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x55573e92dc80 <e102410> {l31} @dt=0x55573eaeb0e0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55573e942750 <e102071> {l13} @dt=0x55573e9428d0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: CFUNC 0x55573eadd410 <e101749> {k14}  _sequent__TOP__2 [STATICU]
    1:2:2: VAR 0x55573e92f9b0 <e102076> {c26} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55573e9288e0 <e94801> {k13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573e942cd0 <e91927> {k13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:2: VARREF 0x55573e942bb0 <e91928> {k13} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e92f9b0 <e102076> {c26} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address BLOCKTEMP
    1:2:3: COMMENT 0x55573eb10040 <e95586> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e889640 <e95588> {n57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e923b10 <e88963> {n57} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec377b0 <e133689#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e887680 <e133684#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e889700 <e88960> {n57} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88cc30 <e88961> {n76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55573e527300 <e97111> {n57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x55573ea8c450 <e95594> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e873e90 <e95596> {m73} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9390e0 <e88595> {m73} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec37950 <e133698#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86e550 <e133693#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e873f50 <e88592> {m73} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55573e939290 <e88593> {m97} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec37af0 <e133707#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e878510 <e133702#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87dcc0 <e88576> {m97} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3:3: VARREF 0x55573e882850 <e88577> {m121} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x55573e527450 <e97117> {m73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x55573ea8c530 <e95602> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e873050 <e102425> {m69} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: COND 0x55573e9bab60 <e102423> {m69} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55573ec37c90 <e133716#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e870c30 <e133711#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e873110 <e102418> {m69} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:1:3: COND 0x55573e9bb810 <e102422> {m93} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:3:1: CCAST 0x55573ec37e30 <e133725#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e87a970 <e133720#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87cdc0 <e102420> {m93} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:1:3:3: CCAST 0x55573ec37fd0 <e133734#> {m117} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:3:1: VARREF 0x55573e881ad0 <e133729#> {m117} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x55573e5275a0 <e102424> {m69} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x55573ea8c610 <e95610> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e872150 <e102437> {m65} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1: COND 0x55573e939440 <e102435> {m65} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:1: CCAST 0x55573ec38170 <e133743#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86edb0 <e133738#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e872210 <e102430> {m65} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3: COND 0x55573e9395f0 <e102434> {m89} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:1: CCAST 0x55573ec38310 <e133752#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e878c30 <e133747#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87be90 <e102432> {m89} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:3: CCAST 0x55573ec384b0 <e133761#> {m113} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1: VARREF 0x55573e880cf0 <e133756#> {m113} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x55573e5276f0 <e102436> {m65} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x55573eada0d0 <e95618> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8724e0 <e102446> {m66} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1: COND 0x55573e92da00 <e102444> {m66} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:1: CCAST 0x55573ec38650 <e133770#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86fcf0 <e133765#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e8725a0 <e102439> {m66} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3: COND 0x55573e911360 <e102443> {m90} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:1: CCAST 0x55573ec387f0 <e133779#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e879ec0 <e133774#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87c250 <e102441> {m90} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:3: CCAST 0x55573ec38990 <e133788#> {m114} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1: VARREF 0x55573e881050 <e133783#> {m114} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x55573e527840 <e102445> {m66} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x55573eada1b0 <e95626> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8750a0 <e95628> {m79} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e92b4c0 <e88867> {m79} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec38b30 <e133797#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86d240 <e133792#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e875160 <e88864> {m79} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55573e92b670 <e88865> {m103} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec38cd0 <e133806#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e877340 <e133801#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87efb0 <e88848> {m103} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3:3: VARREF 0x55573e883970 <e88849> {m127} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2: VARREF 0x55573e5279a0 <e97141> {m79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: COMMENT 0x55573eada290 <e95634> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8938e0 <e102454> {p48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e948e90 <e102452> {p48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e90cb70 <e102450> {p48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec38e70 <e133815#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e891840 <e133810#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec39010 <e133824#> {p64} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e895ee0 <e133819#> {p64} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3:2: VARREF 0x55573e527b00 <e102453> {p48} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: COMMENT 0x55573eb0fa60 <e95642> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e874980 <e102463> {m76} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e92bee0 <e102461> {m76} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e92fd10 <e102456> {m76} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec391b0 <e133833#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86d9e0 <e133828#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e930070 <e102460> {m100} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e9303d0 <e102458> {m100} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec39350 <e133842#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e877a60 <e133837#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec39620 <e133851#> {m124} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e8832c0 <e133846#> {m124} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2: VARREF 0x55573e527c50 <e102462> {m76} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: COMMENT 0x55573eb0fb40 <e95650> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8921b0 <e102469> {p41} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e945db0 <e102467> {p41} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e9464b0 <e102465> {p41} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec397c0 <e133860#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e890030 <e133855#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec39960 <e133869#> {p55} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e8949e0 <e133864#> {p55} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x55573e527da0 <e102468> {p41} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x55573eb0fc20 <e95658> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e893f80 <e102478> {p50} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1: COND 0x55573e944850 <e102476> {p50} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:1: CCAST 0x55573ec39b00 <e133878#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e88f5e0 <e133873#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e894040 <e102474> {p50} @dt=0x55573eb083c0@(G/wu32/4)  4'h0
    1:2:3:1:3: CCAST 0x55573ec39ca0 <e133887#> {p68} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:1:3:1: VARREF 0x55573e8964e0 <e133882#> {p68} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3:2: VARREF 0x55573e527f00 <e102477> {p50} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: COMMENT 0x55573eb0fd00 <e95666> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e892ba0 <e95668> {p44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e947fc0 <e89515> {p44} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec39e40 <e133896#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e890710 <e133891#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e892c60 <e89512> {p44} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e8952e0 <e89513> {p60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x55573e528050 <e97171> {p44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x55573eaddf80 <e95674> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8942d0 <e95676> {p51} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9445f0 <e89707> {p51} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec39fe0 <e133905#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e88f270 <e133900#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e894390 <e89704> {p51} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e8967e0 <e89705> {p69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3:2: VARREF 0x55573e5281a0 <e97177> {p51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: COMMENT 0x55573eade060 <e95682> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e875840 <e95684> {m81} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e98fb00 <e85336> {m81} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec3a180 <e133914#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86cac0 <e133909#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e875900 <e85333> {m81} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55573e98fa40 <e85334> {m105} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec3a320 <e133923#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e876c10 <e133918#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87f750 <e85317> {m105} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3:3: COND 0x55573e98f620 <e85318> {c253} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: CCAST 0x55573ec3a4c0 <e133932#> {c253} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:1: VARREF 0x55573e98f6e0 <e133927#> {c253} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:3:2: VARREF 0x55573e98f800 <e83908> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3:3:3: VARREF 0x55573e98f920 <e36160> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55573e5282f0 <e97183> {m81} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: COMMENT 0x55573eade140 <e95690> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e892ef0 <e102489> {p45} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573e948180 <e102487> {p45} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55573ec3a660 <e133941#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e890a80 <e133936#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e892fb0 <e102485> {p45} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3: CCAST 0x55573ec3a800 <e133950#> {p61} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55573e8955e0 <e133945#> {p61} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x55573e528440 <e102488> {p45} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x55573eade220 <e95698> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e891e60 <e102495> {p40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e9478c0 <e102493> {p40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e947c40 <e102491> {p40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3a9a0 <e133959#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e8903a0 <e133954#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec3ab40 <e133968#> {p54} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e8946e0 <e133963#> {p54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x55573e5285a0 <e102494> {p40} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: COMMENT 0x55573ead2590 <e95706> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e875bd0 <e95708> {m82} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e990d00 <e85385> {m82} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec3ace0 <e133977#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86c6f0 <e133972#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e875c90 <e85382> {m82} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55573e990c40 <e85383> {m106} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec3ae80 <e133986#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e876880 <e133981#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87fb10 <e85366> {m106} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3:3: COND 0x55573e990820 <e85367> {c254} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: CCAST 0x55573ec3b020 <e133995#> {c254} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:1: VARREF 0x55573e9908e0 <e133990#> {c254} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:3:2: VARREF 0x55573e990a00 <e83921> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3:3:3: VARREF 0x55573e990b20 <e36166> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55573e528700 <e97201> {m82} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: COMMENT 0x55573ead2670 <e95714> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e873770 <e102511> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573ebe5a20 <e125456> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55573ec3b1c0 <e134004#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e8713d0 <e133999#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573ebe5b20 <e125469> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3: COND 0x55573ebe6400 <e125494> {m95} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:1: CCAST 0x55573ec3b360 <e134013#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e87b090 <e134008#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573ebe64c0 <e125507> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3:3: AND 0x55573ebe5f20 <e125492> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:1: CONST 0x55573ebe5db0 <e125476> {m71} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:3:3:2: SHIFTR 0x55573eb99830 <e125477> {c64} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:2:1: VARREF 0x55573e98a4a0 <e114811> {c64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:3:2:2: CONST 0x55573e98a5f0 <e114812> {c64} @dt=0x55573eab0b30@(G/swu32/5)  5'hb
    1:2:3:2: VARREF 0x55573e528850 <e102510> {m71} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x55573ead2750 <e95722> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e873b00 <e102534> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573ebe6bb0 <e125532> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55573ec3b500 <e134022#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86e920 <e134017#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573ebe6cb0 <e125545> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3: COND 0x55573ebe73e0 <e125570> {m96} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:1: CCAST 0x55573ec3b6a0 <e134031#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e8788a0 <e134026#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573ebe74e0 <e125583> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3:3: AND 0x55573ebe70b0 <e125568> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:1: CONST 0x55573ebe6f40 <e125552> {m72} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:3:3:2: SHIFTR 0x55573eb999d0 <e125553> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:2:1: VARREF 0x55573e9835e0 <e114827> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:3:2:2: CONST 0x55573e983730 <e114828> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55573e5289a0 <e102533> {m72} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x55573ead2830 <e95730> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8733e0 <e102557> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573ebe7c10 <e125608> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55573ec3b840 <e134040#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e871000 <e134035#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573ebe7d10 <e125621> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3: COND 0x55573ebe8440 <e125646> {m94} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:1: CCAST 0x55573ec3b9e0 <e134049#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e87ad00 <e134044#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573ebe8540 <e125659> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)  32'h0
    1:2:3:1:3:3: AND 0x55573ebe8110 <e125644> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:1: CONST 0x55573ebe7fa0 <e125628> {m70} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:3:3:2: SHIFTR 0x55573eb99b70 <e125629> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:3:2:1: VARREF 0x55573e989360 <e114843> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:3:2:2: CONST 0x55573e9894b0 <e114844> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e528af0 <e102556> {m70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: COMMENT 0x55573ead3070 <e95738> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e893c30 <e102576> {p49} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: COND 0x55573e90dc70 <e102574> {p49} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55573ec3bb80 <e134058#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e891c70 <e134053#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e893cf0 <e102572> {p49} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55573ec3bd20 <e134067#> {p67} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55573e8961e0 <e134062#> {p67} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:2: VARREF 0x55573e528c40 <e102575> {p49} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: COMMENT 0x55573ead3150 <e95746> {k11}  ALWAYS
    1:2:3: IF 0x55573e860950 <e95748> {k12}
    1:2:3:1: VARREF 0x55573e860830 <e102577> {k12} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e860a50 <e74758> {k13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573e860b10 <e38658> {k13} @dt=0x55573dee44c0@(G/w32)  32'hbfc00000
    1:2:3:2:2: VARREF 0x55573e918a60 <e91944> {k13} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e92f9b0 <e102076> {c26} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address BLOCKTEMP
    1:2:3:3: IF 0x55573e8617b0 <e74764> {k16}
    1:2:3:3:1: AND 0x55573e931270 <e102597> {k16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55573e524330 <e102593> {k16} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:1:2: AND 0x55573e8612d0 <e102594> {k16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:2:1: NOT 0x55573e861390 <e102579> {k16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:2:1:1: CCAST 0x55573ec3bec0 <e134076#> {k16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1:1: VARREF 0x55573e861450 <e134071#> {k16} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3:3:1:2:2: NOT 0x55573e8615a0 <e102581> {k16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:2:2:1: CCAST 0x55573ec3c060 <e134085#> {k16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:1:2:2:1:1: VARREF 0x55573e861660 <e134080#> {k16} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:3:2: ASSIGNDLY 0x55573e861880 <e74765> {k17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1: COND 0x55573e9b05c0 <e85493> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x55573ec3c200 <e134094#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1: VARREF 0x55573e9b0680 <e134089#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:3:2:1:2: COND 0x55573e9b07a0 <e85472> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:2:1: CCAST 0x55573ec3c3a0 <e134103#> {c413} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1:1: VARREF 0x55573e9b0860 <e134098#> {c413} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:3:2:1:2:2: VARREF 0x55573e9b0980 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:3:2:1:2:3: VARREF 0x55573e9b0aa0 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:3:2:1:3: VARREF 0x55573e9b0bc0 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:3:3:2:2: VARREF 0x55573e918b80 <e91950> {k17} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e92f9b0 <e102076> {c26} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address BLOCKTEMP
    1:2:3: ASSIGNW 0x55573e5525f0 <e94903> {c172} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573e5526b0 <e36078> {c172} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55573e5527d0 <e36079> {c172} @dt=0x55573dee44c0@(G/w32)  writedata [LV] => VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55573e556760 <e102601> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573eb12000 <e102614> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573eae8d70 <e102610> {c490} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55573e556820 <e102611> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec3c540 <e134112#> {c490} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573e5568e0 <e134107#> {c490} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x55573e556a00 <e102600> {c490} @dt=0x55573eab3650@(G/wu32/1)  active [LV] => VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573ead3230 <e95754> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e88a380 <e102620> {n61} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e90e180 <e102618> {n61} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e90e4e0 <e102616> {n61} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3c6e0 <e134121#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e8659a0 <e134116#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec3c880 <e134130#> {n79} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88d530 <e134125#> {n79} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3:2: VARREF 0x55573e529960 <e102619> {n61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: COMMENT 0x55573ead3310 <e95762> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e88aa20 <e95764> {n63} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e90de20 <e89395> {n63} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec3ca20 <e134139#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e865e20 <e134134#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e88aae0 <e89392> {n63} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88db30 <e89393> {n81} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2: VARREF 0x55573e529ab0 <e97291> {n63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: COMMENT 0x55573eae4a30 <e95770> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e889990 <e102627> {n58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573e9136f0 <e102625> {n58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55573ec3cbc0 <e134148#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e868520 <e134143#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e889a50 <e102623> {n58} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3: CCAST 0x55573ec3cd60 <e134157#> {n77} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55573e88cf30 <e134152#> {n77} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x55573e529c00 <e102626> {n58} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x55573eae4b10 <e95778> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e887870 <e102633> {n48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e920ff0 <e102631> {n48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e921c60 <e102629> {n48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3cf00 <e134166#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e867e00 <e134161#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec3d0a0 <e134175#> {n66} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88ae30 <e134170#> {n66} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x55573e529d60 <e102632> {n48} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: COMMENT 0x55573eae4bf0 <e95786> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e88a6d0 <e102639> {n62} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: COND 0x55573e90dfd0 <e102637> {n62} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55573ec3d240 <e134184#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e8680a0 <e134179#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e88a790 <e102635> {n62} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55573ec3d3e0 <e134193#> {n80} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55573e88d830 <e134188#> {n80} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3:2: VARREF 0x55573e529ec0 <e102638> {n62} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: COMMENT 0x55573eae4cd0 <e95794> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e889ce0 <e102645> {n59} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e912bb0 <e102643> {n59} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e912f10 <e102641> {n59} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3d580 <e134202#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e865b20 <e134197#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec3d720 <e134211#> {n72} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88c030 <e134206#> {n72} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3:2: VARREF 0x55573e52a010 <e102644> {n59} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: COMMENT 0x55573e520ea0 <e95802> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e888900 <e102651> {n53} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e922be0 <e102649> {n53} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e922f40 <e102647> {n53} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3d8c0 <e134220#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e886490 <e134215#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec3da60 <e134229#> {n71} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88bd30 <e134224#> {n71} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55573e52a160 <e102650> {n53} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: COMMENT 0x55573e520f80 <e95810> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e888c50 <e95812> {n54} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9232a0 <e89011> {n54} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec3dc00 <e134238#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e8868c0 <e134233#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e888d10 <e89008> {n54} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88c330 <e89009> {n73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x55573e52a280 <e97327> {n54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x55573e521060 <e95818> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e88a030 <e95820> {n60} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e912a00 <e89323> {n60} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec3dda0 <e134247#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e8682e0 <e134242#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e88a0f0 <e89320> {n60} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88d230 <e89321> {n78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3:2: VARREF 0x55573e52a3d0 <e97333> {n60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: COMMENT 0x55573e521140 <e95826> {j15}  ALWAYS
    1:2:3: ASSIGN 0x55573e70fa20 <e102707> {j20} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573e7af520 <e102705> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: AND 0x55573ebe8a60 <e125694> {j16} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ebe87d0 <e125686> {j16} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55573ec3df40 <e134256#> {j16} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e710a40 <e134251#> {j16} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x55573e7af3a0 <e102673> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x55573eaaeb80 <e102672> {j16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55573eadbc00 <e102668> {j16} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55573ec3e0e0 <e134266#> {j16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573e70fdf0 <e134260#> {j16} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x55573e70fae0 <e102658> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x55573e70f710 <e102659> {c334} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x55573e7af460 <e102691> {j18} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x55573eb120f0 <e102690> {j16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55573eadaf40 <e102686> {j16} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55573ec3e280 <e134276#> {j16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e70ea80 <e134270#> {j16} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: CCAST 0x55573ec3e420 <e134285#> {j18} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:2:1: VARREF 0x55573e70e7d0 <e134280#> {j18} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: CCAST 0x55573ec3e5c0 <e134294#> {j17} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1: VARREF 0x55573e70e460 <e134289#> {j17} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55573e70fc90 <e102706> {j20} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55573e521220 <e95834> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e875f90 <e102716> {m84} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e928e70 <e102714> {m84} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e9291d0 <e102709> {m84} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3e760 <e134303#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86c320 <e134298#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e929770 <e102713> {m108} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e929d10 <e102711> {m108} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec3e900 <e134312#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e8764d0 <e134307#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec3eaa0 <e134321#> {m132} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e884730 <e134316#> {m132} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:2: VARREF 0x55573e52ad10 <e102715> {m84} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: COMMENT 0x55573e51fc00 <e95842> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e871620 <e102725> {m62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e93b850 <e102723> {m62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e93bbb0 <e102718> {m62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3ec40 <e134330#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86f920 <e134325#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e93bf10 <e102722> {m86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e9bd170 <e102720> {m86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec3ede0 <e134339#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e879b30 <e134334#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec3ef80 <e134348#> {m110} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e880290 <e134343#> {m110} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x55573e52ae60 <e102724> {m62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x55573e51fce0 <e95850> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e874d10 <e102735> {m77} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: COND 0x55573ebe90a0 <e125720> {m77} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55573ec3f120 <e134357#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86d610 <e134352#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573ebe91a0 <e125733> {m77} @dt=0x55573ead81e0@(G/wu32/6)  32'h0
    1:2:3:1:3: COND 0x55573ebe98d0 <e125758> {m101} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:3:1: CCAST 0x55573ec3f2c0 <e134366#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e8776d0 <e134361#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573ebe99d0 <e125771> {m77} @dt=0x55573ead81e0@(G/wu32/6)  32'h0
    1:2:3:1:3:3: AND 0x55573ebe95a0 <e125756> {m77} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:3:3:1: CONST 0x55573ebe9430 <e125740> {m77} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:1:3:3:2: SHIFTR 0x55573eb9a1f0 <e125741> {c56} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:3:3:2:1: VARREF 0x55573e97f3e0 <e114910> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:3:2:2: CONST 0x55573e97f530 <e114911> {c56} @dt=0x55573eab0b30@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55573e52afc0 <e102734> {m77} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: COMMENT 0x55573e51fdc0 <e95858> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8745b0 <e102757> {m75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e930730 <e102755> {m75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e930df0 <e102750> {m75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3f460 <e134375#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86ddb0 <e134370#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e934360 <e102754> {m99} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e937dc0 <e102752> {m99} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec3f600 <e134384#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e877df0 <e134379#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec3f7a0 <e134393#> {m123} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e882f50 <e134388#> {m123} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2: VARREF 0x55573e52b110 <e102756> {m75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: COMMENT 0x55573e51fea0 <e95866> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e874220 <e102766> {m74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e938120 <e102764> {m74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e938480 <e102759> {m74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec3f940 <e134402#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86e180 <e134397#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e9387e0 <e102763> {m98} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e938b40 <e102761> {m98} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec3fae0 <e134411#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e878180 <e134406#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec3fc80 <e134420#> {m122} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e882bb0 <e134415#> {m122} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2: VARREF 0x55573e52b270 <e102765> {m74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: COMMENT 0x55573e51ff80 <e95874> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e875470 <e95876> {m80} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9acd20 <e85451> {m80} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec3fe20 <e134429#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e86ce70 <e134424#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x55573e875530 <e85448> {m80} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55573e9acc60 <e85449> {m104} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec3ffc0 <e134438#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55573e876fd0 <e134433#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:3:2: CONST 0x55573e87f380 <e85432> {m104} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:1:3:3: OR 0x55573eb9af90 <e115001> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: AND 0x55573eb08eb0 <e125787> {c370} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:3:1:1: CONST 0x55573ebea880 <e125859> {c370} @dt=0x55573dee44c0@(G/w32)  32'hf0000000
    1:2:3:1:3:3:1:2: VARREF 0x55573e9ac160 <e125849> {c370} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:3:2: AND 0x55573eaeb760 <e125902> {c68} @dt=0x55573eae5800@(G/wu32/28)
    1:2:3:1:3:3:2:1: CONST 0x55573ebead00 <e125890> {c370} @dt=0x55573dee44c0@(G/w32)  32'hffffffc
    1:2:3:1:3:3:2:2: SHIFTL 0x55573ebeaad0 <e125881> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:2:2:1: VARREF 0x55573e9ac6f0 <e125878> {c68} @dt=0x55573eae5720@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:3:2:2:2: CONST 0x55573eb9a6d0 <e125879> {c370} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55573e52b390 <e97405> {m80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: COMMENT 0x55573e520060 <e95882> {o17}  ALWAYS
    1:2:3: IF 0x55573e862e50 <e95884> {o18}
    1:2:3:1: VARREF 0x55573e862d30 <e102807> {o18} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e863990 <e102810> {o20} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e863a50 <e102808> {o20} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55573e52b7a0 <e102809> {o20} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:3: IF 0x55573e864960 <e74817> {o22}
    1:2:3:3:1: AND 0x55573eb12640 <e102831> {o22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55573e525170 <e102827> {o22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x55573e864750 <e102828> {o22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55573ec40160 <e134447#> {o22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55573e864810 <e134442#> {o22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x55573e846ba0 <e102818> {o25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: AND 0x55573e92c7f0 <e102816> {o25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1:1: NOT 0x55573e92cc10 <e102814> {o25} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1:1:1: CCAST 0x55573ec40300 <e134456#> {o23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1:1: VARREF 0x55573e8476e0 <e134451#> {o23} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CCAST 0x55573ec404a0 <e134465#> {o28} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573e846780 <e134460#> {o28} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:3:2:2: VARREF 0x55573e52b8f0 <e102817> {o25} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: COMMENT 0x55573ea8b000 <e95890> {o17}  ALWAYS
    1:2:3: IF 0x55573e863530 <e95892> {o18}
    1:2:3:1: VARREF 0x55573e863410 <e102832> {o18} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e863600 <e74801> {o19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573e8636c0 <e39381> {o19} @dt=0x55573dee44c0@(G/w32)  32'hbfc00004
    1:2:3:2:2: VARREF 0x55573e52ba40 <e97435> {o19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:3: IF 0x55573e8640a0 <e74807> {o22}
    1:2:3:3:1: AND 0x55573eb09b80 <e102848> {o22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55573e524630 <e102844> {o22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x55573e863e90 <e102845> {o22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55573ec40640 <e134474#> {o22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55573e863f50 <e134469#> {o22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x55573e846ae0 <e84115> {o24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1: COND 0x55573e9370a0 <e84113> {o24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x55573ec407e0 <e134483#> {o23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1: VARREF 0x55573e848400 <e134478#> {o23} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CONST 0x55573e7d3590 <e84110> {o24} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:2:1:3: ADD 0x55573e936d20 <e84111> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:3:1: CCAST 0x55573ec40980 <e134492#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:1:3:1:1: CONST 0x55573e936de0 <e134487#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:1:3:2: VARREF 0x55573e936f50 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:3:2:2: VARREF 0x55573e52bba0 <e97441> {o24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: ASSIGNPOST 0x55573e7c1c90 <e94995> {k13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573e7c1b70 <e91935> {k13} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e92f9b0 <e102076> {c26} @dt=0x55573dee44c0@(G/w32)  __Vdly__mips_cpu_bus__DOT__instr_address BLOCKTEMP
    1:2:3:2: VARREF 0x55573e7c1a50 <e91936> {k13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: COMMENT 0x55573ea8b0e0 <e95898> {k11}  ALWAYS
    1:2:3: IF 0x55573e860270 <e95900> {k12}
    1:2:3:1: VARREF 0x55573e860150 <e102849> {k12} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e860dd0 <e102852> {k14} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e860e90 <e102850> {k14} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55573e52be50 <e102851> {k14} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: CFUNC 0x55573eadd790 <e101751> {c578}  _sequent__TOP__3 [STATICU]
    1:2:2: VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55573e924da0 <e102855> {c586} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1: VARREF 0x55573e90d7f0 <e102853> {c586} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:2: VARREF 0x55573e90da30 <e102854> {c586} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3: COMMENT 0x55573eb18850 <e95988> {c578}  ALWAYS
    1:2:3: IF 0x55573e84a910 <e95990> {c580}
    1:2:3:1: VARREF 0x55573e84a7f0 <e102856> {c580} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e84b7a0 <e102859> {c581} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e84b860 <e102857> {c581} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55573e52c5d0 <e102858> {c581} @dt=0x55573eab3650@(G/wu32/1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e84baf0 <e102862> {c582} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e84bbb0 <e102860> {c582} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55573e52c6f0 <e102861> {c582} @dt=0x55573eab3650@(G/wu32/1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:2: ASSIGNDLY 0x55573e84be40 <e74513> {c583} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573e84bf00 <e36741> {c583} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55573e52c810 <e97501> {c583} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: ASSIGNDLY 0x55573e84c190 <e74514> {c584} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573e84c250 <e36753> {c584} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55573e52c960 <e97507> {c584} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55573e84c4e0 <e102865> {c585} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573e84c5a0 <e102863> {c585} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55573e52cab0 <e102864> {c585} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: ASSIGNDLY 0x55573e84c860 <e102868> {c586} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:1: CONST 0x55573e84c920 <e102866> {c586} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:2:2: VARREF 0x55573e90cef0 <e102867> {c586} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3:3: IF 0x55573e84d600 <e74531> {c587}
    1:2:3:3:1: VARREF 0x55573e84d4e0 <e102869> {c587} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2: IF 0x55573e84e8a0 <e74556> {c589}
    1:2:3:3:2:1: AND 0x55573e522940 <e103025> {c589} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x55573e5224a0 <e103021> {c589} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:1:2: NOT 0x55573e84e6c0 <e103022> {c589} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1:2:1: CCAST 0x55573ec40b20 <e134501#> {c589} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1:1: VARREF 0x55573e84e780 <e134496#> {c589} @dt=0x55573eab3650@(G/wu32/1)  waitrequest [RV] <- VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3:3:2:2: IF 0x55573e850430 <e74586> {c590}
    1:2:3:3:2:2:1: EQ 0x55573e8500a0 <e102874> {c590} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55573e850160 <e102872> {c590} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2:1:2: CCAST 0x55573ec40cc0 <e134510#> {c590} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55573e850310 <e134505#> {c590} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:3:2:2:2: IF 0x55573e852700 <e74611> {c591}
    1:2:3:3:2:2:2:1: AND 0x55573eb08af0 <e102896> {c591} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:1: CONST 0x55573eb0edc0 <e102892> {c591} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:1:2: AND 0x55573e852210 <e102893> {c591} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:1: NOT 0x55573e8522d0 <e102876> {c591} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:1:1: CCAST 0x55573ec40e60 <e134519#> {c591} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:2:1:1:1: VARREF 0x55573e852390 <e134514#> {c591} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2:2:2:1:2:2: NOT 0x55573e8524e0 <e102878> {c591} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:2:1: CCAST 0x55573ec41000 <e134528#> {c591} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:2:2:1:1: VARREF 0x55573e8525a0 <e134523#> {c591} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2:2:2: ASSIGNDLY 0x55573e852820 <e74612> {c592} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:1: VARREF 0x55573e8528e0 <e36776> {c592} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2:2:2:2: VARREF 0x55573eaa7e00 <e97519> {c592} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2:2:3: IF 0x55573e853100 <e74617> {c594}
    1:2:3:3:2:2:2:3:1: AND 0x55573e852cd0 <e102883> {c594} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:1: NOT 0x55573e852d90 <e102881> {c594} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CCAST 0x55573ec411a0 <e134537#> {c594} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:1:1: VARREF 0x55573e852e50 <e134532#> {c594} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2:2:2:3:1:2: CCAST 0x55573ec41340 <e134546#> {c594} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:2:1: VARREF 0x55573e852fa0 <e134541#> {c594} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2:2:3:2: ASSIGNDLY 0x55573e853890 <e74623> {c595} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:2:1: CONST 0x55573e853950 <e36792> {c595} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:3:2:2:2:3:2:2: VARREF 0x55573eaa7f50 <e97525> {c595} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e853c50 <e102904> {c597} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:2:1: COND 0x55573e853d10 <e102902> {c597} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:2:1:1: OR 0x55573e853dd0 <e102899> {c597} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:1:1: CCAST 0x55573ec414e0 <e134555#> {c597} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:1:1:1: VARREF 0x55573e853e90 <e134550#> {c597} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:2:1:1:2: CCAST 0x55573ec41680 <e134564#> {c597} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:1:2:1: VARREF 0x55573e853ff0 <e134559#> {c597} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:2:1:2: CONST 0x55573e854110 <e102900> {c597} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:2:2:2:1:3: CONST 0x55573e854280 <e102901> {c597} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2:2:2: VARREF 0x55573e934120 <e102903> {c597} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e854540 <e102908> {c598} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: AND 0x55573eb08550 <e102921> {c598} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:1: CONST 0x55573eb19fe0 <e102917> {c598} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:1:2: NOT 0x55573e854600 <e102918> {c598} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:1: CCAST 0x55573ec41820 <e134573#> {c598} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:2:1:1: VARREF 0x55573e8546c0 <e134568#> {c598} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa80a0 <e102907> {c598} @dt=0x55573eab3650@(G/wu32/1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e854930 <e102924> {c599} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: VARREF 0x55573e8549f0 <e102922> {c599} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa81c0 <e102923> {c599} @dt=0x55573eab3650@(G/wu32/1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e854c60 <e102927> {c600} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55573e854d20 <e102925> {c600} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa82e0 <e102926> {c600} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:2: IF 0x55573e855ae0 <e74637> {c602}
    1:2:3:3:2:2:1: EQ 0x55573e855720 <e102930> {c602} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55573e8557e0 <e102928> {c602} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:2:2:1:2: CCAST 0x55573ec419c0 <e134582#> {c602} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55573e855990 <e134577#> {c602} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:3:2:2:2: IF 0x55573e857760 <e74657> {c603}
    1:2:3:3:2:2:2:1: AND 0x55573eae7270 <e102952> {c603} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:1: CONST 0x55573eab0350 <e102948> {c603} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:1:2: AND 0x55573e857270 <e102949> {c603} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:1: NOT 0x55573e857330 <e102932> {c603} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:1:1: CCAST 0x55573ec41b60 <e134591#> {c603} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:2:1:1:1: VARREF 0x55573e8573f0 <e134586#> {c603} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2:2:2:1:2:2: NOT 0x55573e857540 <e102934> {c603} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1:2:2:1: CCAST 0x55573ec41d00 <e134600#> {c603} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:1:2:2:1:1: VARREF 0x55573e857600 <e134595#> {c603} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2:2:2: ASSIGNDLY 0x55573e857880 <e74658> {c604} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:1: VARREF 0x55573e857940 <e36821> {c604} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2:2:2:2: VARREF 0x55573eaa8430 <e97549> {c604} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2:2:3: IF 0x55573e858160 <e74663> {c606}
    1:2:3:3:2:2:2:3:1: AND 0x55573e857d30 <e102939> {c606} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:1: NOT 0x55573e857df0 <e102937> {c606} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CCAST 0x55573ec41ea0 <e134609#> {c606} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:1:1: VARREF 0x55573e857eb0 <e134604#> {c606} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2:2:2:3:1:2: CCAST 0x55573ec42040 <e134618#> {c606} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:2:1: VARREF 0x55573e858000 <e134613#> {c606} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2:2:3:2: ASSIGNDLY 0x55573e8588f0 <e74669> {c607} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:2:1: CONST 0x55573e8589b0 <e36837> {c607} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:3:2:2:2:3:2:2: VARREF 0x55573eaa8580 <e97555> {c607} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e858cb0 <e102955> {c609} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55573e858d70 <e102953> {c609} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa86d0 <e102954> {c609} @dt=0x55573eab3650@(G/wu32/1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e859000 <e102958> {c610} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55573e8590c0 <e102956> {c610} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa87f0 <e102957> {c610} @dt=0x55573eab3650@(G/wu32/1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:2: ASSIGNDLY 0x55573e859350 <e102961> {c611} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55573e859410 <e102959> {c611} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55573eaa8910 <e102960> {c611} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:2:3: IF 0x55573e859be0 <e74677> {c613}
    1:2:3:3:2:2:3:1: EQ 0x55573e859820 <e102964> {c613} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:1:1: CONST 0x55573e8598e0 <e102962> {c613} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:2:2:3:1:2: CCAST 0x55573ec421e0 <e134627#> {c613} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:3:2:2:3:1:2:1: VARREF 0x55573e859a90 <e134622#> {c613} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55573e859cf0 <e74678> {c614} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:3:2:1: VARREF 0x55573e859db0 <e36852> {c614} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2:3:2:2: VARREF 0x55573eaa8a60 <e97579> {c614} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55573e85a020 <e102972> {c615} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:3:2:1: COND 0x55573e85a0e0 <e102970> {c615} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:3:2:1:1: OR 0x55573e85a1a0 <e102967> {c615} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1:1:1: CCAST 0x55573ec42380 <e134636#> {c615} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:3:2:1:1:1:1: VARREF 0x55573e85a260 <e134631#> {c615} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:3:2:1:1:2: CCAST 0x55573ec42520 <e134645#> {c615} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:3:2:1:1:2:1: VARREF 0x55573e85a3c0 <e134640#> {c615} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2:1:2: CONST 0x55573e85a510 <e102968> {c615} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:2:2:3:2:1:3: CONST 0x55573e85a6c0 <e102969> {c615} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2:3:2:2: VARREF 0x55573e9435a0 <e102971> {c615} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55573e85a9c0 <e102976> {c616} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: AND 0x55573e522880 <e102989> {c616} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1:1: CONST 0x55573eae7330 <e102985> {c616} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:3:2:1:2: NOT 0x55573e85aa80 <e102986> {c616} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1:2:1: CCAST 0x55573ec426c0 <e134654#> {c616} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:3:2:1:2:1:1: VARREF 0x55573e85ab40 <e134649#> {c616} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2:2: VARREF 0x55573eaa8bb0 <e102975> {c616} @dt=0x55573eab3650@(G/wu32/1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55573e85adb0 <e102992> {c617} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: VARREF 0x55573e85ae70 <e102990> {c617} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2:2: VARREF 0x55573eaa8cd0 <e102991> {c617} @dt=0x55573eab3650@(G/wu32/1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55573e85b0e0 <e102995> {c618} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55573e85b1a0 <e102993> {c618} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55573eaa8df0 <e102994> {c618} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:2:3:3: IF 0x55573e85b9e0 <e74687> {c620}
    1:2:3:3:2:2:3:3:1: EQ 0x55573e85b620 <e102998> {c620} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:3:1:1: CONST 0x55573e85b6e0 <e102996> {c620} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:3:2:2:3:3:1:2: CCAST 0x55573ec42860 <e134663#> {c620} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:3:2:2:3:3:1:2:1: VARREF 0x55573e85b890 <e134658#> {c620} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:3:2:2:3:3:2: ASSIGNDLY 0x55573e85baf0 <e103006> {c621} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:3:3:2:1: COND 0x55573e85bbb0 <e103004> {c621} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:2:3:3:2:1:1: OR 0x55573e85bc70 <e103001> {c621} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:3:2:1:1:1: CCAST 0x55573ec42a00 <e134672#> {c621} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:3:3:2:1:1:1:1: VARREF 0x55573e85bd30 <e134667#> {c621} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:3:3:2:1:1:2: CCAST 0x55573ec42ba0 <e134681#> {c621} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:3:3:2:1:1:2:1: VARREF 0x55573e85be90 <e134676#> {c621} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:3:2:1:2: CONST 0x55573e85bfe0 <e103002> {c621} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:2:2:3:3:2:1:3: CONST 0x55573e85c190 <e103003> {c621} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2:3:3:2:2: VARREF 0x55573e940e70 <e103005> {c621} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3:3:2:2:3:3:2: ASSIGNDLY 0x55573e85c490 <e103009> {c622} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:3:2:1: CONST 0x55573e85c550 <e103007> {c622} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:3:2:2: VARREF 0x55573eaa8f40 <e103008> {c622} @dt=0x55573eab3650@(G/wu32/1)  read [LV] => VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:3:2: ASSIGNDLY 0x55573e85c820 <e103012> {c623} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:3:3:2:1: CONST 0x55573e85c8e0 <e103010> {c623} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:3:2:2: VARREF 0x55573eaa9060 <e103011> {c623} @dt=0x55573eab3650@(G/wu32/1)  write [LV] => VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:3: ASSIGNDLY 0x55573e85cbb0 <e103028> {c588} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x55573e85cc70 <e103026> {c588} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x55573eaa9180 <e103027> {c588} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: ASSIGNPOST 0x55573e924b60 <e103031> {c586} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1: VARREF 0x55573e90d370 <e103029> {c586} @dt=0x55573ead91e0@(G/wu32/2)  __Vdly__mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e9130c0 <e102070> {c576} @dt=0x55573deefda0@(G/w2)  __Vdly__mips_cpu_bus__DOT__fetch_state BLOCKTEMP
    1:2:3:2: VARREF 0x55573e90d5b0 <e103030> {c586} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [LV] => VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3: ASSIGNW 0x55573e5546b0 <e95045> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: OR 0x55573eb9b880 <e115067> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573eb15670 <e125917> {c266} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55573ebeb200 <e125925> {c266} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55573ebeaf90 <e125916> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55573eb9b1f0 <e125913> {c266} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55573ec42d40 <e134690#> {c266} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55573eb155b0 <e134685#> {c266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55573eadad20 <e103045> {c266} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55573eb9b050 <e115016> {c266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55573e98b120 <e115007> {c66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55573e98bb10 <e115008> {c266} @dt=0x55573dee44c0@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55573eb9b450 <e125914> {c266} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55573e5256c0 <e115064> {c66} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55573e525470 <e103073> {c66} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55573e98b660 <e125933> {c66} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55573e555050 <e36205> {c266} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x55573eaddb10 <e101753> {c172}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:3: ASSIGNW 0x55573e9dbd90 <e95050> {c172} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573e9dbe50 <e36078> {c172} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55573e9dbf70 <e36079> {c172} @dt=0x55573dee44c0@(G/w32)  writedata [LV] => VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55573e9e5e50 <e103081> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573ead87c0 <e103094> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CONST 0x55573ead8570 <e103090> {c490} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55573e9e5f10 <e103091> {c490} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec42ee0 <e134699#> {c490} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573e9e5fd0 <e134694#> {c490} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x55573e9e6120 <e103080> {c490} @dt=0x55573eab3650@(G/wu32/1)  active [LV] => VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573eb04f20 <e96054> {j15}  ALWAYS
    1:2:3: ASSIGN 0x55573ea39090 <e103148> {j20} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: COND 0x55573ea39150 <e103146> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: AND 0x55573ebeb720 <e125967> {j16} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ebeb490 <e125959> {j16} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55573ec43080 <e134708#> {j16} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea392e0 <e134703#> {j16} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x55573ea397a0 <e103114> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x55573ead7ce0 <e103113> {j16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55573ead7a90 <e103109> {j16} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55573ec43220 <e134718#> {j16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573ea39930 <e134712#> {j16} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x55573ea39df0 <e103099> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x55573ea39fa0 <e103100> {c334} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x55573ea3a150 <e103132> {j18} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x55573eb0d4d0 <e103131> {j16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55573eb0d280 <e103127> {j16} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55573ec433c0 <e134728#> {j16} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea3a2e0 <e134722#> {j16} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: CCAST 0x55573ec43560 <e134737#> {j18} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:2:1: VARREF 0x55573ea3a7a0 <e134732#> {j18} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: CCAST 0x55573ec43700 <e134746#> {j17} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1: VARREF 0x55573ea3a8f0 <e134741#> {j17} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55573ea3aa40 <e103147> {j20} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55573eb05000 <e96062> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573eb9c800 <e115158> {c494} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: AND 0x55573eb9c250 <e125991> {c494} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573eb9bfc0 <e115130> {c494} @dt=0x55573dee44c0@(G/w32)  32'hfffffffc
    1:2:3:1:2: VARREF 0x55573eb9bea0 <e115131> {c494} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:2: VARREF 0x55573e9e79e0 <e115153> {c494} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGN 0x55573eb9d560 <e115234> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: OR 0x55573eb9d4a0 <e115228> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573eb9cfb0 <e115224> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573eb9cd20 <e115206> {c504} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:1:2: VARREF 0x55573eb9cc00 <e115207> {c504} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:1:2: AND 0x55573eb0cb00 <e126006> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:1: CONST 0x55573ebebdc0 <e126014> {c504} @dt=0x55573dee44c0@(G/w32)  32'hfffffffc
    1:2:3:1:2:2: SHIFTL 0x55573ebebb50 <e126005> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:1: COND 0x55573e9e7ea0 <e126002> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:1: OR 0x55573e9e7f60 <e103163> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55573e9e8020 <e103159> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: EQ 0x55573e9e80e0 <e103155> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CONST 0x55573e9e81a0 <e103153> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:1:1:1:1:2: CCAST 0x55573ec438a0 <e134755#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:1:1:2:1: VARREF 0x55573e9e8310 <e134750#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:1:1:2: EQ 0x55573e9e8460 <e103158> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x55573e9e8520 <e103156> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:2:2:1:1:1:2:2: CCAST 0x55573ec43a40 <e134764#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x55573e9e8690 <e134759#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:1:2: EQ 0x55573e9e87e0 <e103162> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: CONST 0x55573e9e88a0 <e103160> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:1:2:2:1:1:2:2: CCAST 0x55573ec43be0 <e134773#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:2:2:1: VARREF 0x55573e9e8a10 <e134768#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:2: SHIFTR 0x55573eb9c8c0 <e115177> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:2:1: VARREF 0x55573e9e8c30 <e115168> {c504} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:1:2:2:1:2:2: CONST 0x55573e9e8d80 <e115169> {c504} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:1:2:2:1:3: SHIFTR 0x55573eb9ca60 <e115193> {c507} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:3:1: VARREF 0x55573e9e9130 <e115184> {c507} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:1:3:2: CONST 0x55573e9e9280 <e115185> {c507} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:1:2:2:2: CONST 0x55573eb9d070 <e126003> {c504} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55573e9e9630 <e115229> {c504} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573eb050e0 <e96070> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573e9e9af0 <e103778> {c503} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1: COND 0x55573e9e9bb0 <e103776> {c503} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:1: OR 0x55573e9e9c70 <e103198> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55573e9e9d30 <e103194> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: EQ 0x55573e9e9df0 <e103190> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e9e9eb0 <e103188> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec43d80 <e134782#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573e9ea020 <e134777#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:1:1:2: EQ 0x55573e9ea170 <e103193> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CONST 0x55573e9ea230 <e103191> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:1:1:2:2: CCAST 0x55573ec43f20 <e134791#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e9ea3a0 <e134786#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:1:2: EQ 0x55573e9ea4f0 <e103197> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CONST 0x55573e9ea5b0 <e103195> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:1:1:2:2: CCAST 0x55573ec440c0 <e134800#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573e9ea720 <e134795#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2: CONST 0x55573e9ea870 <e103199> {c503} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3: COND 0x55573e9ea9e0 <e103775> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:1: AND 0x55573ebef520 <e126446> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ebef290 <e126438> {c508} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:3:1:2: CCAST 0x55573ec44260 <e134809#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e9eab70 <e134804#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2: COND 0x55573e9eafa0 <e103760> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:1: AND 0x55573ebef0f0 <e126424> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1:1: CONST 0x55573ebeee60 <e126416> {c508} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:1:3:2:1:2: CCAST 0x55573ec44400 <e134818#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573e9eb130 <e134813#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:2: CONST 0x55573e9eb560 <e103204> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3: COND 0x55573e9eb6d0 <e103746> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:1: AND 0x55573ebeecc0 <e126402> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:1:1: CONST 0x55573ebeea30 <e126394> {c508} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:1:3:2:3:1:2: CCAST 0x55573ec445a0 <e134827#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:1:2:1: VARREF 0x55573e9eb860 <e134822#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2: COND 0x55573e9c06b0 <e103344> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:1: AND 0x55573ebecb40 <e126114> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:1:1: CONST 0x55573ebec8b0 <e126106> {c508} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2:3:2:1:2: CCAST 0x55573ec44740 <e134836#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:2:1:2:1: VARREF 0x55573e9c0840 <e134831#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:2: CONST 0x55573e9c0c70 <e103209> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3: COND 0x55573e9c0de0 <e103330> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:1: AND 0x55573ebec710 <e126092> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:3:1:1: CONST 0x55573ebec480 <e126084> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:2:3:1:2: CCAST 0x55573ec448e0 <e134845#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:2:3:1:2:1: VARREF 0x55573e9c0f70 <e134840#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:3:2: CONST 0x55573e9c13a0 <e103212> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3:3: COND 0x55573e9c1510 <e103316> {c565} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:1: AND 0x55573eb0cec0 <e103315> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:1:1: CONST 0x55573eaae290 <e103311> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:1:2: CCAST 0x55573ec44a80 <e134855#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:2:3:3:1:2:1: VARREF 0x55573e9c16a0 <e134849#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:3:3:2: COND 0x55573e9c1ad0 <e103253> {c565} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:2:1: EQ 0x55573e9c1b90 <e103218> {c565} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:2:1:1: CONST 0x55573e9c1c50 <e103215> {c565} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:2:3:3:2:1:2: AND 0x55573eb0c740 <e103231> {c564} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:2:3:3:2:1:2:1: CONST 0x55573eb0cbc0 <e103227> {c564} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:2:3:3:2:1:2:2: VARREF 0x55573e9c1e90 <e126029> {c564} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:2:2: CONST 0x55573e9c22c0 <e103232> {c565} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:2:3:3:2:3: COND 0x55573e9c2430 <e103252> {c566} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:2:3:1: EQ 0x55573e9c24f0 <e103236> {c566} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:2:3:1:1: CONST 0x55573e9c25b0 <e103233> {c566} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:2:3:3:2:3:1:2: AND 0x55573eb0c380 <e103249> {c564} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:2:3:3:2:3:1:2:1: CONST 0x55573eb0c800 <e103245> {c564} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:2:3:3:2:3:1:2:2: VARREF 0x55573e9c27f0 <e126036> {c564} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:2:3:2: CONST 0x55573e9c2c20 <e103250> {c566} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:2:3:3:2:3:3: CONST 0x55573e9c2d90 <e103251> {c567} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3:3:3: COND 0x55573e9c2f00 <e103302> {c560} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:1: AND 0x55573ebec2e0 <e126070> {c556} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:3:3:3:1:1: CONST 0x55573ebec050 <e126062> {c556} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:2:3:3:3:1:2: VARREF 0x55573e9c3090 <e126063> {c556} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:2: COND 0x55573e9c34c0 <e103271> {c560} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:2:1: AND 0x55573eaacb50 <e103270> {c556} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:3:2:1:1: CONST 0x55573eb0c440 <e103266> {c556} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:3:2:1:2: VARREF 0x55573e9c3650 <e126043> {c556} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:2:2: CONST 0x55573e9c3a80 <e103256> {c560} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:2:3:3:3:2:3: CONST 0x55573e9c3bf0 <e103257> {c559} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:2:3:3:3:3: COND 0x55573e9c3d60 <e103288> {c558} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:3:1: AND 0x55573eb15110 <e103287> {c556} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:3:3:1:1: CONST 0x55573eaacc10 <e103283> {c556} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:3:3:1:2: VARREF 0x55573e9c3ef0 <e126050> {c556} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:3:2: CONST 0x55573e9c4320 <e103273> {c558} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:2:3:3:3:3:3: CONST 0x55573e9c4490 <e103274> {c557} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3: COND 0x55573e9c4600 <e103732> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:1: AND 0x55573ebee890 <e126380> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:1:1: CONST 0x55573ebee600 <e126372> {c508} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2:3:3:1:2: CCAST 0x55573ec44c20 <e134864#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:1:2:1: VARREF 0x55573e9c4790 <e134859#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2: COND 0x55573e9c4bc0 <e103532> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:1: AND 0x55573ebed7d0 <e126236> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:1:1: CONST 0x55573ebed540 <e126228> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:1:2: CCAST 0x55573ec44dc0 <e134873#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:2:1:2:1: VARREF 0x55573e9c4d50 <e134868#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:2: COND 0x55573e9c5180 <e103414> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:1: AND 0x55573ead4e80 <e103413> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:1:1: CONST 0x55573eb14230 <e103409> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:1:2: CCAST 0x55573ec44f60 <e134883#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:2:2:1:2:1: VARREF 0x55573e9c5310 <e134877#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:2:2: CONST 0x55573e9c5740 <e103351> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:2:3: COND 0x55573e9c58b0 <e103400> {c552} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:1: AND 0x55573ebecf70 <e126157> {c548} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:2:3:1:1: CONST 0x55573ebecce0 <e126149> {c548} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:2:3:1:2: VARREF 0x55573e9c5a40 <e126150> {c548} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:2: COND 0x55573e9c5e70 <e103369> {c552} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:2:1: AND 0x55573eb0a9e0 <e103368> {c548} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:3:2:1:1: CONST 0x55573eb06310 <e103364> {c548} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:3:2:1:2: VARREF 0x55573e9c6000 <e126130> {c548} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:2:2: CONST 0x55573e9c6430 <e103354> {c552} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:2:2:3:2:3: CONST 0x55573e9c65a0 <e103355> {c551} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:2:2:3:3: COND 0x55573e9c6710 <e103386> {c550} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:3:1: AND 0x55573eb145d0 <e103385> {c548} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:3:3:1:1: CONST 0x55573eb0aaa0 <e103381> {c548} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:3:3:1:2: VARREF 0x55573e9c68a0 <e126137> {c548} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:3:2: CONST 0x55573e9c6cd0 <e103371> {c550} @dt=0x55573eb083c0@(G/wu32/4)  4'he
    1:2:3:1:3:2:3:3:2:2:3:3:3: CONST 0x55573e9c6e40 <e103372> {c549} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:3: COND 0x55573e9c6fb0 <e103518> {c534} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:1: AND 0x55573eadf2c0 <e103517> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:1:1: CONST 0x55573eb087a0 <e103513> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:1:2: CCAST 0x55573ec45100 <e134893#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:2:3:1:2:1: VARREF 0x55573e9c7140 <e134887#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:3:2: COND 0x55573e9c7570 <e103455> {c534} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:2:1: EQ 0x55573e9c7630 <e103420> {c534} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:2:1:1: CONST 0x55573e9c76f0 <e103417> {c534} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:3:2:3:2:1:2: AND 0x55573e522e60 <e103433> {c533} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:2:3:2:1:2:1: CONST 0x55573ead4f40 <e103429> {c533} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:2:3:2:1:2:2: VARREF 0x55573e9c7930 <e126173> {c533} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:2:2: CONST 0x55573e9c7d60 <e103434> {c534} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:2:3:2:3: COND 0x55573e9c7ed0 <e103454> {c535} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:2:3:1: EQ 0x55573e9c7f90 <e103438> {c535} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:2:3:1:1: CONST 0x55573e9c8050 <e103435> {c535} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:3:2:3:2:3:1:2: AND 0x55573ead89a0 <e103451> {c533} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:2:3:2:3:1:2:1: CONST 0x55573e522f20 <e103447> {c533} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:2:3:2:3:1:2:2: VARREF 0x55573e9c8290 <e126180> {c533} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:2:3:2: CONST 0x55573e9c86c0 <e103452> {c535} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:2:3:2:3:3: CONST 0x55573e9c8830 <e103453> {c536} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:3:3: COND 0x55573e9c89a0 <e103504> {c522} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:1: AND 0x55573ebed3a0 <e126214> {c518} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:3:3:1:1: CONST 0x55573ebed110 <e126206> {c518} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:3:3:1:2: VARREF 0x55573e9c8b30 <e126207> {c518} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:2: COND 0x55573e9c8f60 <e103473> {c522} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:2:1: AND 0x55573eb13a90 <e103472> {c518} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:3:2:1:1: CONST 0x55573ead8a60 <e103468> {c518} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:3:2:1:2: VARREF 0x55573e9c90f0 <e126187> {c518} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:2:2: CONST 0x55573e9c9520 <e103458> {c522} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:2:3:3:2:3: CONST 0x55573e9c9690 <e103459> {c521} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:3:2:3:3:3: COND 0x55573e9c9800 <e103490> {c520} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:3:1: AND 0x55573eaae590 <e103489> {c518} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:3:3:1:1: CONST 0x55573eb13b50 <e103485> {c518} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:3:3:1:2: VARREF 0x55573e9c9990 <e126194> {c518} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:3:2: CONST 0x55573e9c9dc0 <e103475> {c520} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:3:2:3:3:3:3: CONST 0x55573e9c9f30 <e103476> {c519} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3:3: COND 0x55573e9ca0a0 <e103718> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:1: AND 0x55573ebee460 <e126358> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:1:1: CONST 0x55573ebee1d0 <e126350> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:1:2: CCAST 0x55573ec452a0 <e134902#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:3:1:2:1: VARREF 0x55573e9ca230 <e134897#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:2: COND 0x55573e9ca6a0 <e103600> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:1: AND 0x55573eb10500 <e103599> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:1:1: CONST 0x55573eb10270 <e103595> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:1:2: CCAST 0x55573ec45440 <e134912#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:3:2:1:2:1: VARREF 0x55573e9ca830 <e134906#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:2:2: CONST 0x55573e9cace0 <e103537> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:2:3: COND 0x55573e9cae90 <e103586> {c544} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:1: AND 0x55573ebedc00 <e126279> {c540} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:2:3:1:1: CONST 0x55573ebed970 <e126271> {c540} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:2:3:1:2: VARREF 0x55573e9cb020 <e126272> {c540} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:2: COND 0x55573e9cb4d0 <e103555> {c544} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:2:1: AND 0x55573ead3b60 <e103554> {c540} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:3:2:1:1: CONST 0x55573eb0e970 <e103550> {c540} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:3:2:1:2: VARREF 0x55573e9cb660 <e126252> {c540} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:2:2: CONST 0x55573e9cbb10 <e103540> {c544} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:2:3:2:3: CONST 0x55573e9cbcc0 <e103541> {c543} @dt=0x55573eb083c0@(G/wu32/4)  4'h7
    1:2:3:1:3:2:3:3:3:2:3:3: COND 0x55573e9cbe70 <e103572> {c542} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:3:1: AND 0x55573eb121e0 <e103571> {c540} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:3:3:1:1: CONST 0x55573ead3c20 <e103567> {c540} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:3:3:1:2: VARREF 0x55573e9cc000 <e126259> {c540} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:3:2: CONST 0x55573e9cc4b0 <e103557> {c542} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:3:2:3:3:3: CONST 0x55573e9cc660 <e103558> {c541} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3:3:3: COND 0x55573e9cc810 <e103704> {c527} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:1: AND 0x55573e523f00 <e103703> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:1:1: CONST 0x55573e523c70 <e103699> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:1:2: CCAST 0x55573ec455e0 <e134922#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:3:3:1:2:1: VARREF 0x55573e9cc9a0 <e134916#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:3:2: COND 0x55573e9cce50 <e103641> {c527} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:2:1: EQ 0x55573e9ccf10 <e103606> {c527} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:2:1:1: CONST 0x55573e9ccfd0 <e103603> {c527} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:3:3:3:2:1:2: AND 0x55573eb0df20 <e103619> {c526} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:3:3:2:1:2:1: CONST 0x55573eb0dc90 <e103615> {c526} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:3:3:2:1:2:2: VARREF 0x55573e9cd250 <e126295> {c526} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:2:2: CONST 0x55573e9cd700 <e103620> {c527} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:3:3:2:3: COND 0x55573e9cd8b0 <e103640> {c528} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:2:3:1: EQ 0x55573e9cd970 <e103624> {c528} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:2:3:1:1: CONST 0x55573e9cda30 <e103621> {c528} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:3:3:3:2:3:1:2: AND 0x55573eb0be90 <e103637> {c526} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:3:3:2:3:1:2:1: CONST 0x55573eb0bc00 <e103633> {c526} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:3:3:2:3:1:2:2: VARREF 0x55573e9cdcb0 <e126302> {c526} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:2:3:2: CONST 0x55573e9ce160 <e103638> {c528} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:3:3:2:3:3: CONST 0x55573e9ce310 <e103639> {c529} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:3:3: COND 0x55573e9ce4c0 <e103690> {c514} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:1: AND 0x55573ebee030 <e126336> {c510} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:3:3:1:1: CONST 0x55573ebedda0 <e126328> {c510} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:3:3:1:2: VARREF 0x55573e9ce650 <e126329> {c510} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:2: COND 0x55573e9ceb00 <e103659> {c514} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:2:1: AND 0x55573eb13000 <e103658> {c510} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:3:2:1:1: CONST 0x55573eb12d70 <e103654> {c510} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:3:2:1:2: VARREF 0x55573e9cec90 <e126309> {c510} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:2:2: CONST 0x55573e9cf140 <e103644> {c514} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:3:3:3:2:3: CONST 0x55573e9cf2f0 <e103645> {c513} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:3:3:3:3:3: COND 0x55573e9cf4a0 <e103676> {c512} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:3:1: AND 0x55573e522050 <e103675> {c510} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:3:3:1:1: CONST 0x55573e521dc0 <e103671> {c510} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:3:3:1:2: VARREF 0x55573e9cf630 <e126316> {c510} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:3:2: CONST 0x55573e9cfae0 <e103661> {c512} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:3:3:3:3:3:3: CONST 0x55573e9cfc90 <e103662> {c511} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:3: CONST 0x55573e9cfe40 <e103761> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:2: VARREF 0x55573e9cfff0 <e103777> {c503} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3: ASSIGNW 0x55573e9e4f50 <e95061> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: OR 0x55573eba1550 <e115861> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573eb1cff0 <e126463> {c266} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55573ebef930 <e126471> {c266} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55573ebef6c0 <e126462> {c266} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55573eba0f00 <e126459> {c266} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55573ec45780 <e134931#> {c266} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55573eb1cca0 <e134926#> {c266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55573eae9300 <e103789> {c266} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55573eba0d60 <e115810> {c266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55573e9e5260 <e115801> {c66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55573e9e53b0 <e115802> {c266} @dt=0x55573dee44c0@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55573eba1160 <e126460> {c266} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55573eb108f0 <e115858> {c66} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55573eb10740 <e103817> {c66} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55573e9e58d0 <e126479> {c66} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55573e9e5d00 <e36205> {c266} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: COMMENT 0x55573eb05750 <e96078> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573ea819b0 <e103859> {h37} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1: COND 0x55573ea81a70 <e103857> {h37} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:1: AND 0x55573ea81b30 <e103830> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573ea81bf0 <e103828> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573ea81cb0 <e103824> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573ea81d70 <e103822> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec45920 <e134940#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573ea81f20 <e134935#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55573ea82070 <e103827> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55573ec45ac0 <e134949#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55573ea82130 <e134944#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55573ec45c60 <e134958#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573ea82280 <e134953#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec45e00 <e134967#> {h36} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea823e0 <e134962#> {h36} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55573ea82540 <e103834> {h37} @dt=0x55573eb109b0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55573ea826f0 <e103856> {h39} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55573ea827b0 <e103837> {h38} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55573ec45fa0 <e134976#> {h38} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55573ea82870 <e134971#> {h38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55573ec46140 <e134985#> {h38} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea829c0 <e134980#> {h38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55573ea82b20 <e103838> {h39} @dt=0x55573eb109b0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55573ea82cd0 <e103855> {h41} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55573ea82d90 <e103847> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55573ea82e50 <e103845> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55573ea82f10 <e103841> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55573ea82fd0 <e103839> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55573ec462e0 <e134994#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55573ea83180 <e134989#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55573ea832d0 <e103844> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55573ec46480 <e135003#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55573ea83390 <e134998#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55573ec46620 <e135012#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55573ea834e0 <e135007#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55573ec467c0 <e135021#> {h40} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573ea83640 <e135016#> {h40} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55573ea837a0 <e103848> {h41} @dt=0x55573eb109b0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55573ea83950 <e103854> {h43} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55573ea83a10 <e103851> {h42} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55573ec46960 <e135030#> {h42} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55573ea83ad0 <e135025#> {h42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55573ec46b00 <e135039#> {h42} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55573ea83c20 <e135034#> {h42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55573ea83d80 <e103852> {h43} @dt=0x55573eb109b0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55573ea83f30 <e103853> {h45} @dt=0x55573eb109b0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55573ea840e0 <e103858> {h37} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: ASSIGNW 0x55573e9d0140 <e95065> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: ARRAYSEL 0x55573e9d0200 <e38711> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: VARREF 0x55573e9d02c0 <e27514> {l19} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55573eaaf5b0 <e103874> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55573eb10a90 <e103870> {c58} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55573eba1610 <e115876> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55573e9d04b0 <e115867> {c58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55573e9d0600 <e115868> {c58} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55573e9d0960 <e38712> {l19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55573e9d0a80 <e95067> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: ARRAYSEL 0x55573e9d0b40 <e38715> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: VARREF 0x55573e9d0c00 <e27538> {l20} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55573eaaf900 <e103889> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55573eaaf670 <e103885> {c61} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55573eba17b0 <e115892> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55573e9d0df0 <e115883> {c61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55573e9d0f40 <e115884> {c61} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e9d12a0 <e38716> {l20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: COMMENT 0x55573eb18930 <e96086> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573ea7f070 <e103924> {h49} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1: COND 0x55573ea7f130 <e103922> {h49} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:1: AND 0x55573ea7f1f0 <e103898> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573ea7f2b0 <e103896> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573ea7f370 <e103892> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573ea7f430 <e103890> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec46ca0 <e135048#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573ea7f5e0 <e135043#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55573ea7f730 <e103895> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55573ec46e40 <e135057#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55573ea7f7f0 <e135052#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55573ec46fe0 <e135066#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573ea7f940 <e135061#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec47180 <e135075#> {h48} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea7faa0 <e135070#> {h48} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55573ea7fc00 <e103899> {h49} @dt=0x55573eb109b0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55573ea7fdb0 <e103921> {h51} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55573ea7fe70 <e103902> {h50} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55573ec47320 <e135084#> {h50} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55573ea7ff30 <e135079#> {h50} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55573ec474c0 <e135093#> {h50} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea80080 <e135088#> {h50} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55573ea801e0 <e103903> {h51} @dt=0x55573eb109b0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55573ea80390 <e103920> {h53} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55573ea80450 <e103912> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55573ea80510 <e103910> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55573ea805d0 <e103906> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55573ea80690 <e103904> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55573ec47660 <e135102#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55573ea80840 <e135097#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55573ea80990 <e103909> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55573ec47800 <e135111#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55573ea80a50 <e135106#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55573ec479a0 <e135120#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55573ea80ba0 <e135115#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55573ec47b40 <e135129#> {h52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573ea80d00 <e135124#> {h52} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55573ea80e60 <e103913> {h53} @dt=0x55573eb109b0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55573ea81010 <e103919> {h55} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55573ea810d0 <e103916> {h54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55573ec47ce0 <e135138#> {h54} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55573ea81190 <e135133#> {h54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55573ec47e80 <e135147#> {h54} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55573ea812e0 <e135142#> {h54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55573ea81440 <e103917> {h55} @dt=0x55573eb109b0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55573ea815f0 <e103918> {h57} @dt=0x55573eb109b0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55573ea817a0 <e103923> {h49} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x55573eae0410 <e96094> {r11}  ALWAYS
    1:2:3: IF 0x55573ea61510 <e96096> {r12}
    1:2:3:1: VARREF 0x55573ea615e0 <e103925> {r12} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGN 0x55573ea61700 <e74223> {r13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573ea617c0 <e39678> {r13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55573ea61970 <e39679> {r13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:3: IF 0x55573ea61ad0 <e74248> {r15}
    1:2:3:3:1: AND 0x55573ebfb9f0 <e127735> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ebfb760 <e127727> {r15} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:1:2: CCAST 0x55573ec48020 <e135156#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573ea61c70 <e135151#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2: IF 0x55573ea62120 <e74303> {r15}
    1:2:3:3:2:1: AND 0x55573ebfb5c0 <e127713> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ebfb330 <e127705> {r15} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:1:2: CCAST 0x55573ec481c0 <e135165#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573ea622c0 <e135160#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:2: ASSIGN 0x55573ea62770 <e74309> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x55573ea62830 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:2:2: VARREF 0x55573ea62980 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3: IF 0x55573ea62ae0 <e74339> {r15}
    1:2:3:3:2:3:1: AND 0x55573ebfb190 <e127691> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1: CONST 0x55573ebfaf00 <e127683> {r15} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:1:2: CCAST 0x55573ec48360 <e135174#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:2:1: VARREF 0x55573ea62c80 <e135169#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:2: ASSIGN 0x55573ea63130 <e74345> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x55573ea631f0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:2:2: VARREF 0x55573ea63340 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3: IF 0x55573ea634a0 <e74365> {r15}
    1:2:3:3:2:3:3:1: AND 0x55573ebfad60 <e127669> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:1:1: CONST 0x55573ebfaad0 <e127661> {r15} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:1:2: CCAST 0x55573ec48500 <e135183#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:1:2:1: VARREF 0x55573ea63640 <e135178#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2: IF 0x55573ea63af0 <e74390> {r15}
    1:2:3:3:2:3:3:2:1: AND 0x55573ebf5a70 <e127113> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:1:1: CONST 0x55573ebf57e0 <e127105> {r15} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:1:2: CCAST 0x55573ec486a0 <e135192#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:2:1:2:1: VARREF 0x55573ea63c90 <e135187#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2: ASSIGN 0x55573ea64140 <e74391> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1: COND 0x55573ea64200 <e72267> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:1: AND 0x55573eb33390 <e104151> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:1:1: CONST 0x55573eaac380 <e104147> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:1:2: CCAST 0x55573ec48840 <e135202#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:1:2:1: VARREF 0x55573ea64390 <e135196#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2:1:2: VARREF 0x55573ea64840 <e72264> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3: COND 0x55573ea64990 <e72265> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1: AND 0x55573ebf3570 <e126857> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1:1: CONST 0x55573ebf32e0 <e126849> {r52} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:2:1:3:1:2: CCAST 0x55573ec489e0 <e135211#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:1:2:1: VARREF 0x55573ea64b20 <e135206#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2: COND 0x55573ea64fd0 <e72248> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1: AND 0x55573ebf3140 <e126835> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1:1: CONST 0x55573ebf2eb0 <e126827> {r52} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:2:1:3:2:1:2: CCAST 0x55573ec48b80 <e135220#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:1:2:1: VARREF 0x55573ea65160 <e135215#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2: COND 0x55573ea65610 <e72232> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1: AND 0x55573ebf1ab0 <e126696> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:1: CONST 0x55573ebf1860 <e126688> {r52} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2: CCAST 0x55573ec48d20 <e135229#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2:1: VARREF 0x55573ea657a0 <e135224#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2: COND 0x55573ea65c50 <e72170> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1: AND 0x55573eaaffb0 <e103994> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:1: CONST 0x55573eaafd20 <e103990> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2: CCAST 0x55573ec48ec0 <e135239#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2:1: VARREF 0x55573ea65de0 <e135233#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:2: VARREF 0x55573ea66290 <e72131> {r53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3: OR 0x55573eba30c0 <e116119> {r54} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1: AND 0x55573eb118e0 <e126508> {r54} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:1: CONST 0x55573ebf07e0 <e126580> {r54} @dt=0x55573dee44c0@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:2: VARREF 0x55573ea66570 <e126570> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2: AND 0x55573eaafc60 <e116116> {r54} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:1: CONST 0x55573eb119a0 <e103977> {r54} @dt=0x55573dee44c0@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2: SHIFTR 0x55573eba2b30 <e116094> {r54} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:1: VARREF 0x55573ea66af0 <e116085> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:2: CONST 0x55573ea66c40 <e116086> {r54} @dt=0x55573eab0b30@(G/swu32/5)  5'h8
    1:2:3:3:2:3:3:2:2:1:3:2:2:3: COND 0x55573ea66fa0 <e72171> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1: AND 0x55573eb14990 <e104039> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:1: CONST 0x55573eb13760 <e104035> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2: CCAST 0x55573ec49060 <e135249#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2:1: VARREF 0x55573ea67130 <e135243#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:2: VARREF 0x55573ea675e0 <e72154> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3: OR 0x55573eba3a90 <e116192> {r55} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1: AND 0x55573eb13370 <e126603> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:1: CONST 0x55573ebf1610 <e126675> {r55} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:2: VARREF 0x55573ea678c0 <e126665> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2: AND 0x55573eb136a0 <e116189> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:1: CONST 0x55573eb13430 <e104022> {r55} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2: SHIFTR 0x55573eba34c0 <e116167> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:1: VARREF 0x55573ea67e40 <e116158> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:2: CONST 0x55573ea67f90 <e116159> {r55} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:3:2:3:3:2:2:1:3:2:3: COND 0x55573ea682f0 <e72233> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1: AND 0x55573ebf2d10 <e126813> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:1: CONST 0x55573ebf2ac0 <e126805> {r52} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2: CCAST 0x55573ec49200 <e135258#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2:1: VARREF 0x55573ea68480 <e135253#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:2: VARREF 0x55573ea68930 <e72216> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3: COND 0x55573ea68a80 <e72217> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1: AND 0x55573eaacf10 <e104099> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:1: CONST 0x55573ead4b10 <e104095> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2: CCAST 0x55573ec493a0 <e135268#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2:1: VARREF 0x55573ea68c10 <e135262#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:2: VARREF 0x55573ea690c0 <e72200> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3: OR 0x55573eba4600 <e116282> {r56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1: AND 0x55573ead4700 <e126720> {r56} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:1: CONST 0x55573ebf2870 <e126792> {r56} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:2: VARREF 0x55573ea693a0 <e126782> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2: AND 0x55573ead4a50 <e116279> {r56} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:1: CONST 0x55573ead47c0 <e104082> {r56} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2: SHIFTR 0x55573eba4030 <e116257> {r56} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:1: VARREF 0x55573ea69920 <e116248> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:2: CONST 0x55573ea69a70 <e116249> {r56} @dt=0x55573eab0b30@(G/swu32/5)  5'h18
    1:2:3:3:2:3:3:2:2:1:3:3: VARREF 0x55573ea69dd0 <e72249> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:2: VARREF 0x55573ea69f20 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3: IF 0x55573ea6a080 <e74396> {r15}
    1:2:3:3:2:3:3:2:3:1: AND 0x55573eaaf340 <e104331> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:1:1: CONST 0x55573eaaf0b0 <e104327> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:1:2: CCAST 0x55573ec49540 <e135278#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:1:2:1: VARREF 0x55573ea6a220 <e135272#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:3:2: ASSIGN 0x55573ea6a6d0 <e74402> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1: AND 0x55573eb336e0 <e116321> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1:1: CONST 0x55573eb33450 <e104164> {r40} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:3:2:1:2: VARREF 0x55573ea6a920 <e126873> {r40} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:2:2: VARREF 0x55573ea6add0 <e39924> {r40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55573ea6af30 <e74403> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: COND 0x55573ea6aff0 <e72514> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: AND 0x55573ebf5640 <e127084> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1:1: CONST 0x55573ebf53b0 <e127076> {r27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:3:3:1:1:2: CCAST 0x55573ec496e0 <e135287#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:1:2:1: VARREF 0x55573ea6b180 <e135282#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2: COND 0x55573ea6b630 <e72511> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1: AND 0x55573ebf4060 <e126942> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1:1: CONST 0x55573ebf3dd0 <e126934> {r27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:2:1:2: CCAST 0x55573ec49880 <e135296#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:1:2:1: VARREF 0x55573ea6b7c0 <e135291#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:2: VARREF 0x55573ea6bc70 <e72347> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3: COND 0x55573ea6bdc0 <e72348> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1: AND 0x55573ebf3c30 <e126920> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:1: CONST 0x55573ebf39a0 <e126912> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2: CCAST 0x55573ec49a20 <e135305#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2:1: VARREF 0x55573ea6bf50 <e135300#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:2: VARREF 0x55573ea6c400 <e72331> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3: COND 0x55573ea6c550 <e72332> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1: AND 0x55573ead55f0 <e104189> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:1: CONST 0x55573eb337a0 <e104185> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2: CCAST 0x55573ec49bc0 <e135315#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2:1: VARREF 0x55573ea6c6e0 <e135309#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:2: VARREF 0x55573ea6cb90 <e72315> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3: SHIFTR 0x55573ea6cce0 <e126899> {r31} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:1: VARREF 0x55573ea6cda0 <e39811> {r31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:2: CONST 0x55573ea6cef0 <e39821> {r31} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:2:3:3:1:3: COND 0x55573ea6d0a0 <e72512> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1: AND 0x55573ebf5210 <e127062> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1:1: CONST 0x55573ebf4f80 <e127054> {r27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:3:1:2: CCAST 0x55573ec49d60 <e135324#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:1:2:1: VARREF 0x55573ea6d230 <e135319#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2: COND 0x55573ea6d6e0 <e72495> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1: AND 0x55573ebf4720 <e126991> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:1: CONST 0x55573ebf4490 <e126983> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2: CCAST 0x55573ec49f00 <e135333#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2:1: VARREF 0x55573ea6d870 <e135328#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:2: VARREF 0x55573ea6dd20 <e72400> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3: COND 0x55573ea6de70 <e72401> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1: AND 0x55573eae6ad0 <e104234> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:1: CONST 0x55573eae6840 <e104230> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2: CCAST 0x55573ec4a0a0 <e135343#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2:1: VARREF 0x55573ea6e000 <e135337#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:2: VARREF 0x55573ea6e4b0 <e72384> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3: SHIFTR 0x55573ea6e600 <e126970> {r30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:1: VARREF 0x55573ea6e6c0 <e39796> {r30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:2: CONST 0x55573ea6e810 <e39806> {r30} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:2:3:3:1:3:3: COND 0x55573ea6e9c0 <e72496> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1: AND 0x55573ebf4de0 <e127040> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:1: CONST 0x55573ebf4b50 <e127032> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2: CCAST 0x55573ec4a240 <e135352#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2:1: VARREF 0x55573ea6eb50 <e135347#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2: COND 0x55573ea6f000 <e72479> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1: AND 0x55573eb068a0 <e104264> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:1: CONST 0x55573eb06610 <e104260> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2: CCAST 0x55573ec4a3e0 <e135362#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2:1: VARREF 0x55573ea6f190 <e135356#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:2: VARREF 0x55573ea6f640 <e72430> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3: SHIFTR 0x55573ea6f790 <e127019> {r29} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:1: VARREF 0x55573ea6f850 <e39781> {r29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:2: CONST 0x55573ea6f9a0 <e39791> {r29} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:2:3:3:1:3:3:3: VARREF 0x55573ea6fb50 <e72480> {r28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55573ea6fca0 <e39826> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55573ea6fe00 <e113568> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: AND 0x55573ec32fa0 <e133515> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: CONST 0x55573ec33060 <e104314> {r34} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:3:3:1:2: VARREF 0x55573ec33210 <e127093> {r34} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55573ea70510 <e39853> {r34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3: IF 0x55573ea70670 <e74419> {r15}
    1:2:3:3:2:3:3:3:1: AND 0x55573ebfa930 <e127647> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:1:1: CONST 0x55573ebfa6a0 <e127639> {r15} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:1:2: CCAST 0x55573ec4a580 <e135371#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:3:1:2:1: VARREF 0x55573ea70810 <e135366#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2: ASSIGN 0x55573ea70cc0 <e74420> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1: COND 0x55573ea70d80 <e72804> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:1: AND 0x55573eb172e0 <e104556> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:1:1: CONST 0x55573eb17050 <e104552> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:1:2: CCAST 0x55573ec4a720 <e135381#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:1:2:1: VARREF 0x55573ea70f10 <e135375#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2:1:2: VARREF 0x55573ea713c0 <e72801> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3: COND 0x55573ea71510 <e72802> {r47} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1: AND 0x55573ebf7a30 <e127343> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1:1: CONST 0x55573ebf77a0 <e127335> {r43} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:1:2: CCAST 0x55573ec4a8c0 <e135390#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:1:2:1: VARREF 0x55573ea716a0 <e135385#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:2: VARREF 0x55573ea71b50 <e72785> {r47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3: COND 0x55573ea71ca0 <e72786> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1: AND 0x55573ebf7600 <e127321> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1:1: CONST 0x55573ebf7370 <e127313> {r43} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:2:1:3:3:1:2: CCAST 0x55573ec4aa60 <e135399#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:1:2:1: VARREF 0x55573ea71e30 <e135394#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2: COND 0x55573ea722e0 <e72769> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1: AND 0x55573ebf63a0 <e127187> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:1: CONST 0x55573ebf6110 <e127179> {r43} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2: CCAST 0x55573ec4ac00 <e135408#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2:1: VARREF 0x55573ea72470 <e135403#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2: COND 0x55573ea72920 <e72684> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1: AND 0x55573eae77b0 <e104399> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:1: CONST 0x55573eadba40 <e104395> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2: CCAST 0x55573ec4ada0 <e135418#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2:1: VARREF 0x55573ea72ab0 <e135412#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2: OR 0x55573eba6b70 <e116654> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1: AND 0x55573eadb630 <e127151> {r46} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:1: CONST 0x55573ebf5e80 <e127159> {r46} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2: SHIFTL 0x55573ebf5c10 <e127150> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:1: VARREF 0x55573ea730f0 <e127147> {r46} @dt=0x55573eaafaa0@(G/wu32/24)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:2: CONST 0x55573eba6740 <e127148> {r46} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2: AND 0x55573eadb980 <e116651> {r46} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:1: CONST 0x55573eadb6f0 <e104382> {r46} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:2: VARREF 0x55573ea73670 <e127167> {r46} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:3: VARREF 0x55573ea73b20 <e72669> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:3: VARREF 0x55573ea73c70 <e72685> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3: COND 0x55573ea73dc0 <e72770> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1: AND 0x55573ebf71d0 <e127299> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:1: CONST 0x55573ebf6f40 <e127291> {r43} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2: CCAST 0x55573ec4af40 <e135427#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2:1: VARREF 0x55573ea73f50 <e135422#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2: COND 0x55573ea74400 <e72753> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1: AND 0x55573eb05c70 <e104459> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:1: CONST 0x55573eb059e0 <e104455> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2: CCAST 0x55573ec4b0e0 <e135437#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2:1: VARREF 0x55573ea74590 <e135431#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2: OR 0x55573eba76e0 <e116744> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1: AND 0x55573eae7e50 <e127218> {r45} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:1: CONST 0x55573ebf67b0 <e127226> {r45} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2: SHIFTL 0x55573ebf6540 <e127217> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:1: VARREF 0x55573ea74bd0 <e127214> {r45} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:2: CONST 0x55573eba72b0 <e127215> {r45} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2: AND 0x55573eb05920 <e116741> {r45} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:1: CONST 0x55573eae7f10 <e104442> {r45} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:2: VARREF 0x55573ea75150 <e127234> {r45} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:3: VARREF 0x55573ea75600 <e72715> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3: COND 0x55573ea75750 <e72754> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1: AND 0x55573eadeb00 <e104504> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:1: CONST 0x55573eade870 <e104500> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2: CCAST 0x55573ec4b280 <e135447#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2:1: VARREF 0x55573ea758e0 <e135441#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2: OR 0x55573eba80b0 <e116817> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1: AND 0x55573eb05fc0 <e127263> {r44} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:1: CONST 0x55573ebf6cb0 <e127271> {r44} @dt=0x55573dee44c0@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2: SHIFTL 0x55573ebf6a40 <e127262> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:1: VARREF 0x55573ea75f20 <e127259> {r44} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:2: CONST 0x55573eba7c80 <e127260> {r44} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2: AND 0x55573eade7b0 <e116814> {r44} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:1: CONST 0x55573eb06080 <e104487> {r44} @dt=0x55573dee44c0@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:2: VARREF 0x55573ea764a0 <e127279> {r44} @dt=0x55573eaafaa0@(G/wu32/24)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:3: VARREF 0x55573ea76950 <e72738> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:2: VARREF 0x55573ea76aa0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3: IF 0x55573ea76c00 <e74425> {r15}
    1:2:3:3:2:3:3:3:3:1: AND 0x55573eb0a740 <e104794> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:1:1: CONST 0x55573eb0a4b0 <e104790> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:1:2: CCAST 0x55573ec4b420 <e135457#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:1:2:1: VARREF 0x55573ea76da0 <e135451#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:3:2: ASSIGN 0x55573ea77250 <e74431> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1: OR 0x55573eba8b40 <e116900> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1: AND 0x55573eae5ed0 <e127367> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:1: CONST 0x55573ebf7e40 <e127375> {r37} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:3:2:1:1:2: SHIFTL 0x55573ebf7bd0 <e127366> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1: NEGATE 0x55573eba84b0 <e127363> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1: CCAST 0x55573ec4b5c0 <e135466#> {r37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1: AND 0x55573eb17630 <e135461#> {r37} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:1: CONST 0x55573eb173a0 <e104570> {r37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2: SHIFTR 0x55573eba8310 <e116849> {r37} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:1: VARREF 0x55573ea77560 <e116840> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:2: CONST 0x55573ea776b0 <e116841> {r37} @dt=0x55573eab0b30@(G/swu32/5)  5'hf
    1:2:3:3:2:3:3:3:3:2:1:1:2:2: CONST 0x55573eba8710 <e127364> {r37} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:3:2:1:2: AND 0x55573eae6220 <e116897> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:2:1: CONST 0x55573eae5f90 <e104598> {r37} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:3:2:1:2:2: VARREF 0x55573ea77c90 <e127383> {r37} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:2: VARREF 0x55573ea78140 <e39894> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55573ea782a0 <e74432> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: COND 0x55573ea78360 <e73051> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55573ebfa000 <e127594> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55573ebf9d70 <e127586> {r17} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:1:2: CCAST 0x55573ec4b760 <e135475#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: VARREF 0x55573ea784f0 <e135470#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2: COND 0x55573ea789a0 <e73048> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1: AND 0x55573ebf8a20 <e127452> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1:1: CONST 0x55573ebf8790 <e127444> {r17} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:2:1:2: CCAST 0x55573ec4b900 <e135484#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:1:2:1: VARREF 0x55573ea78b30 <e135479#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55573ea78fe0 <e72884> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3: COND 0x55573ea79130 <e72885> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1: AND 0x55573ebf85f0 <e127430> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:1: CONST 0x55573ebf8360 <e127422> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2: CCAST 0x55573ec4baa0 <e135493#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2:1: VARREF 0x55573ea792c0 <e135488#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:2: VARREF 0x55573ea79770 <e72868> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3: COND 0x55573ea798c0 <e72869> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1: AND 0x55573eae6570 <e104623> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:1: CONST 0x55573eae62e0 <e104619> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2: CCAST 0x55573ec4bc40 <e135503#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2:1: VARREF 0x55573ea79a50 <e135497#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:2: VARREF 0x55573ea79f00 <e72852> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3: SHIFTR 0x55573ea7a050 <e127409> {r21} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:1: VARREF 0x55573ea7a110 <e39719> {r21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:2: CONST 0x55573ea7a260 <e39729> {r21} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:3:3:3:1:3: COND 0x55573ea7a410 <e73049> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1: AND 0x55573ebf9bd0 <e127572> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1:1: CONST 0x55573ebf9940 <e127564> {r17} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:3:1:2: CCAST 0x55573ec4bde0 <e135512#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:1:2:1: VARREF 0x55573ea7a5a0 <e135507#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2: COND 0x55573ea7aa50 <e73032> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1: AND 0x55573ebf90e0 <e127501> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:1: CONST 0x55573ebf8e50 <e127493> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2: CCAST 0x55573ec4bf80 <e135521#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55573ea7abe0 <e135516#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:2: VARREF 0x55573ea7b090 <e72937> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3: COND 0x55573ea7b1e0 <e72938> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1: AND 0x55573eb0b520 <e104668> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55573eb0b290 <e104664> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec4c120 <e135531#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573ea7b370 <e135525#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:2: VARREF 0x55573ea7b820 <e72921> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3: SHIFTR 0x55573ea7b970 <e127480> {r20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:1: VARREF 0x55573ea7ba30 <e39704> {r20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:2: CONST 0x55573ea7bb80 <e39714> {r20} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:3:3:3:1:3:3: COND 0x55573ea7bd30 <e73033> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1: AND 0x55573ebf97a0 <e127550> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:1: CONST 0x55573ebf9510 <e127542> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2: CCAST 0x55573ec4c2c0 <e135540#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2:1: VARREF 0x55573ea7bec0 <e135535#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2: COND 0x55573ea7c370 <e73016> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1: AND 0x55573eab0d90 <e104698> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:1: CONST 0x55573eb0b930 <e104694> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2: CCAST 0x55573ec4c460 <e135550#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2:1: VARREF 0x55573ea7c500 <e135544#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:2: VARREF 0x55573ea7c9b0 <e72967> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3: SHIFTR 0x55573ea7cb00 <e127529> {r19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:1: VARREF 0x55573ea7cbc0 <e39689> {r19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:2: CONST 0x55573ea7cd10 <e39699> {r19} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:3:3:3:1:3:3:3: VARREF 0x55573ea7cec0 <e73017> {r18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55573ea7d010 <e39734> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55573ea7d170 <e113657> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: OR 0x55573ec33390 <e133517> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55573ec33450 <e127611> {r24} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55573ec33510 <e127619> {r24} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:3:3:1:1:2: SHIFTL 0x55573ec336a0 <e127610> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: NEGATE 0x55573ec33760 <e127607> {r24} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1: CCAST 0x55573ec4c600 <e135559#> {r24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1: AND 0x55573ec33820 <e135554#> {r24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:1: CONST 0x55573ec338e0 <e104749> {r24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2: SHIFTR 0x55573ec33a90 <e117068> {r24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:1: VARREF 0x55573ec33b50 <e117059> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:2: CONST 0x55573ec33c70 <e117060> {r24} @dt=0x55573eab0b30@(G/swu32/5)  5'h7
    1:2:3:3:2:3:3:3:3:3:1:1:2:2: CONST 0x55573ec33e20 <e127608> {r24} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:2: AND 0x55573ec33fd0 <e117116> {r24} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:3:3:1:2:1: CONST 0x55573ec34090 <e104777> {r24} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55573ec34240 <e127627> {r24} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55573ea7e080 <e39772> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:3: ASSIGN 0x55573ea7e1e0 <e74434> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1: VARREF 0x55573ea7e2a0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:3:2: VARREF 0x55573ea7e3f0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3: ASSIGN 0x55573ea7e550 <e74435> {r64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1: VARREF 0x55573ea7e610 <e40119> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2: VARREF 0x55573ea7e770 <e40120> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: COMMENT 0x55573eae04f0 <e96102> {f23}  ALWAYS
    1:2:3: ASSIGN 0x55573e9d21a0 <e104863> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: AND 0x55573eb15b20 <e104876> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55573eb158b0 <e104872> {f24} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55573ebaa390 <e117134> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55573e9d2330 <e117125> {f24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55573e9d2480 <e117126> {f24} @dt=0x55573eab0b30@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55573e9d27e0 <e104862> {f24} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55573e9d2900 <e104880> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: AND 0x55573eb15e70 <e104893> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CONST 0x55573eb15be0 <e104889> {f25} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x55573ebaa530 <e117150> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x55573e9d2a90 <e117141> {f25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55573e9d2be0 <e117142> {f25} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e9d2f40 <e104879> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x55573e9d3060 <e104897> {f26} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: AND 0x55573eb161c0 <e104910> {f26} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55573eb15f30 <e104906> {f26} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55573e9d31f0 <e127744> {f26} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55573e9d36a0 <e104896> {f26} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55573e9d37c0 <e63234> {f27}
    1:2:3:1: AND 0x55573ec00db0 <e128266> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec00b20 <e128258> {f27} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec4c7a0 <e135568#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573e9d3960 <e135563#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x55573e9d3e20 <e63197> {f27}
    1:2:3:2:1: AND 0x55573ebfd310 <e127888> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ebfd080 <e127880> {f27} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec4c940 <e135577#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573e9d3fc0 <e135572#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x55573e9d4480 <e104917> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d4540 <e104915> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d46f0 <e104916> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d4850 <e104920> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d4910 <e104918> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d4ac0 <e104919> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d4c20 <e104923> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d4ce0 <e104921> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d4e90 <e104922> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d4fe0 <e104926> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55573e9d50a0 <e104924> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55573e9d5250 <e104925> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d53a0 <e104929> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55573e9d5460 <e104927> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55573e9d5610 <e104928> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d5770 <e104932> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d5830 <e104930> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d59e0 <e104931> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d5b30 <e104935> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d5bf0 <e104933> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d5da0 <e104934> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d5f00 <e104938> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d5fc0 <e104936> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d6170 <e104937> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d62d0 <e104941> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x55573e9d6390 <e104939> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x55573e9d6540 <e104940> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d6690 <e104944> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d6750 <e104942> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d6900 <e104943> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d6a20 <e104947> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d6ae0 <e104945> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d6c90 <e104946> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e9d6de0 <e104950> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e9d6ea0 <e104948> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e9d7050 <e104949> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x55573e9d71a0 <e63164> {f27}
    1:2:3:2:3:1: AND 0x55573ebfcee0 <e127866> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1: CONST 0x55573ebfcc50 <e127858> {f27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:3:1:2: CCAST 0x55573ec4cae0 <e135586#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1: VARREF 0x55573e9d7340 <e135581#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x55573e9d7800 <e63131> {f27}
    1:2:3:2:3:2:1: AND 0x55573ebfc250 <e127793> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x55573ebfbfc0 <e127785> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: CCAST 0x55573ec4cc80 <e135595#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:2:1:2:1: VARREF 0x55573e9d79a0 <e135590#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9d7e60 <e104957> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9d7f20 <e104955> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9d80d0 <e104956> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9d8230 <e104960> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9d82f0 <e104958> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9d84a0 <e104959> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9d8600 <e104963> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9d86c0 <e104961> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9d8870 <e104962> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9d89c0 <e104966> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55573e9d8a80 <e104964> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9d8c30 <e104965> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9d8d80 <e104969> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55573e9d8e40 <e104967> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9d8ff0 <e104968> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e951bb0 <e104972> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ebad0 <e104970> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ebc40 <e104971> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ebd60 <e104975> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ebe20 <e104973> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ebf90 <e104974> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ec0b0 <e104978> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ec170 <e104976> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ec2e0 <e104977> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ec400 <e104981> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ec4c0 <e104979> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ec630 <e104980> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ec750 <e104984> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ec810 <e104982> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ec980 <e104983> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ecaa0 <e104987> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9ecb60 <e104985> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9eccd0 <e104986> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e9ecdf0 <e104990> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e9eceb0 <e104988> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e9ed020 <e104989> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x55573e9ed140 <e63098> {f27}
    1:2:3:2:3:2:3:1: AND 0x55573ebfbe20 <e127771> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x55573ebfbb90 <e127763> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: CCAST 0x55573ec4ce20 <e135604#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:2:3:1:2:1: VARREF 0x55573e9ed2e0 <e135599#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x55573e9ed6e0 <e63065> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x55573eb16510 <e105079> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x55573eb16280 <e105075> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: CCAST 0x55573ec4cfc0 <e135614#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x55573e9ed880 <e135608#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9edc80 <e104997> {f349} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9edd40 <e104995> {f349} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9edeb0 <e104996> {f349} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9edfd0 <e105000> {f350} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ee090 <e104998> {f350} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ee200 <e104999> {f350} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ee320 <e105003> {f351} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ee3e0 <e105001> {f351} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ee550 <e105002> {f351} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ee670 <e105006> {f352} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ee730 <e105004> {f352} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ee8a0 <e105005> {f352} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ee9c0 <e105009> {f353} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9eea80 <e105007> {f353} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9eebf0 <e105008> {f353} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9eed10 <e105012> {f354} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9eedd0 <e105010> {f354} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9eef40 <e105011> {f354} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ef060 <e105015> {f355} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ef120 <e105013> {f355} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ef290 <e105014> {f355} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ef3b0 <e105018> {f356} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ef470 <e105016> {f355} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ef5e0 <e105017> {f356} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9ef700 <e105021> {f357} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9ef7c0 <e105019> {f357} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9ef930 <e105020> {f357} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9efa50 <e105024> {f358} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9efb10 <e105022> {f358} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9efc80 <e105023> {f358} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9efda0 <e105027> {f359} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9efe60 <e105025> {f359} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9effd0 <e105026> {f359} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e9f00f0 <e105030> {f360} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e9f01b0 <e105028> {f360} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e9f0320 <e105029> {f360} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f0440 <e105033> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f0500 <e105031> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f0670 <e105032> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f0790 <e105036> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f0850 <e105034> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f09c0 <e105035> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f0ae0 <e105039> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f0ba0 <e105037> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f0d10 <e105038> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f0e30 <e105042> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f0ef0 <e105040> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f1060 <e105041> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f1180 <e105045> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f1240 <e105043> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f13b0 <e105044> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f14d0 <e105048> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f1590 <e105046> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f1700 <e105047> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f1820 <e105051> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f18e0 <e105049> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f1a50 <e105050> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f1b70 <e105054> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f1c30 <e105052> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f1da0 <e105053> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f1ec0 <e105057> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f1f80 <e105055> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f20f0 <e105056> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f2210 <e105060> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f22d0 <e105058> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f2440 <e105059> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f2560 <e105063> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f2620 <e105061> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f2790 <e105062> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e9f28b0 <e105066> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e9f2970 <e105064> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e9f2ae0 <e105065> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f2c00 <e105082> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f2cc0 <e105080> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f2e30 <e105081> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f2f50 <e105085> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f3010 <e105083> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f3180 <e105084> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f32a0 <e105088> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f3360 <e105086> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f34d0 <e105087> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f35f0 <e105091> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f36b0 <e105089> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f3820 <e105090> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f3940 <e105094> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f3a00 <e105092> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f3b70 <e105093> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f3c90 <e105097> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f3d50 <e105095> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f3ec0 <e105096> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f3fe0 <e105100> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f40a0 <e105098> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f4210 <e105099> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f4330 <e105103> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f43f0 <e105101> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f4560 <e105102> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f4680 <e105106> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f4740 <e105104> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f48b0 <e105105> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f49d0 <e105109> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f4a90 <e105107> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f4c00 <e105108> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f4d20 <e105112> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f4de0 <e105110> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f4f50 <e105111> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e9f5070 <e105115> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e9f5130 <e105113> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e9f52a0 <e105114> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x55573e9f53c0 <e63032> {f27}
    1:2:3:2:3:3:1: AND 0x55573ebfcab0 <e127844> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x55573ebfc820 <e127836> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: CCAST 0x55573ec4d160 <e135623#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:3:1:2:1: VARREF 0x55573e9f5560 <e135618#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: IF 0x55573e9f5960 <e62999> {f27}
    1:2:3:2:3:3:2:1: AND 0x55573ebfc680 <e127822> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:2:1:1: CONST 0x55573ebfc3f0 <e127814> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:3:2:1:2: CCAST 0x55573ec4d300 <e135632#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:3:2:1:2:1: VARREF 0x55573e9f5b00 <e135627#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f5f00 <e105148> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f5fc0 <e105146> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f6130 <e105147> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f6250 <e105151> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f6310 <e105149> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f6480 <e105150> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f65a0 <e105154> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f6660 <e105152> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f67d0 <e105153> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f68f0 <e105157> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f69b0 <e105155> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f6b20 <e105156> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f6c40 <e105160> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f6d00 <e105158> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f6e70 <e105159> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f6f90 <e105163> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f7050 <e105161> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f71c0 <e105162> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f72e0 <e105166> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f73a0 <e105164> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f7510 <e105165> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f7630 <e105169> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f76f0 <e105167> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f7860 <e105168> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f7980 <e105172> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f7a40 <e105170> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f7bb0 <e105171> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f7cd0 <e105175> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f7d90 <e105173> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f7f00 <e105174> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f8020 <e105178> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f80e0 <e105176> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f8250 <e105177> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e9f8370 <e105181> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e9f8430 <e105179> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e9f85a0 <e105180> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3: IF 0x55573e9f86c0 <e62966> {f27}
    1:2:3:2:3:3:2:3:1: AND 0x55573eb1d790 <e105268> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:3:2:3:1:1: CONST 0x55573eb1d500 <e105264> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:3:2:3:1:2: CCAST 0x55573ec4d4a0 <e135642#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:3:2:3:1:2:1: VARREF 0x55573e9f8860 <e135636#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f8c60 <e105186> {f332} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f8d20 <e105184> {f332} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f8e90 <e105185> {f332} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f8fb0 <e105189> {f333} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f9070 <e105187> {f333} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f91e0 <e105188> {f333} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f9300 <e105192> {f334} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f93c0 <e105190> {f334} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f9530 <e105191> {f334} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f9650 <e105195> {f335} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f9710 <e105193> {f335} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f9880 <e105194> {f335} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f99a0 <e105198> {f336} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f9a60 <e105196> {f336} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f9bd0 <e105197> {f336} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9f9cf0 <e105201> {f337} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9f9db0 <e105199> {f337} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9f9f20 <e105200> {f337} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9fa040 <e105204> {f338} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9fa100 <e105202> {f338} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fa270 <e105203> {f338} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9fa390 <e105207> {f339} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9fa450 <e105205> {f338} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fa5c0 <e105206> {f339} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9fa6e0 <e105210> {f340} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9fa7a0 <e105208> {f340} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fa910 <e105209> {f340} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9faa30 <e105213> {f341} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9faaf0 <e105211> {f341} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fac60 <e105212> {f341} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9fad80 <e105216> {f342} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9fae40 <e105214> {f342} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fafb0 <e105215> {f342} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e9fb0d0 <e105219> {f343} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e9fb190 <e105217> {f343} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e9fb300 <e105218> {f343} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fb420 <e105222> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fb4e0 <e105220> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fb650 <e105221> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fb770 <e105225> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fb830 <e105223> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fb9a0 <e105224> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fbac0 <e105228> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fbb80 <e105226> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fbcf0 <e105227> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fbe10 <e105231> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fbed0 <e105229> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fc040 <e105230> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fc160 <e105234> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fc220 <e105232> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fc390 <e105233> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fc4b0 <e105237> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fc570 <e105235> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fc6e0 <e105236> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fc800 <e105240> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fc8c0 <e105238> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fca30 <e105239> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fcb50 <e105243> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fcc10 <e105241> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fcd80 <e105242> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fcea0 <e105246> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fcf60 <e105244> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fd0d0 <e105245> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fd1f0 <e105249> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fd2b0 <e105247> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fd420 <e105248> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fd540 <e105252> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fd600 <e105250> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fd770 <e105251> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e9fd890 <e105255> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e9fd950 <e105253> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e9fdac0 <e105254> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fdbe0 <e105284> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fdca0 <e105282> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9fde10 <e105283> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fdf30 <e105287> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fdff0 <e105285> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9fe160 <e105286> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fe280 <e105290> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fe340 <e105288> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9fe4b0 <e105289> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fe5d0 <e105293> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fe690 <e105291> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9fe800 <e105292> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fe920 <e105296> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fe9e0 <e105294> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9feb50 <e105295> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fec70 <e105299> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9fed30 <e105297> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9feea0 <e105298> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9fefc0 <e105302> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9ff080 <e105300> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9ff1f0 <e105301> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9ff310 <e105305> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9ff3d0 <e105303> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9ff540 <e105304> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9ff660 <e105308> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:3:1: CONST 0x55573e9ff720 <e105306> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9ff890 <e105307> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9ff9b0 <e105311> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9ffa70 <e105309> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9ffbe0 <e105310> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e9ffd00 <e105314> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e9ffdc0 <e105312> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e9fff30 <e105313> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573ea00050 <e105317> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573ea00110 <e105315> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573ea00280 <e105316> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3: IF 0x55573ea003a0 <e62933> {f27}
    1:2:3:3:1: AND 0x55573ec00980 <e128244> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec006f0 <e128236> {f27} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec4d640 <e135651#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573ea00540 <e135646#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55573ea00940 <e105361> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea00a00 <e105359> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea00b70 <e105360> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea00c90 <e105364> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea00d50 <e105362> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea00ec0 <e105363> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea00fe0 <e105367> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea010a0 <e105365> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea01210 <e105366> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea01330 <e105370> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55573ea013f0 <e105368> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55573ea01560 <e105369> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea01680 <e105373> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55573ea01740 <e105371> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55573ea018b0 <e105372> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea019d0 <e105376> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea01a90 <e105374> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea01c00 <e105375> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea01d20 <e105379> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea01de0 <e105377> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea01f50 <e105378> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea02070 <e105382> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea02130 <e105380> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea022a0 <e105381> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea023c0 <e105385> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55573ea02480 <e105383> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x55573ea025f0 <e105384> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea02710 <e105388> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea027d0 <e105386> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea02940 <e105387> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea02a60 <e105391> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea02b20 <e105389> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea02c90 <e105390> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55573ea02db0 <e105394> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573ea02e70 <e105392> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573ea02fe0 <e105393> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x55573ea03100 <e62900> {f27}
    1:2:3:3:3:1: AND 0x55573ec00550 <e128222> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55573ec002c0 <e128214> {f27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:1:2: CCAST 0x55573ec4d7e0 <e135660#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55573ea032a0 <e135655#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x55573ea036a0 <e62867> {f27}
    1:2:3:3:3:2:1: AND 0x55573ebfdfa0 <e127982> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x55573ebfdd10 <e127974> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: CCAST 0x55573ec4d980 <e135669#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:1:2:1: VARREF 0x55573ea03840 <e135664#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x55573ea03c40 <e62834> {f27}
    1:2:3:3:3:2:2:1: AND 0x55573ebfd740 <e127924> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x55573ebfd4b0 <e127916> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: CCAST 0x55573ec4db20 <e135678#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:2:1:2:1: VARREF 0x55573ea03de0 <e135673#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x55573ea041e0 <e62801> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x55573eb1e820 <e105487> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x55573eb1e590 <e105483> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: CCAST 0x55573ec4dcc0 <e135688#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x55573ea04380 <e135682#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea04780 <e105405> {f265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea04840 <e105403> {f265} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea049b0 <e105404> {f265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea04ad0 <e105408> {f266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea04b90 <e105406> {f266} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea04d00 <e105407> {f266} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea04e20 <e105411> {f267} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea04ee0 <e105409> {f267} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea05050 <e105410> {f267} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea05170 <e105414> {f268} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea05230 <e105412> {f268} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea053a0 <e105413> {f268} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea054c0 <e105417> {f269} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea05580 <e105415> {f269} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea056f0 <e105416> {f269} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea05810 <e105420> {f270} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea058d0 <e105418> {f270} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea05a40 <e105419> {f270} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea05b60 <e105423> {f271} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea05c20 <e105421> {f271} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea05d90 <e105422> {f271} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea05eb0 <e105426> {f272} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea05f70 <e105424> {f271} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea060e0 <e105425> {f272} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea06200 <e105429> {f273} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea062c0 <e105427> {f273} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea06430 <e105428> {f273} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea06550 <e105432> {f274} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea06610 <e105430> {f274} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea06780 <e105431> {f274} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea068a0 <e105435> {f275} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea06960 <e105433> {f275} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea06ad0 <e105434> {f275} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573ea06bf0 <e105438> {f276} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573ea06cb0 <e105436> {f276} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573ea06e20 <e105437> {f276} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea06f40 <e105441> {f251} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea07000 <e105439> {f251} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea07170 <e105440> {f251} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea07290 <e105444> {f252} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea07350 <e105442> {f252} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea074c0 <e105443> {f252} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea075e0 <e105447> {f253} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea076a0 <e105445> {f253} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea07810 <e105446> {f253} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea07930 <e105450> {f254} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea079f0 <e105448> {f254} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea07b60 <e105449> {f254} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea07c80 <e105453> {f255} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea07d40 <e105451> {f255} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea07eb0 <e105452> {f255} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea07fd0 <e105456> {f256} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea08090 <e105454> {f256} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea08200 <e105455> {f256} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea08320 <e105459> {f257} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea083e0 <e105457> {f257} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea08550 <e105458> {f257} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea08670 <e105462> {f258} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea08730 <e105460> {f257} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea088a0 <e105461> {f258} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea089c0 <e105465> {f259} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea08a80 <e105463> {f259} @dt=0x55573ead81e0@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea08bf0 <e105464> {f259} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea08d10 <e105468> {f260} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea08dd0 <e105466> {f260} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea08f40 <e105467> {f260} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea09060 <e105471> {f261} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea09120 <e105469> {f261} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea09290 <e105470> {f261} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573ea093b0 <e105474> {f262} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573ea09470 <e105472> {f262} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573ea095e0 <e105473> {f262} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x55573ea09700 <e62768> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x55573eb1eb70 <e105574> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x55573eb1e8e0 <e105570> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: CCAST 0x55573ec4de60 <e135698#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:2:3:1:2:1: VARREF 0x55573ea098a0 <e135692#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea09ca0 <e105492> {f237} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea09d60 <e105490> {f237} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea09ed0 <e105491> {f237} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea09ff0 <e105495> {f238} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0a0b0 <e105493> {f238} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0a220 <e105494> {f238} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0a340 <e105498> {f239} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0a400 <e105496> {f239} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0a570 <e105497> {f239} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0a690 <e105501> {f240} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0a750 <e105499> {f240} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0a8c0 <e105500> {f240} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0a9e0 <e105504> {f241} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0aaa0 <e105502> {f241} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0ac10 <e105503> {f241} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0ad30 <e105507> {f242} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0adf0 <e105505> {f242} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0af60 <e105506> {f242} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0b080 <e105510> {f243} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0b140 <e105508> {f243} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0b2b0 <e105509> {f243} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0b3d0 <e105513> {f244} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0b490 <e105511> {f243} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0b600 <e105512> {f244} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0b720 <e105516> {f245} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0b7e0 <e105514> {f245} @dt=0x55573ead81e0@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0b950 <e105515> {f245} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0ba70 <e105519> {f246} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0bb30 <e105517> {f246} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0bca0 <e105518> {f246} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0bdc0 <e105522> {f247} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0be80 <e105520> {f247} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0bff0 <e105521> {f247} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573ea0c110 <e105525> {f248} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573ea0c1d0 <e105523> {f248} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573ea0c340 <e105524> {f248} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0c460 <e105528> {f223} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0c520 <e105526> {f223} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0c690 <e105527> {f223} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0c7b0 <e105531> {f224} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0c870 <e105529> {f224} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0c9e0 <e105530> {f224} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0cb00 <e105534> {f225} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0cbc0 <e105532> {f225} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0cd30 <e105533> {f225} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0ce50 <e105537> {f226} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0cf10 <e105535> {f226} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0d080 <e105536> {f226} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0d1a0 <e105540> {f227} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0d260 <e105538> {f227} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0d3d0 <e105539> {f227} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0d4f0 <e105543> {f228} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0d5b0 <e105541> {f228} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0d720 <e105542> {f228} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0d840 <e105546> {f229} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0d900 <e105544> {f229} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0da70 <e105545> {f229} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0db90 <e105549> {f230} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0dc50 <e105547> {f229} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0ddc0 <e105548> {f230} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0dee0 <e105552> {f231} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0dfa0 <e105550> {f231} @dt=0x55573ead81e0@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0e110 <e105551> {f231} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0e230 <e105555> {f232} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0e2f0 <e105553> {f232} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0e460 <e105554> {f232} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0e580 <e105558> {f233} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0e640 <e105556> {f233} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0e7b0 <e105557> {f233} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573ea0e8d0 <e105561> {f234} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573ea0e990 <e105559> {f234} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573ea0eb00 <e105560> {f234} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x55573ea0ec20 <e62735> {f27}
    1:2:3:3:3:2:3:1: AND 0x55573ebfdb70 <e127960> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x55573ebfd8e0 <e127952> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: CCAST 0x55573ec4e000 <e135707#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:3:1:2:1: VARREF 0x55573ea0edc0 <e135702#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x55573ea0f1c0 <e62702> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x55573eb1f210 <e105676> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x55573eb1ef80 <e105672> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: CCAST 0x55573ec4e1a0 <e135717#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:3:2:1:2:1: VARREF 0x55573ea0f360 <e135711#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea0f760 <e105594> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea0f820 <e105592> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea0f990 <e105593> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea0fab0 <e105597> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea0fb70 <e105595> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea0fce0 <e105596> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea0fe00 <e105600> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea0fec0 <e105598> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea10030 <e105599> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea10150 <e105603> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea10210 <e105601> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea10380 <e105602> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea104a0 <e105606> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea10560 <e105604> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea106d0 <e105605> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea107f0 <e105609> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea108b0 <e105607> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea10a20 <e105608> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea10b40 <e105612> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea10c00 <e105610> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea10d70 <e105611> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea10e90 <e105615> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea10f50 <e105613> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea110c0 <e105614> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea111e0 <e105618> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea112a0 <e105616> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea11410 <e105617> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea11530 <e105621> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea115f0 <e105619> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea11760 <e105620> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea11880 <e105624> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea11940 <e105622> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea11ab0 <e105623> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573ea11bd0 <e105627> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573ea11c90 <e105625> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573ea11e00 <e105626> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea11f20 <e105630> {f194} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea11fe0 <e105628> {f194} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea12150 <e105629> {f194} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea12270 <e105633> {f195} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea12330 <e105631> {f195} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea124a0 <e105632> {f195} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea125c0 <e105636> {f196} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea12680 <e105634> {f196} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea127f0 <e105635> {f196} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea12910 <e105639> {f197} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea129d0 <e105637> {f197} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea12b40 <e105638> {f197} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea12c60 <e105642> {f198} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea12d20 <e105640> {f198} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea12e90 <e105641> {f198} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea12fb0 <e105645> {f199} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea13070 <e105643> {f199} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea131e0 <e105644> {f199} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea13300 <e105648> {f200} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea133c0 <e105646> {f200} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea13530 <e105647> {f200} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea13650 <e105651> {f201} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea13710 <e105649> {f200} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea13880 <e105650> {f201} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea139a0 <e105654> {f202} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea13a60 <e105652> {f202} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea13bd0 <e105653> {f202} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea13cf0 <e105657> {f203} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea13db0 <e105655> {f203} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea13f20 <e105656> {f203} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea14040 <e105660> {f204} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea14100 <e105658> {f204} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea14270 <e105659> {f204} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573ea14390 <e105663> {f205} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573ea14450 <e105661> {f205} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573ea145c0 <e105662> {f205} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x55573ea146e0 <e62669> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x55573eb1f560 <e105763> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x55573eb1f2d0 <e105759> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: CCAST 0x55573ec4e340 <e135727#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x55573ea14880 <e135721#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea14c80 <e105681> {f179} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea14d40 <e105679> {f179} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea14eb0 <e105680> {f179} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea14fd0 <e105684> {f180} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea15090 <e105682> {f180} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea15200 <e105683> {f180} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea15320 <e105687> {f181} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea153e0 <e105685> {f181} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea15550 <e105686> {f181} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea15670 <e105690> {f182} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea15730 <e105688> {f182} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea158a0 <e105689> {f182} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea159c0 <e105693> {f183} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea15a80 <e105691> {f183} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea15bf0 <e105692> {f183} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea15d10 <e105696> {f184} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea15dd0 <e105694> {f184} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea15f40 <e105695> {f184} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea16060 <e105699> {f185} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea16120 <e105697> {f185} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea16290 <e105698> {f185} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea163b0 <e105702> {f186} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea16470 <e105700> {f185} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea165e0 <e105701> {f186} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea16700 <e105705> {f187} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea167c0 <e105703> {f187} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea16930 <e105704> {f187} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea16a50 <e105708> {f188} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea16b10 <e105706> {f188} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea16c80 <e105707> {f188} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea16da0 <e105711> {f189} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea16e60 <e105709> {f189} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea16fd0 <e105710> {f189} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573ea170f0 <e105714> {f190} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573ea171b0 <e105712> {f190} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573ea17320 <e105713> {f190} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea17440 <e105717> {f164} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea17500 <e105715> {f164} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea17670 <e105716> {f164} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea17790 <e105720> {f165} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea17850 <e105718> {f165} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea179c0 <e105719> {f165} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea17ae0 <e105723> {f166} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea17ba0 <e105721> {f166} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea17d10 <e105722> {f166} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea17e30 <e105726> {f167} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea17ef0 <e105724> {f167} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea18060 <e105725> {f167} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea18180 <e105729> {f168} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea18240 <e105727> {f168} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea183b0 <e105728> {f168} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea184d0 <e105732> {f169} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea18590 <e105730> {f169} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea18700 <e105731> {f169} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea18820 <e105735> {f170} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea188e0 <e105733> {f170} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea18a50 <e105734> {f170} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea18b70 <e105738> {f171} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea18c30 <e105736> {f170} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea18da0 <e105737> {f171} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea18ec0 <e105741> {f172} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea18f80 <e105739> {f172} @dt=0x55573ead81e0@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea190f0 <e105740> {f172} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea19210 <e105744> {f173} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea192d0 <e105742> {f173} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea19440 <e105743> {f173} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea19560 <e105747> {f174} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea19620 <e105745> {f174} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea19790 <e105746> {f174} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573ea198b0 <e105750> {f175} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573ea19970 <e105748> {f175} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573ea19ae0 <e105749> {f175} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x55573ea19c00 <e62636> {f27}
    1:2:3:3:3:3:1: AND 0x55573ec00120 <e128200> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55573ebffe90 <e128192> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: CCAST 0x55573ec4e4e0 <e135736#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:1:2:1: VARREF 0x55573ea19da0 <e135731#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x55573ea1a1a0 <e62603> {f27}
    1:2:3:3:3:3:2:1: AND 0x55573ebfe3d0 <e128018> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x55573ebfe140 <e128010> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: CCAST 0x55573ec4e680 <e135745#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:2:1:2:1: VARREF 0x55573ea1a340 <e135740#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x55573ea1a740 <e62570> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x55573eb1ff50 <e105880> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x55573eb1fcc0 <e105876> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: CCAST 0x55573ec4e820 <e135755#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x55573ea1a8e0 <e135749#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1ace0 <e105798> {f149} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1ada0 <e105796> {f149} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1af10 <e105797> {f149} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1b030 <e105801> {f150} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1b0f0 <e105799> {f150} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1b260 <e105800> {f150} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1b380 <e105804> {f151} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1b440 <e105802> {f151} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1b5b0 <e105803> {f151} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1b6d0 <e105807> {f152} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1b790 <e105805> {f152} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1b900 <e105806> {f152} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1ba20 <e105810> {f153} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1bae0 <e105808> {f153} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1bc50 <e105809> {f153} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1bd70 <e105813> {f154} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1be30 <e105811> {f154} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1bfa0 <e105812> {f154} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1c0c0 <e105816> {f155} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1c180 <e105814> {f155} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1c2f0 <e105815> {f155} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1c410 <e105819> {f156} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1c4d0 <e105817> {f155} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1c640 <e105818> {f156} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1c760 <e105822> {f157} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1c820 <e105820> {f157} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1c990 <e105821> {f157} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1cab0 <e105825> {f158} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1cb70 <e105823> {f158} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1cce0 <e105824> {f158} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1ce00 <e105828> {f159} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1cec0 <e105826> {f159} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1d030 <e105827> {f159} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573ea1d150 <e105831> {f160} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573ea1d210 <e105829> {f160} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573ea1d380 <e105830> {f160} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1d4a0 <e105834> {f135} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1d560 <e105832> {f135} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1d6d0 <e105833> {f135} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1d7f0 <e105837> {f136} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1d8b0 <e105835> {f136} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1da20 <e105836> {f136} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1db40 <e105840> {f137} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1dc00 <e105838> {f137} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1dd70 <e105839> {f137} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1de90 <e105843> {f138} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1df50 <e105841> {f138} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1e0c0 <e105842> {f138} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1e1e0 <e105846> {f139} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1e2a0 <e105844> {f139} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1e410 <e105845> {f139} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1e530 <e105849> {f140} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1e5f0 <e105847> {f140} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1e760 <e105848> {f140} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1e880 <e105852> {f141} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1e940 <e105850> {f141} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1eab0 <e105851> {f141} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1ebd0 <e105855> {f142} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1ec90 <e105853> {f141} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1ee00 <e105854> {f142} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1ef20 <e105858> {f143} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1efe0 <e105856> {f143} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1f150 <e105857> {f143} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1f270 <e105861> {f144} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1f330 <e105859> {f144} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1f4a0 <e105860> {f144} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1f5c0 <e105864> {f145} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1f680 <e105862> {f145} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1f7f0 <e105863> {f145} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573ea1f910 <e105867> {f146} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573ea1f9d0 <e105865> {f146} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573ea1fb40 <e105866> {f146} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55573ea1fc60 <e62537> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x55573eb40860 <e105967> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x55573eb20010 <e105963> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: CCAST 0x55573ec4e9c0 <e135765#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x55573ea1fe00 <e135759#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea20200 <e105885> {f119} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea202c0 <e105883> {f119} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea20430 <e105884> {f119} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea20550 <e105888> {f120} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea20610 <e105886> {f120} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea20780 <e105887> {f120} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea208a0 <e105891> {f121} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea20960 <e105889> {f121} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea20ad0 <e105890> {f121} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea20bf0 <e105894> {f122} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea20cb0 <e105892> {f122} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea20e20 <e105893> {f122} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea20f40 <e105897> {f123} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea21000 <e105895> {f123} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea21170 <e105896> {f123} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea21290 <e105900> {f124} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea21350 <e105898> {f124} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea214c0 <e105899> {f124} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea215e0 <e105903> {f125} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea216a0 <e105901> {f125} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea21810 <e105902> {f125} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea21930 <e105906> {f126} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea219f0 <e105904> {f125} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea21b60 <e105905> {f126} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea21c80 <e105909> {f127} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea21d40 <e105907> {f127} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea21eb0 <e105908> {f127} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea21fd0 <e105912> {f128} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea22090 <e105910> {f128} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea22200 <e105911> {f128} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea22320 <e105915> {f129} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea223e0 <e105913> {f129} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea22550 <e105914> {f129} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573ea22670 <e105918> {f130} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573ea22730 <e105916> {f130} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573ea228a0 <e105917> {f130} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea229c0 <e105921> {f104} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea22a80 <e105919> {f104} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea22bf0 <e105920> {f104} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea22d10 <e105924> {f105} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea22dd0 <e105922> {f105} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea22f40 <e105923> {f105} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea23060 <e105927> {f106} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea23120 <e105925> {f106} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea23290 <e105926> {f106} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea233b0 <e105930> {f107} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea23470 <e105928> {f107} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea235e0 <e105929> {f107} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea23700 <e105933> {f108} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea237c0 <e105931> {f108} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea23930 <e105932> {f108} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea23a50 <e105936> {f109} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea23b10 <e105934> {f109} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea23c80 <e105935> {f109} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea23da0 <e105939> {f110} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea23e60 <e105937> {f110} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea23fd0 <e105938> {f110} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea240f0 <e105942> {f111} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea241b0 <e105940> {f110} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea24320 <e105941> {f111} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea24440 <e105945> {f112} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea24500 <e105943> {f112} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea246b0 <e105944> {f112} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea24800 <e105948> {f113} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea248c0 <e105946> {f113} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea24a70 <e105947> {f113} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea24be0 <e105951> {f114} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea24ca0 <e105949> {f114} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea24e50 <e105950> {f114} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573ea24fa0 <e105954> {f115} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573ea25060 <e105952> {f115} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573ea25210 <e105953> {f115} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x55573ea25360 <e62504> {f27}
    1:2:3:3:3:3:3:1: AND 0x55573ebffcf0 <e128178> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55573ebffa60 <e128170> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: CCAST 0x55573ec4eb60 <e135774#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:1:2:1: VARREF 0x55573ea25500 <e135769#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x55573ea259c0 <e62471> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x55573eb40e80 <e106069> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x55573eb40c30 <e106065> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: CCAST 0x55573ec4ed00 <e135784#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:2:1:2:1: VARREF 0x55573ea25b60 <e135778#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea26020 <e105987> {f90} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea260e0 <e105985> {f90} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea26290 <e105986> {f90} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea263f0 <e105990> {f91} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea264b0 <e105988> {f91} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea26660 <e105989> {f91} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea267c0 <e105993> {f92} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea26880 <e105991> {f92} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea26a30 <e105992> {f92} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea26b80 <e105996> {f93} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea26c40 <e105994> {f93} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea26df0 <e105995> {f93} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea26f40 <e105999> {f94} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea27000 <e105997> {f94} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea271b0 <e105998> {f94} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea27310 <e106002> {f95} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea273d0 <e106000> {f95} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea27580 <e106001> {f95} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea276d0 <e106005> {f96} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea27790 <e106003> {f96} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea27940 <e106004> {f96} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea27aa0 <e106008> {f97} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea27b60 <e106006> {f96} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea27d10 <e106007> {f97} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea27e70 <e106011> {f98} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea27f30 <e106009> {f98} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea280e0 <e106010> {f98} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea28230 <e106014> {f99} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea282f0 <e106012> {f99} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea284a0 <e106013> {f99} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea28610 <e106017> {f100} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea286d0 <e106015> {f100} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea28880 <e106016> {f100} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573ea289d0 <e106020> {f101} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573ea28a90 <e106018> {f101} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573ea28c40 <e106019> {f101} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea28d90 <e106023> {f76} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea28e50 <e106021> {f76} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea29000 <e106022> {f76} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea29160 <e106026> {f77} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea29220 <e106024> {f77} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea293d0 <e106025> {f77} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea29530 <e106029> {f78} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea295f0 <e106027> {f78} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea297a0 <e106028> {f78} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea298f0 <e106032> {f79} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea299b0 <e106030> {f79} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea29b60 <e106031> {f79} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea29cb0 <e106035> {f80} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea29d70 <e106033> {f80} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea29f20 <e106034> {f80} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2a080 <e106038> {f81} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2a140 <e106036> {f81} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2a2f0 <e106037> {f81} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2a440 <e106041> {f82} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2a500 <e106039> {f82} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2a6b0 <e106040> {f82} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2a810 <e106044> {f83} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2a8d0 <e106042> {f82} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2aa80 <e106043> {f83} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2abe0 <e106047> {f84} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2aca0 <e106045> {f84} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2ae50 <e106046> {f84} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2afa0 <e106050> {f85} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2b060 <e106048> {f85} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2b210 <e106049> {f85} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2b380 <e106053> {f86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2b440 <e106051> {f86} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2b5f0 <e106052> {f86} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573ea2b740 <e106056> {f87} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573ea2b800 <e106054> {f87} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573ea2b9b0 <e106055> {f87} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55573ea2bb00 <e62438> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x55573eb42700 <e106329> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55573eb424b0 <e106325> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: CCAST 0x55573ec4eea0 <e135794#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x55573ea2bca0 <e135788#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2c160 <e106080> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x55573ea2c220 <e106078> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55573ea2c2e0 <e106074> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55573ea2c3a0 <e106072> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: CCAST 0x55573ec4f040 <e135803#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:1:2:1: VARREF 0x55573ea2c550 <e135798#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55573ea2c6b0 <e106077> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55573ea2c770 <e106075> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: CCAST 0x55573ec4f1e0 <e135812#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:2:2:1: VARREF 0x55573ea2c920 <e135807#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2ca80 <e106079> {f60} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2cbe0 <e106083> {f61} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2cca0 <e106081> {f61} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2ce50 <e106082> {f61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2cfb0 <e106086> {f62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2d070 <e106084> {f62} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2d220 <e106085> {f62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2d370 <e106089> {f63} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2d430 <e106087> {f63} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2d5e0 <e106088> {f63} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2d730 <e106092> {f64} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2d7f0 <e106090> {f64} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2d9a0 <e106091> {f64} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2db00 <e106095> {f65} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2dbc0 <e106093> {f65} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2dd70 <e106094> {f65} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2dec0 <e106098> {f66} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2df80 <e106096> {f66} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2e130 <e106097> {f66} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2e290 <e106101> {f67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2e350 <e106099> {f66} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2e500 <e106100> {f67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2e660 <e106104> {f68} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2e720 <e106102> {f68} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2e8d0 <e106103> {f68} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2ea20 <e106107> {f69} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2eae0 <e106105> {f69} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2ec90 <e106106> {f69} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2ee00 <e106110> {f70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2eec0 <e106108> {f70} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2f070 <e106109> {f70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573ea2f1c0 <e106113> {f71} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573ea2f280 <e106111> {f71} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573ea2f430 <e106112> {f71} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea2f580 <e106116> {f29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea2f640 <e106114> {f29} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea2f7f0 <e106115> {f29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea2f950 <e106119> {f30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea2fa10 <e106117> {f30} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea2fbc0 <e106118> {f30} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea2fd20 <e106122> {f31} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea2fde0 <e106120> {f31} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea2ff90 <e106121> {f31} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea300e0 <e106125> {f32} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea301a0 <e106123> {f32} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea30350 <e106124> {f32} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea304a0 <e106128> {f33} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea30560 <e106126> {f33} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea30710 <e106127> {f33} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea30870 <e106131> {f34} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea30930 <e106129> {f34} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea30ae0 <e106130> {f34} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea30c30 <e106152> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573ea30cf0 <e106150> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55573ea30db0 <e106146> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55573ea30e70 <e106142> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55573ea30f30 <e106138> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55573ea30ff0 <e106134> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55573ea310b0 <e106132> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55573ec4f380 <e135821#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55573ea31260 <e135816#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55573ea313c0 <e106137> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55573ea31480 <e106135> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55573ec4f520 <e135830#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55573ea31630 <e135825#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55573ea31790 <e106141> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55573ea31850 <e106139> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55573ec4f6c0 <e135839#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55573ea31a00 <e135834#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55573ea31b60 <e106145> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55573ea31c20 <e106143> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55573ec4f860 <e135848#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55573ea31dd0 <e135843#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573ea31f30 <e106149> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573ea31ff0 <e106147> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec4fa00 <e135857#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573ea321a0 <e135852#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea32300 <e106151> {f35} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea32460 <e106155> {f55} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573ea32520 <e106153> {f55} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea326d0 <e106154> {f55} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea32820 <e106176> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573ea328e0 <e106174> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55573ea329a0 <e106170> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55573ea32a60 <e106166> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55573ea32b20 <e106162> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55573ea32be0 <e106158> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55573ea32ca0 <e106156> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55573ec4fba0 <e135866#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55573ea32e50 <e135861#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55573ea32fb0 <e106161> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55573ea33070 <e106159> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55573ec4fd40 <e135875#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55573ea33220 <e135870#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55573ea33380 <e106165> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55573ea33440 <e106163> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55573ec4fee0 <e135884#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55573ea335f0 <e135879#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55573ea33750 <e106169> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55573ea33810 <e106167> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55573ec50080 <e135893#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55573ea339c0 <e135888#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573ea33b20 <e106173> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573ea33be0 <e106171> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec50220 <e135902#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573ea33d90 <e135897#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea33ef0 <e106175> {f36} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea34050 <e106298> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x55573ea34110 <e106296> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x55573ebff8c0 <e128156> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573ebff630 <e128148> {f37} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec503c0 <e135911#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573ea342a0 <e135906#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: CCAST 0x55573ec50560 <e135920#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:1: VARREF 0x55573ea34760 <e135915#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x55573ea348c0 <e106282> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x55573ebff490 <e128134> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x55573ebff200 <e128126> {f37} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: CCAST 0x55573ec50700 <e135929#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:1:2:1: VARREF 0x55573ea34a50 <e135924#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x55573ea34f10 <e106267> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x55573ebff060 <e128112> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x55573ebfedd0 <e128104> {f37} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: CCAST 0x55573ec508a0 <e135938#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55573ea350a0 <e135933#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: CCAST 0x55573ec50a40 <e135947#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:2:1: VARREF 0x55573ea35560 <e135942#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x55573ea356c0 <e106253> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x55573ebfec30 <e128090> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55573ebfe9a0 <e128082> {f37} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec50be0 <e135956#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573ea35850 <e135951#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: CCAST 0x55573ec50d80 <e135965#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:2:1: VARREF 0x55573ea35d10 <e135960#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x55573ea35e70 <e106239> {f42} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x55573ebfe800 <e128068> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x55573ebfe570 <e128060> {f37} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: CCAST 0x55573ec50f20 <e135974#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2:1: VARREF 0x55573ea36000 <e135969#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x55573ea364c0 <e106207> {f42} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x55573eb41190 <e106206> {f37} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x55573eb40f40 <e106202> {f37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: CCAST 0x55573ec510c0 <e135984#> {f37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2:1: VARREF 0x55573ea36650 <e135978#> {f37} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x55573ea36b10 <e106192> {f42} @dt=0x55573ead81e0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x55573ea36cc0 <e106193> {f48} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x55573ea36e70 <e106225> {f39} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x55573eb414a0 <e106224> {f37} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x55573eb41250 <e106220> {f37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: CCAST 0x55573ec51260 <e135994#> {f37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2:1: VARREF 0x55573ea37000 <e135988#> {f37} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x55573ea374c0 <e106210> {f39} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x55573ea37670 <e106211> {f45} @dt=0x55573ead81e0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: CCAST 0x55573ec51400 <e136003#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:3:1: VARREF 0x55573ea37820 <e135998#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea37980 <e106297> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea37ad0 <e106307> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573ea37b90 <e106305> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55573ea37c50 <e106301> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573ea37d10 <e106299> {f54} @dt=0x55573ead81e0@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec515a0 <e136012#> {f54} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573ea37ec0 <e136007#> {f54} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573ea38020 <e106304> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573ea380e0 <e106302> {f54} @dt=0x55573ead81e0@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec51740 <e136021#> {f54} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573ea38290 <e136016#> {f54} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea383f0 <e106306> {f54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573ea38560 <e106316> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573ea38620 <e106314> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55573ea386e0 <e106310> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573ea387a0 <e106308> {f56} @dt=0x55573ead81e0@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec518e0 <e136030#> {f56} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573ea38950 <e136025#> {f56} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573ea38ab0 <e106313> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573ea38b70 <e106311> {f56} @dt=0x55573ead81e0@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec51a80 <e136039#> {f56} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573ea38d20 <e136034#> {f56} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573ea38e80 <e106315> {f56} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: ASSIGNW 0x55573e9e6240 <e106397> {c491} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1: VARREF 0x55573e9e6300 <e106395> {c491} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3:2: VARREF 0x55573e9e6450 <e106396> {c491} @dt=0x55573eb083c0@(G/wu32/4)  byteenable [LV] => VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55573e9dc090 <e95077> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9dc150 <e36149> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573e9dc210 <e106434> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e9dc2d0 <e106432> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e9dc390 <e106401> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e943ed0 <e106398> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55573eb43960 <e106414> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55573eb43710 <e106410> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55573ebadc70 <e117726> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55573e9dc450 <e117717> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55573e944130 <e117718> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x55573e9dc6e0 <e106418> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55573eb43c70 <e106431> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55573eb43a20 <e106427> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55573ebade10 <e117742> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55573e9dc7a0 <e117733> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55573e9dc8c0 <e117734> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: CCAST 0x55573ec51c20 <e136048#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e9dcba0 <e136043#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec51dc0 <e136057#> {h67} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e9dccc0 <e136052#> {h67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55573e9dcde0 <e36147> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55573e9dcf00 <e36148> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55573e9dd020 <e36150> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x55573e9dd140 <e95079> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9dd200 <e36155> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573e9dd2c0 <e106471> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e9dd380 <e106469> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e9dd440 <e106438> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e9dd500 <e106435> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55573eb43f80 <e106451> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55573eb43d30 <e106447> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55573ebadfb0 <e117758> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55573e9dd670 <e117749> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55573e9dd790 <e117750> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x55573e9dda70 <e106455> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55573eb44290 <e106468> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55573eb44040 <e106464> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55573ebae150 <e117774> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55573e9ddb30 <e117765> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55573e9ddc50 <e117766> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: CCAST 0x55573ec51f60 <e136066#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e9ddf30 <e136061#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec52100 <e136075#> {h68} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e9de050 <e136070#> {h68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55573e9de170 <e36153> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55573e9de290 <e36154> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55573e9de3b0 <e36156> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: ASSIGNW 0x55573ea7e8d0 <e95081> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573ea7e990 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec522a0 <e136084#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573ea7ea50 <e136079#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55573ea7ebb0 <e38610> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:1:3: VARREF 0x55573ea7ed10 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55573ea7ee60 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x55573eae05d0 <e96110> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573ea842f0 <e106511> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573ea843b0 <e106509> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573ea84470 <e106507> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55573ea84530 <e106476> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55573eb445a0 <e106489> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55573eb44350 <e106485> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55573ebae2f0 <e117790> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55573ea846c0 <e117781> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55573ea84810 <e117782> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55573ec52440 <e136093#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573ea84b70 <e136088#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55573ea84cc0 <e106493> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55573eb448b0 <e106506> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55573eb44660 <e106502> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55573ebae490 <e117806> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55573ea84e50 <e117797> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55573ea84fa0 <e117798> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55573ec525e0 <e136102#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573ea85300 <e136097#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55573ec52780 <e136111#> {h62} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573ea85450 <e136106#> {h62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55573ea855b0 <e106510> {h62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55573ea85710 <e106592> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573ea857d0 <e106590> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: AND 0x55573ea85890 <e106550> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573ea85950 <e106514> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec52920 <e136120#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573ea85a10 <e136115#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55573ec52ac0 <e136129#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573ea85b60 <e136124#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55573ea85cc0 <e106549> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55573ea85d80 <e106518> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55573ec52c60 <e136138#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55573ea85e40 <e136133#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55573eb44bc0 <e106531> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55573eb44970 <e106527> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55573ebae630 <e117822> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55573ea86070 <e117813> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55573ea861c0 <e117814> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55573ea86520 <e106535> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55573ec52e00 <e136147#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55573ea865e0 <e136142#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55573eb44ed0 <e106548> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55573eb44c80 <e106544> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55573ebae7d0 <e117838> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55573ea86810 <e117829> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55573ea86960 <e117830> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55573ea86cc0 <e106589> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55573ea86d80 <e106553> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec52fa0 <e136156#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573ea86e40 <e136151#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55573ec53140 <e136165#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573ea86f90 <e136160#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55573ea870f0 <e106588> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55573ea871b0 <e106557> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55573ec532e0 <e136174#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55573ea87270 <e136169#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55573eb451e0 <e106570> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55573eb44f90 <e106566> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55573ebae970 <e117854> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55573ea874a0 <e117845> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55573ea875f0 <e117846> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55573ea87950 <e106574> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55573ec53480 <e136183#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55573ea87a10 <e136178#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55573eb454f0 <e106587> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55573eb452a0 <e106583> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55573ebaeb10 <e117870> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55573ea87c40 <e117861> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55573ea87d90 <e117862> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573ea880f0 <e106591> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55573ea88250 <e106599> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573ea88310 <e106597> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573ea883d0 <e106595> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec53620 <e136192#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573ea88490 <e136187#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55573ec537c0 <e136201#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea885f0 <e136196#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55573ec53960 <e136210#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573ea88750 <e136205#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55573ea888c0 <e106598> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55573ea88a10 <e106606> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573ea88ad0 <e106604> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573ea88b90 <e106602> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec53b00 <e136219#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573ea88c50 <e136214#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55573ec53ca0 <e136228#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea88db0 <e136223#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55573ec53e40 <e136237#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573ea88f10 <e136232#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55573ea89080 <e106605> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55573ea891d0 <e106611> {h75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573ea89290 <e106609> {h75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55573ec53fe0 <e136246#> {h75} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573ea89350 <e136241#> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55573ec54180 <e136255#> {h75} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573ea894b0 <e136250#> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55573ea89610 <e106610> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x55573e9de500 <e106767> {c265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e9de5c0 <e106765> {c265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55573ec54320 <e136264#> {c265} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e9de680 <e136259#> {c265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: AND 0x55573e9de7d0 <e106764> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1: NOT 0x55573e9de890 <e106614> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1:1: SHIFTR 0x55573ebaecb0 <e117886> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55573e9de950 <e117877> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:2: CONST 0x55573e9deaa0 <e117878> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: AND 0x55573e9ded80 <e106763> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:1: NOT 0x55573e9dee40 <e106616> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:1:1: SHIFTR 0x55573ebaee50 <e117902> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: VARREF 0x55573e9def00 <e117893> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2: CONST 0x55573e9df050 <e117894> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:3:1:2:2:2: AND 0x55573e9df330 <e106762> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:1: NOT 0x55573e9df3f0 <e106618> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:1:1: SHIFTR 0x55573ebaeff0 <e117918> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: VARREF 0x55573e9df4b0 <e117909> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:1:1:2: CONST 0x55573e9df600 <e117910> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1d
    1:2:3:1:2:2:2:2: COND 0x55573e9df8e0 <e106761> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x55573ec01e70 <e128354> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:1:1: CONST 0x55573ec01be0 <e128346> {g10} @dt=0x55573dee44c0@(G/w32)  32'h10000000
    1:2:3:1:2:2:2:2:1:2: VARREF 0x55573e9df9a0 <e128347> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2: COND 0x55573e9dfdd0 <e106668> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:1: AND 0x55573ec01a40 <e128332> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:1:1: CONST 0x55573ec017b0 <e128324> {g10} @dt=0x55573dee44c0@(G/w32)  32'h8000000
    1:2:3:1:2:2:2:2:2:1:2: VARREF 0x55573e9dfe90 <e128325> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: COND 0x55573e9e02c0 <e106637> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:1: AND 0x55573ec011e0 <e128288> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:2:1:1: CONST 0x55573ec00f50 <e128280> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:1:2:2:2:2:2:2:1:2: VARREF 0x55573e9e0380 <e128281> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2:2: LTS 0x55573e9e07b0 <e106622> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:2:1: CONST 0x55573e9e0870 <e41577> {g30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:2:2:2:2: VARREF 0x55573e9e09e0 <e41578> {g30} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:2:3: GTES 0x55573e9e0b30 <e106623> {g27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:3:1: CONST 0x55573e9e0bf0 <e41567> {g27} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:2:2:3:2: VARREF 0x55573e9e0d60 <e41568> {g27} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3: COND 0x55573e9e0eb0 <e106654> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:1: AND 0x55573ec01610 <e128310> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:3:1:1: CONST 0x55573ec01380 <e128302> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:1:2:2:2:2:2:3:1:2: VARREF 0x55573e9e1040 <e128303> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:3:2: NEQ 0x55573e9e1470 <e106639> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:2:1: VARREF 0x55573e9e1530 <e38313> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3:2:2: VARREF 0x55573e9e1680 <e38314> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:1:2:2:2:2:2:3:3: EQ 0x55573e9e17d0 <e106640> {g21} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:3:1: VARREF 0x55573e9e1890 <e38307> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3:3:2: VARREF 0x55573e9e19e0 <e38308> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:1:2:2:2:2:3: AND 0x55573e9e1b30 <e106747> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:1: NOT 0x55573e9e1bf0 <e106670> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:1:1: SHIFTR 0x55573ebaf810 <e117998> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:1:1:1: VARREF 0x55573e9e1d80 <e117989> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:1:1:2: CONST 0x55573e9e1ed0 <e117990> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1b
    1:2:3:1:2:2:2:2:3:2: AND 0x55573e9e21b0 <e106746> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:1: SHIFTR 0x55573ebaf9b0 <e118014> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:1:1: VARREF 0x55573e9e2340 <e118005> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:1:2: CONST 0x55573e9e2490 <e118006> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1a
    1:2:3:1:2:2:2:2:3:2:2: COND 0x55573e9e2770 <e106745> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1: OR 0x55573e9e2830 <e106706> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:1: EQ 0x55573e9e28f0 <e106675> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:1:1: CONST 0x55573e9e29b0 <e106672> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1
    1:2:3:1:2:2:2:2:3:2:2:1:1:2: AND 0x55573eb46130 <e106688> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:1: CONST 0x55573eb45ee0 <e106684> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2: SHIFTR 0x55573ebafb50 <e118030> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2:1: VARREF 0x55573e9e2bf0 <e118021> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2:2: CONST 0x55573e9e2d40 <e118022> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:1:2: EQ 0x55573e9e3020 <e106692> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:2:1: CONST 0x55573e9e30e0 <e106689> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:1:2:2:2:2:3:2:2:1:2:2: AND 0x55573eb46440 <e106705> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:1: CONST 0x55573eb461f0 <e106701> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2: SHIFTR 0x55573ebafcf0 <e118046> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2:1: VARREF 0x55573e9e3320 <e118037> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2:2: CONST 0x55573e9e3470 <e118038> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:2: LTES 0x55573e9e3750 <e106707> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:2:1: CONST 0x55573e9e3810 <e41526> {g13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:3:2:2:2:2: VARREF 0x55573e9e3980 <e41527> {g13} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:3:2:2:3: AND 0x55573e9e3ad0 <e106744> {g16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1: OR 0x55573e9e3b90 <e106742> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1: EQ 0x55573e9e3c50 <e106711> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:1: CONST 0x55573e9e3d10 <e106708> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2: AND 0x55573eb46750 <e106724> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:1: CONST 0x55573eb46500 <e106720> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2: SHIFTR 0x55573ebafe90 <e118062> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2:1: VARREF 0x55573e9e3f50 <e118053> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2:2: CONST 0x55573e9e40a0 <e118054> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:1:2: EQ 0x55573e9e4380 <e106728> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:1: CONST 0x55573e9e4440 <e106725> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2: AND 0x55573eb46a60 <e106741> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:1: CONST 0x55573eb46810 <e106737> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2: SHIFTR 0x55573ebb0030 <e118078> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2:1: VARREF 0x55573e9e4680 <e118069> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2:2: CONST 0x55573e9e47d0 <e118070> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:2: GTS 0x55573e9e4ab0 <e106743> {g16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:2:1: CONST 0x55573e9e4b70 <e41557> {g16} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:3:2:2:3:2:2: VARREF 0x55573e9e4ce0 <e41558> {g16} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2: VARREF 0x55573e9e4e30 <e106766> {c265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: COMMENT 0x55573eae06b0 <e96118> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573e9e6630 <e96120> {c496} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9e66f0 <e53591> {c496} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: EQ 0x55573e9e67b0 <e106770> {c495} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CONST 0x55573e9e6870 <e106768> {c495} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h2
    1:2:3:1:1:2: CCAST 0x55573ec544c0 <e136273#> {c495} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e9e69e0 <e136268#> {c495} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2: VARREF 0x55573e9e6b00 <e53588> {c496} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55573e9e6c50 <e53589> {c498} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: EQ 0x55573e9e6d10 <e106773> {c497} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55573e9e6dd0 <e106771> {c497} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec54660 <e136282#> {c497} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e9e6f40 <e136277#> {c497} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:2: VARREF 0x55573e9e7060 <e53572> {c498} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3: ARRAYSEL 0x55573e9e71b0 <e83947> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: VARREF 0x55573e9e7270 <e27568> {l23} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:3:2: CONST 0x55573e9e7390 <e106774> {l23} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x55573e9e7500 <e34246> {c496} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573eae0790 <e96126> {q23}  ALWAYS
    1:2:3: ASSIGN 0x55573ea3ac60 <e96128> {q30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573ea3ad20 <e71027> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: AND 0x55573ec02b00 <e128441> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ec02870 <e128433> {q24} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55573ec54800 <e136291#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea3aeb0 <e136286#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55573ea3b360 <e71024> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:1: AND 0x55573ec022a0 <e128383> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55573ec02010 <e128375> {q24} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55573ec549a0 <e136300#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573ea3b4f0 <e136295#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x55573ea3b9a0 <e70939> {q30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55573ea3bb50 <e70940> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55573eb47080 <e106793> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55573eb46e30 <e106789> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55573ec54b40 <e136310#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55573ea3bce0 <e136304#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x55573ea3c190 <e70923> {q30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55573ea3c340 <e70924> {q29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x55573ea3c490 <e71025> {q28} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: AND 0x55573ec026d0 <e128419> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ec02440 <e128411> {q24} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec54ce0 <e136319#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea3c620 <e136314#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x55573ea3cad0 <e71008> {q28} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1: AND 0x55573eb476a0 <e106823> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55573eb47450 <e106819> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55573ec54e80 <e136329#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573ea3cc60 <e136323#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55573ea3d110 <e70969> {q28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55573ea3d270 <e70970> {q27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55573ea3d3c0 <e71009> {q26} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: AND 0x55573eb479b0 <e106838> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573eb47760 <e106834> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55573ec55020 <e136339#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573ea3d550 <e136333#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55573ea3da00 <e70992> {q26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55573ea3db50 <e70993> {q25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x55573ea3dca0 <e39598> {q30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x55573eae0870 <e96134> {q23}  ALWAYS
    1:2:3: ASSIGN 0x55573ea3deb0 <e96136> {q38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573ea3df70 <e71165> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: AND 0x55573ec03790 <e128528> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ec03500 <e128520> {q32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55573ec551c0 <e136348#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea3e100 <e136343#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55573ea3e5b0 <e71162> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:1: AND 0x55573ec02f30 <e128470> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55573ec02ca0 <e128462> {q32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55573ec55360 <e136357#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573ea3e740 <e136352#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x55573ea3ebf0 <e71077> {q38} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55573ea3eda0 <e71078> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55573eb482e0 <e106883> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55573eb48090 <e106879> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55573ec55500 <e136367#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55573ea3ef30 <e136361#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x55573ea3f3e0 <e71061> {q38} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55573ea3f590 <e71062> {q37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x55573ea3f6e0 <e71163> {q36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: AND 0x55573ec03360 <e128506> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ec030d0 <e128498> {q32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec556a0 <e136376#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea3f870 <e136371#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x55573ea3fd20 <e71146> {q36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1: AND 0x55573eb48900 <e106913> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55573eb486b0 <e106909> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55573ec55840 <e136386#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573ea3feb0 <e136380#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55573ea40360 <e71107> {q36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55573ea404c0 <e71108> {q35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55573ea40610 <e71147> {q34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: AND 0x55573eb48c10 <e106928> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573eb489c0 <e106924> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55573ec559e0 <e136396#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573ea407a0 <e136390#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55573ea40c50 <e71130> {q34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55573ea40da0 <e71131> {q33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x55573ea40ef0 <e39631> {q38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x55573ea41050 <e73845> {q41} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573ea41110 <e71264> {q41} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: EQ 0x55573ea411d0 <e106957> {q41} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x55573ea41290 <e106955> {q41} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:1:2: CCAST 0x55573ec55b80 <e136405#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea41440 <e136400#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55573ea41590 <e71261> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x55573ea416f0 <e71262> {q42} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: EQ 0x55573ea417b0 <e106960> {q42} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55573ea41870 <e106958> {q42} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: CCAST 0x55573ec55d20 <e136414#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573ea41a20 <e136409#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55573ea41b70 <e71245> {q42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x55573ea41cc0 <e71246> {q43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: EQ 0x55573ea41d80 <e106963> {q43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573ea41e40 <e106961> {q43} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: CCAST 0x55573ec55ec0 <e136423#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573ea41ff0 <e136418#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x55573ea42140 <e84554> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:2:1: CCAST 0x55573ec56060 <e136432#> {c325} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:3:3:2:1:1: CONST 0x55573ea42200 <e136427#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x55573ea423b0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x55573ea42510 <e71230> {q44} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55573ea426c0 <e39636> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: ASSIGN 0x55573ea42810 <e73846> {q46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573ea428d0 <e39658> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:2: VARREF 0x55573ea42a30 <e39659> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [LV] => VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: ASSIGNW 0x55573e9d13c0 <e95093> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9d1480 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec56200 <e136441#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e9d1540 <e136436#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:2: ADD 0x55573e9d1660 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1: SHIFTL 0x55573e9d1720 <e128549> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: VARREF 0x55573e9d17e0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2: CONST 0x55573e9d1930 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:1:2:2: VARREF 0x55573e9d1ae0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x55573e9d1c00 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec563a0 <e136450#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:3:1:1: CONST 0x55573e9d1cc0 <e136445#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x55573e9d1e70 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:2: VARREF 0x55573e9d1fc0 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [LV] => VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:3: COMMENT 0x55573eae0950 <e96142> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55573ea4d1a0 <e96144> {e30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CONST 0x55573ea4d260 <e43425> {e30} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55573ea4d410 <e37049> {e30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55573ea4d560 <e73922> {e32}
    1:2:3:1: AND 0x55573ec09210 <e129101> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec08f80 <e129093> {e32} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec56540 <e136459#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573ea4d700 <e136454#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55573ea4dbb0 <e73962> {e32}
    1:2:3:2:1: AND 0x55573ec06400 <e128810> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec06170 <e128802> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec566e0 <e136468#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573ea4dd50 <e136463#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55573ea4e200 <e73967> {e32}
    1:2:3:2:2:1: AND 0x55573ec046b0 <e128621> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55573ec04420 <e128613> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55573ec56880 <e136477#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55573ea4e3a0 <e136472#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55573ea4e850 <e73997> {e32}
    1:2:3:2:2:2:1: AND 0x55573ec04280 <e128599> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55573ec03ff0 <e128591> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55573ec56a20 <e136486#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55573ea4e9f0 <e136481#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55573ea4eea0 <e74022> {e32}
    1:2:3:2:2:2:2:1: AND 0x55573ec03e50 <e128577> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55573ec03bc0 <e128569> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55573ec56bc0 <e136495#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55573ea4f040 <e136490#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x55573ea4f4f0 <e74023> {e68} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x55573ea4f5b0 <e71329> {e68} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x55573eb49540 <e106989> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55573eb492f0 <e106985> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55573ec56d60 <e136505#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55573ea4f740 <e136499#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55573ea4fbf0 <e71326> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x55573ea4fd40 <e71327> {e67} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55573ea4fe90 <e37415> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x55573ea4ffe0 <e74025> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x55573ea500a0 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x55573ea50250 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x55573ea503a0 <e74026> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:3:1: CONST 0x55573ea50460 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x55573ea50610 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x55573ea50760 <e74027> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: COND 0x55573ea50820 <e71605> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1: AND 0x55573ec05fd0 <e128788> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x55573ec05d40 <e128780> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: CCAST 0x55573ec56f00 <e136514#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:1:2:1: VARREF 0x55573ea509b0 <e136509#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x55573ea50e60 <e71602> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x55573ec04f10 <e128672> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x55573ec04c80 <e128664> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: CCAST 0x55573ec570a0 <e136523#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1:2:1: VARREF 0x55573ea50ff0 <e136518#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x55573ea514a0 <e71425> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x55573ea51650 <e71426> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x55573ec04ae0 <e128650> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x55573ec04850 <e128642> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: CCAST 0x55573ec57240 <e136532#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:3:1:2:1: VARREF 0x55573ea517e0 <e136527#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x55573ea51c90 <e71409> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x55573eb4a180 <e107051> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x55573eb49f30 <e107047> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: CCAST 0x55573ec573e0 <e136542#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:2:3:2:1:2:1: VARREF 0x55573ea51e20 <e136536#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x55573ea522d0 <e71393> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x55573ea52390 <e107037> {e64} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x55573ea52450 <e37338> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x55573ea525a0 <e37339> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x55573ea526f0 <e40819> {e64} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x55573ea528a0 <e40831> {e64} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x55573ea52a50 <e71394> {e63} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x55573ea52b10 <e107038> {e63} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x55573ea52bd0 <e37304> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x55573ea52d20 <e37305> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x55573ea52e70 <e40771> {e63} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x55573ea53020 <e40783> {e63} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x55573ea531d0 <e71410> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x55573ea53380 <e71603> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x55573ec05ba0 <e128766> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x55573ec05910 <e128758> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: CCAST 0x55573ec57580 <e136551#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:1:2:1: VARREF 0x55573ea53510 <e136546#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x55573ea539c0 <e71586> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x55573ec05340 <e128708> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x55573ec050b0 <e128700> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: CCAST 0x55573ec57720 <e136560#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:2:1:2:1: VARREF 0x55573ea53b50 <e136555#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x55573ea54000 <e71501> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x55573eb4aab0 <e107096> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x55573eb4a860 <e107092> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: CCAST 0x55573ec578c0 <e136570#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:2:1:2:1: VARREF 0x55573ea54190 <e136564#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x55573ea54640 <e71462> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x55573ea54700 <e37299> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x55573ea547c0 <e37297> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x55573ea54910 <e37298> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x55573ea54a60 <e71463> {e61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x55573ea54b20 <e37291> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x55573ea54c70 <e37292> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x55573ea54dc0 <e71502> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x55573eb4adc0 <e107111> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x55573eb4ab70 <e107107> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: CCAST 0x55573ec57a60 <e136580#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:3:1:2:1: VARREF 0x55573ea54f50 <e136574#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x55573ea55400 <e71485> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x55573ea554c0 <e37285> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x55573ea55610 <e37286> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x55573ea55760 <e71486> {e59} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x55573ea55820 <e37279> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x55573ea55970 <e37280> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x55573ea55ac0 <e71587> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x55573ec05770 <e128744> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x55573ec054e0 <e128736> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: CCAST 0x55573ec57c00 <e136589#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:3:1:2:1: VARREF 0x55573ea55c50 <e136584#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x55573ea56100 <e71570> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x55573eb4b3e0 <e107141> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x55573eb4b190 <e107137> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: CCAST 0x55573ec57da0 <e136599#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:2:1:2:1: VARREF 0x55573ea56290 <e136593#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x55573ea56740 <e71531> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x55573ea56800 <e37273> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x55573ea56950 <e37274> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x55573ea56aa0 <e71532> {e57} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x55573ea56b60 <e37267> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x55573ea56cb0 <e37268> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x55573ea56e00 <e71571> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x55573eb4b6f0 <e107156> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x55573eb4b4a0 <e107152> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: CCAST 0x55573ec57f40 <e136609#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:3:1:2:1: VARREF 0x55573ea56f90 <e136603#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x55573ea57440 <e71554> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x55573ea57500 <e37261> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x55573ea57650 <e37262> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x55573ea577a0 <e71555> {e55} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x55573ea57860 <e37255> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x55573ea579b0 <e37256> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x55573ea57b00 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55573ea57c50 <e74057> {e32}
    1:2:3:3:1: AND 0x55573ec08de0 <e129079> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec08b50 <e129071> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec580e0 <e136618#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573ea57df0 <e136613#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55573ea582a0 <e74087> {e32}
    1:2:3:3:2:1: AND 0x55573ec07090 <e128876> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ec06e00 <e128868> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55573ec58280 <e136627#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573ea58440 <e136622#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55573ea588f0 <e74117> {e32}
    1:2:3:3:2:2:1: AND 0x55573ec06830 <e128832> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55573ec065a0 <e128824> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55573ec58420 <e136636#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55573ea58a90 <e136631#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55573ea58f40 <e74118> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55573ea59000 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55573ea591b0 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55573ea59300 <e74149> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1: COND 0x55573ea593c0 <e71785> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55573ec06c60 <e128854> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55573ec069d0 <e128846> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55573ec585c0 <e136645#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55573ea59550 <e136640#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55573ea59a00 <e71782> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55573ea59bb0 <e71783> {e44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55573ea59d00 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55573ea59e50 <e74150> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1: COND 0x55573ea59f10 <e72048> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1: AND 0x55573ec089b0 <e129057> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55573ec08720 <e129049> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55573ec58760 <e136654#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55573ea5a0a0 <e136649#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55573ea5a550 <e72045> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55573ec078f0 <e128920> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55573ec07660 <e128912> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55573ec58900 <e136663#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55573ea5a6e0 <e136658#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55573ea5ab90 <e71868> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55573ea5ad40 <e71869> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55573ec074c0 <e128898> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55573ec07230 <e128890> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55573ec58aa0 <e136672#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55573ea5aed0 <e136667#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55573ea5b380 <e71852> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55573ea5b530 <e71853> {e40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55573ea5b680 <e72046> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55573ec08580 <e129035> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55573ec082f0 <e129027> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55573ec58c40 <e136681#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55573ea5b810 <e136676#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55573ea5bcc0 <e72029> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55573ec07d20 <e128977> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55573ec07a90 <e128969> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55573ec58de0 <e136690#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55573ea5be50 <e136685#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55573ea5c300 <e71944> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55573eb4dbb0 <e107336> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55573eb4d960 <e107332> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55573ec58f80 <e136700#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55573ea5c490 <e136694#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55573ea5c940 <e71905> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55573ea5ca00 <e37119> {e38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55573eb4d590 <e107308> {e38} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55573eb4d340 <e107304> {e38} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55573ea5cc20 <e128936> {e38} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55573ea5d0d0 <e71906> {e37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55573ea5d190 <e37102> {e37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55573eb4d8a0 <e107323> {e37} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55573eb4d650 <e107319> {e37} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55573ea5d3b0 <e128943> {e37} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55573ea5d860 <e71945> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55573eb4e1d0 <e107366> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55573eb4df80 <e107362> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec59120 <e136710#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573ea5d9f0 <e136704#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55573ea5dea0 <e71928> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55573ea5e050 <e71929> {e36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55573ea5e110 <e37085> {e36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55573eb4dec0 <e107353> {e36} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55573eb4dc70 <e107349> {e36} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55573ea5e330 <e128957> {e36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55573ea5e7e0 <e72030> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55573ec08150 <e129013> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55573ec07ec0 <e129005> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55573ec592c0 <e136719#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55573ea5e970 <e136714#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55573ea5ee20 <e72013> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55573eb4eb00 <e107411> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55573eb4e8b0 <e107407> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55573ec59460 <e136729#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55573ea5efb0 <e136723#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55573ea5f460 <e71974> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55573ea5f520 <e37079> {e35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55573eb4e7f0 <e107398> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55573eb4e5a0 <e107394> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55573ebb4af0 <e118856> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55573ea5f740 <e118847> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55573ea5f890 <e118848> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55573ea5fbf0 <e71975> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55573ea5fda0 <e72014> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55573eb4f430 <e107456> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55573eb4f1e0 <e107452> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55573ec59600 <e136739#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55573ea5ff30 <e136733#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55573ea603e0 <e71997> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55573ea604a0 <e37073> {e34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55573eb4ee10 <e107428> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55573eb4ebc0 <e107424> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55573ebb4e30 <e118889> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55573ea606c0 <e118880> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55573ea60810 <e118881> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55573ea60b70 <e71998> {e33} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55573ea60c30 <e37067> {e33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55573eb4f120 <e107443> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55573eb4eed0 <e107439> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55573ebb4fd0 <e118905> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55573ea60e50 <e118896> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55573ea60fa0 <e118897> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55573ea61300 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55573eae0a30 <e96150> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55573ea42c40 <e96152> {e31} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:1: CONST 0x55573ea42d00 <e43435> {e31} @dt=0x55573dfdcb30@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55573ea42eb0 <e37063> {e31} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55573ea43010 <e73927> {e32}
    1:2:3:1: AND 0x55573ec0b710 <e129339> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec0b480 <e129331> {e32} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec597a0 <e136748#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573ea431b0 <e136743#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55573ea43660 <e73937> {e32}
    1:2:3:2:1: AND 0x55573ec0a130 <e129195> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec09ea0 <e129187> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec59940 <e136757#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573ea43800 <e136752#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55573ea43cb0 <e73977> {e32}
    1:2:3:2:2:1: AND 0x55573ec09d00 <e129173> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55573ec09a70 <e129165> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55573ec59ae0 <e136766#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55573ea43e50 <e136761#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55573ea44300 <e73992> {e32}
    1:2:3:2:2:2:1: AND 0x55573ec098d0 <e129151> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55573ec09640 <e129143> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55573ec59c80 <e136775#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55573ea444a0 <e136770#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55573ea44950 <e74012> {e32}
    1:2:3:2:2:2:2:1: AND 0x55573eb509a0 <e107560> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x55573eb50750 <e107556> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x55573ea44a20 <e107557> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x55573ebb57f0 <e118990> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: CCAST 0x55573ec59e20 <e136784#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1:1:1: VARREF 0x55573ea44bb0 <e136779#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x55573ea44d00 <e118981> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x55573ea45060 <e84719> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x55573ea45120 <e71352> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x55573eb50690 <e107547> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55573eb50440 <e107543> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55573ec59fc0 <e136794#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55573ea452b0 <e136788#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x55573ebb5f40 <e129131> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x55573ebb5b30 <e119028> {e66} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: CCAST 0x55573ec5a160 <e136803#> {e66} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55573ea45820 <e136798#> {e66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x55573ebb5cb0 <e119029> {e66} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x55573ebb61a0 <e119049> {e65} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: CCAST 0x55573ec5a300 <e136812#> {e65} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:3:1:1: VARREF 0x55573ea45be0 <e136807#> {e65} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55573ea45d30 <e37407> {e66} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x55573ea45e90 <e74032> {e32}
    1:2:3:3:1: AND 0x55573ec0b2e0 <e129317> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec0b050 <e129309> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec5a4a0 <e136821#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573ea46030 <e136816#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55573ea464e0 <e74067> {e32}
    1:2:3:3:2:1: AND 0x55573ec0aeb0 <e129295> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ec0ac20 <e129287> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55573ec5a640 <e136830#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573ea46680 <e136825#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55573ea46b30 <e74097> {e32}
    1:2:3:3:2:2:1: AND 0x55573eb52530 <e107694> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55573eb522e0 <e107690> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x55573ea46c00 <e107691> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x55573ebb65a0 <e119099> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: CCAST 0x55573ec5a7e0 <e136839#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1:1:1: VARREF 0x55573ea46d90 <e136834#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x55573ea46ee0 <e119090> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x55573ea47240 <e84729> {e32}
    1:2:3:3:2:2:2:1: AND 0x55573ec0aa80 <e129273> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x55573ec0a7f0 <e129265> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: CCAST 0x55573ec5a980 <e136848#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:2:1:2:1: VARREF 0x55573ea473e0 <e136843#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x55573ea47890 <e74138> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x55573eb515e0 <e107623> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x55573eb51390 <e107619> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: CCAST 0x55573ec5ab20 <e136858#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:2:1:2:1: VARREF 0x55573ea47a30 <e136852#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55573ea47ee0 <e74144> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x55573ebb6e90 <e129225> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x55573ebb6a80 <e119154> {e52} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: CCAST 0x55573ec5acc0 <e136867#> {e52} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:1:1:1: DIV 0x55573ea48060 <e136862#> {e52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1:1: VARREF 0x55573ea48120 <e37212> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:1:2: VARREF 0x55573ea48270 <e37213> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x55573ebb6c00 <e119155> {e52} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55573ea48570 <e37230> {e52} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55573ea486d0 <e113698> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x55573ec34380 <e133519> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x55573ec34440 <e37232> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x55573ec34560 <e119175> {e53} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: CCAST 0x55573ec5ae60 <e136876#> {e53} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:2:1:1: MODDIV 0x55573ec34620 <e136871#> {e53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55573ec346e0 <e37245> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:1:2: VARREF 0x55573ec34800 <e37246> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55573ea48dd0 <e37252> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55573ea48f30 <e74146> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x55573ebb75c0 <e129246> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x55573ebb71b0 <e119195> {e48} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: CCAST 0x55573ec5b000 <e136886#> {e48} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:1:1:1: DIVS 0x55573ea490b0 <e136880#> {e48} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1:1: VARREF 0x55573ea49170 <e37169> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:1:2: VARREF 0x55573ea492c0 <e37170> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x55573ebb7330 <e119196> {e48} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55573ea495c0 <e37187> {e48} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55573ea49720 <e113715> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x55573ec34980 <e133521> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x55573ec34a40 <e37189> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x55573ec34ba0 <e119216> {e49} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: CCAST 0x55573ec5b1a0 <e136896#> {e49} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:2:1:1: MODDIVS 0x55573ec34c60 <e136890#> {e49} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55573ec34d20 <e37202> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:1:2: VARREF 0x55573ec34e70 <e37203> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55573ea49e20 <e37209> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x55573ea49f80 <e74148> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x55573ea4a040 <e71663> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x55573eb51f10 <e107668> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x55573eb51cc0 <e107664> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: CCAST 0x55573ec5b340 <e136906#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:2:1: VARREF 0x55573ea4a1d0 <e136900#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x55573ea4a680 <e71660> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x55573ebb7a80 <e119242> {e24} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: CCAST 0x55573ec5b4e0 <e136915#> {e24} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:1:1:1: VARREF 0x55573ea4a800 <e136910#> {e24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x55573ebb7b40 <e119251> {e25} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: CCAST 0x55573ec5b680 <e136924#> {e25} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:2:1:1: VARREF 0x55573ea4aa10 <e136919#> {e25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x55573ea4ab60 <e71661> {e45} @dt=0x55573e2a0cf0@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x55573ebb8410 <e119309> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x55573ebb8270 <e119305> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x55573ebb7e60 <e119297> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: CCAST 0x55573ec5b9c0 <e136942#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55573ebb7da0 <e136937#> {e22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55573ec5b820 <e136933#> {e22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55573eb518f0 <e136928#> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55573eb516a0 <e107636> {e22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55573ebb7c00 <e119266> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55573ea4ae70 <e119257> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55573ea4afc0 <e119258> {e22} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x55573ebb7fe0 <e119298> {e22} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x55573ebb7f20 <e119306> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: CCAST 0x55573ec5bb60 <e136951#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:2:1:1: VARREF 0x55573ea4b4d0 <e136946#> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x55573ebb8ce0 <e119367> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x55573ebb8b40 <e119363> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x55573ebb8730 <e119355> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: CCAST 0x55573ec5bea0 <e136969#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55573ebb8670 <e136964#> {e23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55573ec5bd00 <e136960#> {e23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55573eb51c00 <e136955#> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55573eb519b0 <e107651> {e23} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebb84d0 <e119324> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573ea4b870 <e119315> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55573ea4b9c0 <e119316> {e23} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x55573ebb88b0 <e119356> {e23} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x55573ebb87f0 <e119364> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: CCAST 0x55573ec5c040 <e136978#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:2:1:1: VARREF 0x55573ea4bed0 <e136973#> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x55573ea4c020 <e37166> {e46} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55573ea4c180 <e74151> {e71} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CCAST 0x55573ebb8f40 <e119385> {e71} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55573ebb8da0 <e119382> {e71} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:1:1:1: VARREF 0x55573ea4c310 <e119373> {e71} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55573ea4c470 <e119374> {e71} @dt=0x55573eb52f20@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55573ea4c7d0 <e37443> {e71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55573ea4c930 <e74152> {e72} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CCAST 0x55573ebb91a0 <e119404> {e72} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55573ea4cac0 <e129347> {e72} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55573ea4cf80 <e37457> {e72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x55573eb1acc0 <e101755> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3: COMMENT 0x55573ead1cc0 <e96162> {l30}  ALWAYS
    1:2:3: IF 0x55573e85f2d0 <e96164> {l35}
    1:2:3:1: VARREF 0x55573e85f170 <e107739> {l35} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55573e85f750 <e74736> {l36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e85f810 <e38744> {l36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x55573eaa9590 <e97633> {l36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x55573ead1da0 <e96170> {l30}  ALWAYS
    1:2:3: IF 0x55573e85e7f0 <e96172> {l32}
    1:2:3:1: VARREF 0x55573e85e690 <e107740> {l32} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55573e85ec70 <e74725> {l33} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e85ed30 <e38740> {l33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x55573eaa96f0 <e97639> {l33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x55573eb1b040 <e101757> {n50}  _sequent__TOP__6 [STATICU]
    1:2:3: COMMENT 0x55573ead2310 <e96196> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e887f10 <e107746> {n50} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e914d80 <e107744> {n50} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e915320 <e107742> {n50} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5c1e0 <e136987#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e868760 <e136982#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5c380 <e136996#> {n68} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88b430 <e136991#> {n68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x55573eaaa080 <e107745> {n50} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x55573ead01e0 <e96204> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e887bc0 <e107752> {n49} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e919360 <e107750> {n49} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e920c90 <e107748> {n49} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5c520 <e137005#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e866c60 <e137000#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5c6c0 <e137014#> {n67} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88b130 <e137009#> {n67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55573eaaa1d0 <e107751> {n49} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: COMMENT 0x55573ead02c0 <e96212> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e893590 <e96214> {p47} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e948cd0 <e89467> {p47} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec5c860 <e137023#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e8914d0 <e137018#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e893650 <e89464> {p47} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e895be0 <e89465> {p63} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x55573eaaa330 <e97693> {p47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x55573ead03a0 <e96220> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e892850 <e107759> {p43} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e944ab0 <e107757> {p43} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e944f70 <e107755> {p43} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5ca00 <e137032#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e88f950 <e137027#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5cba0 <e137041#> {p58} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e894fe0 <e137036#> {p58} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:2: VARREF 0x55573eaaa490 <e107758> {p43} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: COMMENT 0x55573ead0480 <e96228> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e893240 <e96230> {p46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e948b10 <e89483> {p46} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec5cd40 <e137050#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e890df0 <e137045#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e893300 <e89480> {p46} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e8958e0 <e89481> {p62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x55573eaaa5f0 <e97705> {p46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x55573ead0560 <e96236> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e892500 <e107766> {p42} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e945430 <e107764> {p42} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e9458f0 <e107762> {p42} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5cee0 <e137059#> {p39} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e88fcc0 <e137054#> {p39} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5d080 <e137068#> {p57} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e894ce0 <e137063#> {p57} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:2: VARREF 0x55573eaaa750 <e107765> {p42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: COMMENT 0x55573ead0640 <e96244> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e871dc0 <e107775> {m64} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e9397a0 <e107773> {m64} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e939b00 <e107768> {m64} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5d220 <e137077#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86f180 <e137072#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e939e60 <e107772> {m88} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e93a400 <e107770> {m88} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec5d3c0 <e137086#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e879080 <e137081#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec5d560 <e137095#> {m112} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e880990 <e137090#> {m112} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x55573eaab0c0 <e107774> {m64} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x55573ead0720 <e96252> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8719f0 <e107784> {m63} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e93a760 <e107782> {m63} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e93aac0 <e107777> {m63} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5d700 <e137104#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e86f550 <e137099#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e93ae20 <e107781> {m87} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e93b4f0 <e107779> {m87} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec5d8a0 <e137113#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e879410 <e137108#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec5da40 <e137122#> {m111} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e880610 <e137117#> {m111} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x55573eaab210 <e107783> {m63} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: COMMENT 0x55573ead0800 <e96260> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8892f0 <e96262> {n56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e923960 <e88979> {n56} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec5dbe0 <e137131#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e887310 <e137126#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e8893b0 <e88976> {n56} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88c930 <e88977> {n75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x55573eaab370 <e97765> {n56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x55573ead08e0 <e96268> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8885b0 <e107791> {n52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e922520 <e107789> {n52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e922880 <e107787> {n52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5dd80 <e137140#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e886120 <e137135#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5df20 <e137149#> {n70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88ba30 <e137144#> {n70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3:2: VARREF 0x55573eaab4c0 <e107790> {n52} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: COMMENT 0x55573eb03e70 <e96276> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e888fa0 <e96278> {n55} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e9237b0 <e88995> {n55} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: CCAST 0x55573ec5e0c0 <e137158#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e886fa0 <e137153#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55573e889060 <e88992> {n55} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55573e88c630 <e88993> {n74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x55573eaab620 <e97777> {n55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x55573eb03f50 <e96284> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e888260 <e107798> {n51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e9138a0 <e107796> {n51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e913c00 <e107794> {n51} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5e260 <e137167#> {n47} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e865ca0 <e137162#> {n47} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55573ec5e400 <e137176#> {n69} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e88b730 <e137171#> {n69} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3:2: VARREF 0x55573eaab770 <e107797> {n51} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: COMMENT 0x55573eb04030 <e96292> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573e83c600 <e107833> {h37} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1: COND 0x55573e83c6c0 <e107831> {h37} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:1: AND 0x55573e83c780 <e107807> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e83c840 <e107805> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e83c900 <e107801> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e83c9c0 <e107799> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec5e5a0 <e137185#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573e83cb30 <e137180#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55573e83cc50 <e107804> {h36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55573ec5e740 <e137194#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55573e83cd10 <e137189#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55573ec5e8e0 <e137203#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e83ce60 <e137198#> {h36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec5ea80 <e137212#> {h36} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e83cfc0 <e137207#> {h36} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55573e83d120 <e107808> {h37} @dt=0x55573eb109b0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55573e83d290 <e107830> {h39} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55573e83d350 <e107811> {h38} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55573ec5ec20 <e137221#> {h38} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55573e83d410 <e137216#> {h38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55573ec5edc0 <e137230#> {h38} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e83d560 <e137225#> {h38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55573e83d6c0 <e107812> {h39} @dt=0x55573eb109b0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55573e83d830 <e107829> {h41} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55573e83d8f0 <e107821> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55573e83d9b0 <e107819> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55573e83da70 <e107815> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55573e83db30 <e107813> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55573ec5ef60 <e137239#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55573e83dca0 <e137234#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55573e83ddf0 <e107818> {h40} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55573ec5f100 <e137248#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55573e83deb0 <e137243#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55573ec5f2a0 <e137257#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55573e83e000 <e137252#> {h40} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55573ec5f440 <e137266#> {h40} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573e83e160 <e137261#> {h40} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55573e83e2c0 <e107822> {h41} @dt=0x55573eb109b0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55573e83e430 <e107828> {h43} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55573e83e4f0 <e107825> {h42} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55573ec5f5e0 <e137275#> {h42} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55573e83e5b0 <e137270#> {h42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55573ec5f780 <e137284#> {h42} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55573e83e700 <e137279#> {h42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55573e83e860 <e107826> {h43} @dt=0x55573eb109b0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55573e83e9d0 <e107827> {h45} @dt=0x55573eb109b0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55573e83eb40 <e107832> {h37} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x55573eb04110 <e96300> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e872c80 <e107842> {m68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e937960 <e107840> {m68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e9b5f40 <e107835> {m68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec5f920 <e137293#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e870490 <e137288#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e9b78a0 <e107839> {m92} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e9b9200 <e107837> {m92} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec5fac0 <e137302#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e87a5e0 <e137297#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec5fc60 <e137311#> {m116} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e881750 <e137306#> {m116} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2: VARREF 0x55573eaabb90 <e107841> {m68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: COMMENT 0x55573eb041f0 <e96308> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573e83ec90 <e107877> {h49} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1: COND 0x55573e83ed50 <e107875> {h49} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:1: AND 0x55573e83ee10 <e107851> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e83eed0 <e107849> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e83ef90 <e107845> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e83f050 <e107843> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec5fe00 <e137320#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573e83f1c0 <e137315#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55573e83f310 <e107848> {h48} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55573ec5ffa0 <e137329#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55573e83f3d0 <e137324#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55573ec60140 <e137338#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e83f520 <e137333#> {h48} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec602e0 <e137347#> {h48} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e83f680 <e137342#> {h48} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55573e83f7e0 <e107852> {h49} @dt=0x55573eb109b0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55573e83f950 <e107874> {h51} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55573e83fa10 <e107855> {h50} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55573ec60480 <e137356#> {h50} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55573e83fad0 <e137351#> {h50} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55573ec60620 <e137365#> {h50} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e83fc20 <e137360#> {h50} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55573e83fd80 <e107856> {h51} @dt=0x55573eb109b0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55573e83fef0 <e107873> {h53} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55573e83ffb0 <e107865> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55573e840070 <e107863> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55573e840130 <e107859> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55573e8401f0 <e107857> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55573ec607c0 <e137374#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55573e840360 <e137369#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55573e8404b0 <e107862> {h52} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55573ec60960 <e137383#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55573e840570 <e137378#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55573ec60b00 <e137392#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55573e8406c0 <e137387#> {h52} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55573ec60ca0 <e137401#> {h52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573e840820 <e137396#> {h52} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55573e840980 <e107866> {h53} @dt=0x55573eb109b0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55573e840af0 <e107872> {h55} @dt=0x55573eb109b0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55573e840bb0 <e107869> {h54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55573ec60e40 <e137410#> {h54} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55573e840c70 <e137405#> {h54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55573ec60fe0 <e137419#> {h54} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55573e840dc0 <e137414#> {h54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55573e840f20 <e107870> {h55} @dt=0x55573eb109b0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55573e841090 <e107871> {h57} @dt=0x55573eb109b0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55573e841200 <e107876> {h49} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x55573eb042d0 <e96316> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55573e8728b0 <e107886> {m67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e911530 <e107884> {m67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e921350 <e107879> {m67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec61180 <e137428#> {m61} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e8700c0 <e137423#> {m61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:2: AND 0x55573e9348c0 <e107883> {m91} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x55573e9374f0 <e107881> {m91} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec61320 <e137437#> {m85} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e87a250 <e137432#> {m85} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CCAST 0x55573ec614c0 <e137446#> {m115} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x55573e8813d0 <e137441#> {m115} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2: VARREF 0x55573eaabcf0 <e107885> {m67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: CFUNC 0x55573eb1b3c0 <e101759> {c493}  _multiclk__TOP__7 [STATICU]
    1:2:3: COMMENT 0x55573eadce90 <e96356> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573ebb9c40 <e119445> {c494} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: AND 0x55573ebb9690 <e129369> {c494} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ebb9400 <e119417> {c494} @dt=0x55573dee44c0@(G/w32)  32'hfffffffc
    1:2:3:1:2: VARREF 0x55573ebb92e0 <e119418> {c494} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:2: VARREF 0x55573e7b9c50 <e119440> {c494} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGN 0x55573ebba9a0 <e119521> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: OR 0x55573ebba8e0 <e119515> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573ebba3f0 <e119511> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ebba160 <e119493> {c504} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:1:2: VARREF 0x55573ebba040 <e119494> {c504} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:1:2: AND 0x55573eb53250 <e129384> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:1: CONST 0x55573ec0bdb0 <e129392> {c504} @dt=0x55573dee44c0@(G/w32)  32'hfffffffc
    1:2:3:1:2:2: SHIFTL 0x55573ec0bb40 <e129383> {c504} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:1: COND 0x55573e98d160 <e129380> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:1: OR 0x55573e7bb030 <e107901> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: OR 0x55573e7bb0f0 <e107897> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: EQ 0x55573e7bb1b0 <e107893> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1:1: CONST 0x55573e7bb270 <e107891> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:1:1:1:1:2: CCAST 0x55573ec61660 <e137455#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:1:1:2:1: VARREF 0x55573e7bb420 <e137450#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:1:1:2: EQ 0x55573e7bb540 <e107896> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x55573e7bb600 <e107894> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:2:2:1:1:1:2:2: CCAST 0x55573ec61800 <e137464#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x55573e7bb7b0 <e137459#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:1:2: EQ 0x55573e7bb8d0 <e107900> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: CONST 0x55573e7bb990 <e107898> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:1:2:2:1:1:2:2: CCAST 0x55573ec619a0 <e137473#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:2:2:1:1:2:2:1: VARREF 0x55573e7bbb40 <e137468#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2:2:1:2: SHIFTR 0x55573ebb9d00 <e119464> {c504} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:2:1: VARREF 0x55573e7bdfb0 <e119455> {c504} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:1:2:2:1:2:2: CONST 0x55573e7be0d0 <e119456> {c504} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:1:2:2:1:3: SHIFTR 0x55573ebb9ea0 <e119480> {c507} @dt=0x55573eae5360@(G/wu32/30)
    1:2:3:1:2:2:1:3:1: VARREF 0x55573e98d010 <e119471> {c507} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:1:3:2: CONST 0x55573e7bec30 <e119472> {c507} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:1:2:2:2: CONST 0x55573ebba4b0 <e129381> {c504} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55573e7be500 <e119516> {c504} @dt=0x55573dee44c0@(G/w32)  address [LV] => VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573eadcf70 <e96364> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573e7bdab0 <e108513> {c503} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1: COND 0x55573e9214c0 <e108511> {c503} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:1: OR 0x55573e7bcd90 <e107933> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55573e7bce50 <e107929> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: EQ 0x55573e7bcf10 <e107925> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e7bcfd0 <e107923> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:1:1:1:2: CCAST 0x55573ec61b40 <e137482#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55573e7bd180 <e137477#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:1:1:2: EQ 0x55573e7bd2a0 <e107928> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: CONST 0x55573e7bd360 <e107926> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:1:1:2:2: CCAST 0x55573ec61ce0 <e137491#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e7bd510 <e137486#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:1:2: EQ 0x55573e7bd630 <e107932> {c502} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CONST 0x55573e7bd6f0 <e107930> {c502} @dt=0x55573ead91e0@(G/wu32/2)  2'h3
    1:2:3:1:1:2:2: CCAST 0x55573ec61e80 <e137500#> {c502} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573e7bd8a0 <e137495#> {c502} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3:1:2: CONST 0x55573e7bdb70 <e107934> {c503} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3: COND 0x55573e7bf5a0 <e108510> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:1: AND 0x55573ec0f510 <e129824> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ec0f280 <e129816> {c508} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:3:1:2: CCAST 0x55573ec62020 <e137509#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e7bf730 <e137504#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2: COND 0x55573e7bfbb0 <e108495> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:1: AND 0x55573ec0f0e0 <e129802> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1:1: CONST 0x55573ec0ee50 <e129794> {c508} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:1:3:2:1:2: CCAST 0x55573ec621c0 <e137518#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573e7bfd40 <e137513#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:2: CONST 0x55573e7c01c0 <e107939> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3: COND 0x55573e7c0370 <e108481> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:1: AND 0x55573ec0ecb0 <e129780> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:1:1: CONST 0x55573ec0ea20 <e129772> {c508} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:1:3:2:3:1:2: CCAST 0x55573ec62360 <e137527#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:1:2:1: VARREF 0x55573e7c0500 <e137522#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2: COND 0x55573e7c0980 <e108079> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:1: AND 0x55573ec0cb30 <e129492> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:1:1: CONST 0x55573ec0c8a0 <e129484> {c508} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2:3:2:1:2: CCAST 0x55573ec62500 <e137536#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:2:1:2:1: VARREF 0x55573e7c0b10 <e137531#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:2: CONST 0x55573e7c0f90 <e107944> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3: COND 0x55573e7c1140 <e108065> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:1: AND 0x55573ec0c700 <e129470> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:3:1:1: CONST 0x55573ec0c470 <e129462> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:2:3:1:2: CCAST 0x55573ec626a0 <e137545#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:2:3:1:2:1: VARREF 0x55573e7c12d0 <e137540#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:3:2: CONST 0x55573e7c20b0 <e107947> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3:3: COND 0x55573e7c2220 <e108051> {c565} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:1: AND 0x55573eb544b0 <e108050> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:1:1: CONST 0x55573eb54260 <e108046> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:1:2: CCAST 0x55573ec62840 <e137555#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:2:3:3:1:2:1: VARREF 0x55573e7c23b0 <e137549#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:2:3:3:2: COND 0x55573e7c27b0 <e107988> {c565} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:2:1: EQ 0x55573e7c2870 <e107953> {c565} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:2:1:1: CONST 0x55573e7c2930 <e107950> {c565} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:2:3:3:2:1:2: AND 0x55573eb53560 <e107966> {c564} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:2:3:3:2:1:2:1: CONST 0x55573eb53310 <e107962> {c564} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:2:3:3:2:1:2:2: VARREF 0x55573e98d220 <e129407> {c564} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:2:2: CONST 0x55573e7c2f70 <e107967> {c565} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:2:3:3:2:3: COND 0x55573e7c30e0 <e107987> {c566} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:2:3:1: EQ 0x55573e7c31a0 <e107971> {c566} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:2:3:1:1: CONST 0x55573e7c3260 <e107968> {c566} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:2:3:3:2:3:1:2: AND 0x55573eb53870 <e107984> {c564} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:2:3:3:2:3:1:2:1: CONST 0x55573eb53620 <e107980> {c564} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:2:3:3:2:3:1:2:2: VARREF 0x55573e98d370 <e129414> {c564} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:2:3:2: CONST 0x55573e7c38a0 <e107985> {c566} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:2:3:3:2:3:3: CONST 0x55573e7c3a10 <e107986> {c567} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:2:3:3:3: COND 0x55573e7c3b80 <e108037> {c560} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:1: AND 0x55573ec0c2d0 <e129448> {c556} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:2:3:3:3:1:1: CONST 0x55573ec0c040 <e129440> {c556} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:2:3:3:3:1:2: VARREF 0x55573e98d4c0 <e129441> {c556} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:2: COND 0x55573e7c4110 <e108006> {c560} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:2:1: AND 0x55573eb53b80 <e108005> {c556} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:3:2:1:1: CONST 0x55573eb53930 <e108001> {c556} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:3:2:1:2: VARREF 0x55573e98d610 <e129421> {c556} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:2:2: CONST 0x55573e7c46a0 <e107991> {c560} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:2:3:3:3:2:3: CONST 0x55573e7c4810 <e107992> {c559} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:2:3:3:3:3: COND 0x55573e7c4980 <e108023> {c558} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:2:3:3:3:3:1: AND 0x55573eb53e90 <e108022> {c556} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:2:3:3:3:3:1:1: CONST 0x55573eb53c40 <e108018> {c556} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:2:3:3:3:3:1:2: VARREF 0x55573e98d760 <e129428> {c556} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:2:3:3:3:3:2: CONST 0x55573e7c4f10 <e108008> {c558} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:2:3:3:3:3:3: CONST 0x55573e7c5080 <e108009> {c557} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3: COND 0x55573e7c51f0 <e108467> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:1: AND 0x55573ec0e880 <e129758> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:1:1: CONST 0x55573ec0e5f0 <e129750> {c508} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2:3:3:1:2: CCAST 0x55573ec629e0 <e137564#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:1:2:1: VARREF 0x55573e7c5380 <e137559#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2: COND 0x55573e7c5780 <e108267> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:1: AND 0x55573ec0d7c0 <e129614> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:1:1: CONST 0x55573ec0d530 <e129606> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:1:2: CCAST 0x55573ec62b80 <e137573#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:2:1:2:1: VARREF 0x55573e7c5910 <e137568#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:2: COND 0x55573e7c5d10 <e108149> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:1: AND 0x55573eb55710 <e108148> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:1:1: CONST 0x55573eb554c0 <e108144> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:1:2: CCAST 0x55573ec62d20 <e137583#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:2:2:1:2:1: VARREF 0x55573e7c5ea0 <e137577#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:2:2: CONST 0x55573e7c62a0 <e108086> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:2:3: COND 0x55573e7c6410 <e108135> {c552} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:1: AND 0x55573ec0cf60 <e129535> {c548} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:2:3:1:1: CONST 0x55573ec0ccd0 <e129527> {c548} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:2:3:1:2: VARREF 0x55573e98d8b0 <e129528> {c548} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:2: COND 0x55573e7c69a0 <e108104> {c552} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:2:1: AND 0x55573eb54de0 <e108103> {c548} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:3:2:1:1: CONST 0x55573eb54b90 <e108099> {c548} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:3:2:1:2: VARREF 0x55573e98da00 <e129508> {c548} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:2:2: CONST 0x55573e7c6f30 <e108089> {c552} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:2:2:3:2:3: CONST 0x55573e7c70a0 <e108090> {c551} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:2:2:3:3: COND 0x55573e7c7210 <e108121> {c550} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:2:3:3:1: AND 0x55573eb550f0 <e108120> {c548} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:2:3:3:1:1: CONST 0x55573eb54ea0 <e108116> {c548} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:2:3:3:1:2: VARREF 0x55573e98db50 <e129515> {c548} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:2:3:3:2: CONST 0x55573e7c77a0 <e108106> {c550} @dt=0x55573eb083c0@(G/wu32/4)  4'he
    1:2:3:1:3:2:3:3:2:2:3:3:3: CONST 0x55573e7c7910 <e108107> {c549} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:3: COND 0x55573e7c7a80 <e108253> {c534} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:1: AND 0x55573eb56970 <e108252> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:1:1: CONST 0x55573eb56720 <e108248> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:1:2: CCAST 0x55573ec62ec0 <e137593#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:2:3:1:2:1: VARREF 0x55573e7c7c10 <e137587#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:2:3:2: COND 0x55573e7c8010 <e108190> {c534} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:2:1: EQ 0x55573e7c80d0 <e108155> {c534} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:2:1:1: CONST 0x55573e7c8190 <e108152> {c534} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:3:2:3:2:1:2: AND 0x55573eb55a20 <e108168> {c533} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:2:3:2:1:2:1: CONST 0x55573eb557d0 <e108164> {c533} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:2:3:2:1:2:2: VARREF 0x55573e98dca0 <e129551> {c533} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:2:2: CONST 0x55573e7c87d0 <e108169> {c534} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:2:3:2:3: COND 0x55573e7c8940 <e108189> {c535} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:2:3:1: EQ 0x55573e7c8a00 <e108173> {c535} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:2:3:1:1: CONST 0x55573e7c8ac0 <e108170> {c535} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:3:2:3:2:3:1:2: AND 0x55573eb55d30 <e108186> {c533} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:2:3:2:3:1:2:1: CONST 0x55573eb55ae0 <e108182> {c533} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:2:3:2:3:1:2:2: VARREF 0x55573e98ddf0 <e129558> {c533} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:2:3:2: CONST 0x55573e7c9100 <e108187> {c535} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:2:3:2:3:3: CONST 0x55573e7c9270 <e108188> {c536} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:2:3:3: COND 0x55573e7c93e0 <e108239> {c522} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:1: AND 0x55573ec0d390 <e129592> {c518} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:2:3:3:1:1: CONST 0x55573ec0d100 <e129584> {c518} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:2:3:3:1:2: VARREF 0x55573e9356f0 <e129585> {c518} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:2: COND 0x55573e7c9970 <e108208> {c522} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:2:1: AND 0x55573eb56040 <e108207> {c518} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:3:2:1:1: CONST 0x55573eb55df0 <e108203> {c518} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:3:2:1:2: VARREF 0x55573e937610 <e129565> {c518} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:2:2: CONST 0x55573e7c9f00 <e108193> {c522} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:2:3:3:2:3: CONST 0x55573e7ca070 <e108194> {c521} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:3:2:3:3:3: COND 0x55573e7ca1e0 <e108225> {c520} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:2:3:3:3:1: AND 0x55573eb56350 <e108224> {c518} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:2:3:3:3:1:1: CONST 0x55573eb56100 <e108220> {c518} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:2:3:3:3:1:2: VARREF 0x55573e934f70 <e129572> {c518} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:2:3:3:3:2: CONST 0x55573e7ca790 <e108210> {c520} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:3:2:3:3:3:3: CONST 0x55573e7ca940 <e108211> {c519} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3:3: COND 0x55573e7caaf0 <e108453> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:1: AND 0x55573ec0e450 <e129736> {c508} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:1:1: CONST 0x55573ec0e1c0 <e129728> {c508} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:1:2: CCAST 0x55573ec63060 <e137602#> {c508} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:3:2:3:3:3:1:2:1: VARREF 0x55573e7cac80 <e137597#> {c508} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:2: COND 0x55573e7cb130 <e108335> {c571} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:1: AND 0x55573eb578c0 <e108334> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:1:1: CONST 0x55573eb57670 <e108330> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:1:2: CCAST 0x55573ec63200 <e137612#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:3:2:1:2:1: VARREF 0x55573e7cb2c0 <e137606#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:2:2: CONST 0x55573e7cb770 <e108272> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:2:3: COND 0x55573e7cb920 <e108321> {c544} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:1: AND 0x55573ec0dbf0 <e129657> {c540} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:2:3:1:1: CONST 0x55573ec0d960 <e129649> {c540} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:2:3:1:2: VARREF 0x55573e92cad0 <e129650> {c540} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:2: COND 0x55573e7cbf60 <e108290> {c544} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:2:1: AND 0x55573eb56f90 <e108289> {c540} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:3:2:1:1: CONST 0x55573eb56d40 <e108285> {c540} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:3:2:1:2: VARREF 0x55573e92c8c0 <e129630> {c540} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:2:2: CONST 0x55573e7cc5a0 <e108275> {c544} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:2:3:2:3: CONST 0x55573e7cc750 <e108276> {c543} @dt=0x55573eb083c0@(G/wu32/4)  4'h7
    1:2:3:1:3:2:3:3:3:2:3:3: COND 0x55573e7cc900 <e108307> {c542} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:2:3:3:1: AND 0x55573eb572a0 <e108306> {c540} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:2:3:3:1:1: CONST 0x55573eb57050 <e108302> {c540} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:2:3:3:1:2: VARREF 0x55573e9401a0 <e129637> {c540} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:2:3:3:2: CONST 0x55573e7ccf40 <e108292> {c542} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:3:2:3:3:3: CONST 0x55573e7cd0f0 <e108293> {c541} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:2:3:3:3:3: COND 0x55573e7cd2a0 <e108439> {c527} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:1: AND 0x55573eb58b20 <e108438> {c508} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:1:1: CONST 0x55573eb588d0 <e108434> {c508} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:1:2: CCAST 0x55573ec633a0 <e137622#> {c508} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:3:3:3:3:1:2:1: VARREF 0x55573e7cd430 <e137616#> {c508} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:3:2:3:3:3:3:2: COND 0x55573e7cd8e0 <e108376> {c527} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:2:1: EQ 0x55573e7cd9a0 <e108341> {c527} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:2:1:1: CONST 0x55573e7cda60 <e108338> {c527} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:3:2:3:3:3:3:2:1:2: AND 0x55573eb57bd0 <e108354> {c526} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:3:3:2:1:2:1: CONST 0x55573eb57980 <e108350> {c526} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:3:3:2:1:2:2: VARREF 0x55573e93ea70 <e129673> {c526} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:2:2: CONST 0x55573e7ce190 <e108355> {c527} @dt=0x55573eb083c0@(G/wu32/4)  4'h3
    1:2:3:1:3:2:3:3:3:3:2:3: COND 0x55573e7ce340 <e108375> {c528} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:2:3:1: EQ 0x55573e7ce400 <e108359> {c528} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:2:3:1:1: CONST 0x55573e7ce4c0 <e108356> {c528} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:2:3:3:3:3:2:3:1:2: AND 0x55573eb57ee0 <e108372> {c526} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:1:3:2:3:3:3:3:2:3:1:2:1: CONST 0x55573eb57c90 <e108368> {c526} @dt=0x55573dee44c0@(G/w32)  32'h3
    1:2:3:1:3:2:3:3:3:3:2:3:1:2:2: VARREF 0x55573e921740 <e129680> {c526} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:2:3:2: CONST 0x55573e7cebf0 <e108373> {c528} @dt=0x55573eb083c0@(G/wu32/4)  4'hc
    1:2:3:1:3:2:3:3:3:3:2:3:3: CONST 0x55573e7ceda0 <e108374> {c529} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:1:3:2:3:3:3:3:3: COND 0x55573e7cef50 <e108425> {c514} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:1: AND 0x55573ec0e020 <e129714> {c510} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:3:3:3:3:3:1:1: CONST 0x55573ec0dd90 <e129706> {c510} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:2:3:3:3:3:3:1:2: VARREF 0x55573e937a80 <e129707> {c510} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:2: COND 0x55573e7cf590 <e108394> {c514} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:2:1: AND 0x55573eb581f0 <e108393> {c510} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:3:2:1:1: CONST 0x55573eb57fa0 <e108389> {c510} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:3:2:1:2: VARREF 0x55573e9349e0 <e129687> {c510} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:2:2: CONST 0x55573e7cfbd0 <e108379> {c514} @dt=0x55573eb083c0@(G/wu32/4)  4'h8
    1:2:3:1:3:2:3:3:3:3:3:2:3: CONST 0x55573e7cfd80 <e108380> {c513} @dt=0x55573eb083c0@(G/wu32/4)  4'h4
    1:2:3:1:3:2:3:3:3:3:3:3: COND 0x55573e7cff30 <e108411> {c512} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1:3:2:3:3:3:3:3:3:1: AND 0x55573eb58500 <e108410> {c510} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:3:3:3:3:3:3:1:1: CONST 0x55573eb582b0 <e108406> {c510} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:3:3:3:3:3:3:1:2: VARREF 0x55573e92fb80 <e129694> {c510} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:2:3:3:3:3:3:3:2: CONST 0x55573e7d0570 <e108396> {c512} @dt=0x55573eb083c0@(G/wu32/4)  4'h2
    1:2:3:1:3:2:3:3:3:3:3:3:3: CONST 0x55573e7d0720 <e108397> {c511} @dt=0x55573eb083c0@(G/wu32/4)  4'h1
    1:2:3:1:3:3: CONST 0x55573e7d08d0 <e108496> {c571} @dt=0x55573eb083c0@(G/wu32/4)  4'hf
    1:2:3:2: VARREF 0x55573e7bdd00 <e108512> {c503} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3: ASSIGNW 0x55573e556b20 <e108516> {c491} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:1: VARREF 0x55573e556be0 <e108514> {c491} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3:2: VARREF 0x55573e556d00 <e108515> {c491} @dt=0x55573eb083c0@(G/wu32/4)  byteenable [LV] => VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x55573eb1b7d0 <e101761> {r11}  _combo__TOP__8 [STATICU]
    1:2:3: COMMENT 0x55573eadfd10 <e96416> {r11}  ALWAYS
    1:2:3: IF 0x55573e7e7be0 <e96418> {r12}
    1:2:3:1: VARREF 0x55573e7e7ac0 <e108517> {r12} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGN 0x55573e7f9f80 <e74223> {r13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CONST 0x55573e7fa040 <e39678> {r13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55573e7fa1b0 <e39679> {r13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:3: IF 0x55573e7fc880 <e74248> {r15}
    1:2:3:3:1: AND 0x55573ec1b4e0 <e131082> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec1b250 <e131074> {r15} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:1:2: CCAST 0x55573ec63540 <e137631#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573e7fc3d0 <e137626#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2: IF 0x55573e7d9c00 <e74303> {r15}
    1:2:3:3:2:1: AND 0x55573ec1b0b0 <e131060> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ec1ae20 <e131052> {r15} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:1:2: CCAST 0x55573ec636e0 <e137640#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573e7d9780 <e137635#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:2: ASSIGN 0x55573e7da4e0 <e74309> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x55573e7da5a0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:2:2: VARREF 0x55573e7da6f0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3: IF 0x55573e7dd730 <e74339> {r15}
    1:2:3:3:2:3:1: AND 0x55573ec1ac80 <e131038> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1: CONST 0x55573ec1a9f0 <e131030> {r15} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:1:2: CCAST 0x55573ec63880 <e137649#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:2:1: VARREF 0x55573e7dd280 <e137644#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:2: ASSIGN 0x55573e7ddfe0 <e74345> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x55573e7de0a0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:2:2: VARREF 0x55573e7de1f0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3: IF 0x55573e7e0250 <e74365> {r15}
    1:2:3:3:2:3:3:1: AND 0x55573ec1a850 <e131016> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:1:1: CONST 0x55573ec1a5c0 <e131008> {r15} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:1:2: CCAST 0x55573ec63a20 <e137658#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:1:2:1: VARREF 0x55573e7dfdc0 <e137653#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2: IF 0x55573e7e29f0 <e74390> {r15}
    1:2:3:3:2:3:3:2:1: AND 0x55573ec15560 <e130460> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:1:1: CONST 0x55573ec152d0 <e130452> {r15} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:1:2: CCAST 0x55573ec63bc0 <e137667#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:2:1:2:1: VARREF 0x55573e7e2540 <e137662#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2: ASSIGN 0x55573e7e2b10 <e74391> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1: COND 0x55573e7e2bd0 <e72267> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:1: AND 0x55573eb5c550 <e108737> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:1:1: CONST 0x55573eb5c300 <e108733> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:1:2: CCAST 0x55573ec63d60 <e137677#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:1:2:1: VARREF 0x55573e7e2d60 <e137671#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2:1:2: VARREF 0x55573e7e31f0 <e72264> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3: COND 0x55573e7e3340 <e72265> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1: AND 0x55573ec13060 <e130204> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1:1: CONST 0x55573ec12dd0 <e130196> {r52} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:2:1:3:1:2: CCAST 0x55573ec63f00 <e137686#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:1:2:1: VARREF 0x55573e7e34d0 <e137681#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2: COND 0x55573e8042f0 <e72248> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1: AND 0x55573ec12c30 <e130182> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1:1: CONST 0x55573ec129a0 <e130174> {r52} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:2:1:3:2:1:2: CCAST 0x55573ec640a0 <e137695#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:1:2:1: VARREF 0x55573e7d32f0 <e137690#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2: COND 0x55573e7f5230 <e72232> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1: AND 0x55573ec115a0 <e130043> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:1: CONST 0x55573ec11350 <e130035> {r52} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2: CCAST 0x55573ec64240 <e137704#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2:1: VARREF 0x55573e822fe0 <e137699#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2: COND 0x55573e7f5110 <e72170> {r53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1: AND 0x55573eb5a3a0 <e108580> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:1: CONST 0x55573eb5a150 <e108576> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2: CCAST 0x55573ec643e0 <e137714#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2:1: VARREF 0x55573e8233e0 <e137708#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:2: VARREF 0x55573e8237e0 <e72131> {r53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3: OR 0x55573ebbf910 <e120308> {r54} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1: AND 0x55573eb59d80 <e129855> {r54} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:1: CONST 0x55573ec102d0 <e129927> {r54} @dt=0x55573dee44c0@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:2: VARREF 0x55573e823900 <e129917> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2: AND 0x55573eb5a090 <e120305> {r54} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:1: CONST 0x55573eb59e40 <e108563> {r54} @dt=0x55573dee44c0@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2: SHIFTR 0x55573ebbf380 <e120283> {r54} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:1: VARREF 0x55573e823d00 <e120274> {r54} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:2: CONST 0x55573e823e20 <e120275> {r54} @dt=0x55573eab0b30@(G/swu32/5)  5'h8
    1:2:3:3:2:3:3:2:2:1:3:2:2:3: COND 0x55573e7eaeb0 <e72171> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1: AND 0x55573eb5acd0 <e108625> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:1: CONST 0x55573eb5aa80 <e108621> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2: CCAST 0x55573ec64580 <e137724#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2:1: VARREF 0x55573e824100 <e137718#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:2: VARREF 0x55573e824500 <e72154> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3: OR 0x55573ebc02a0 <e120381> {r55} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1: AND 0x55573eb5a6b0 <e129950> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:1: CONST 0x55573ec11100 <e130022> {r55} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:2: VARREF 0x55573e824620 <e130012> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2: AND 0x55573eb5a9c0 <e120378> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:1: CONST 0x55573eb5a770 <e108608> {r55} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2: SHIFTR 0x55573ebbfd10 <e120356> {r55} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:1: VARREF 0x55573e824a20 <e120347> {r55} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:2: CONST 0x55573e824b40 <e120348> {r55} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:3:2:3:3:2:2:1:3:2:3: COND 0x55573e7d3f80 <e72233> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1: AND 0x55573ec12800 <e130160> {r52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:1: CONST 0x55573ec125b0 <e130152> {r52} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2: CCAST 0x55573ec64720 <e137733#> {r52} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2:1: VARREF 0x55573e824e20 <e137728#> {r52} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:2: VARREF 0x55573e825220 <e72216> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3: COND 0x55573e7e9960 <e72217> {r57} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1: AND 0x55573eb5b910 <e108685> {r52} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:1: CONST 0x55573eb5b6c0 <e108681> {r52} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2: CCAST 0x55573ec648c0 <e137743#> {r52} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2:1: VARREF 0x55573e825340 <e137737#> {r52} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:2: VARREF 0x55573e825740 <e72200> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3: OR 0x55573ebc0e10 <e120471> {r56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1: AND 0x55573eb5b2f0 <e130067> {r56} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:1: CONST 0x55573ec12360 <e130139> {r56} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:2: VARREF 0x55573e8259f0 <e130129> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2: AND 0x55573eb5b600 <e120468> {r56} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:1: CONST 0x55573eb5b3b0 <e108668> {r56} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2: SHIFTR 0x55573ebc0840 <e120446> {r56} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:1: VARREF 0x55573e825ec0 <e120437> {r56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:2: CONST 0x55573e825fe0 <e120438> {r56} @dt=0x55573eab0b30@(G/swu32/5)  5'h18
    1:2:3:3:2:3:3:2:2:1:3:3: VARREF 0x55573e8262c0 <e72249> {r57} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:2: VARREF 0x55573e8263e0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3: IF 0x55573e826b50 <e74396> {r15}
    1:2:3:3:2:3:3:2:3:1: AND 0x55573eb5ea10 <e108917> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:1:1: CONST 0x55573eb5e7c0 <e108913> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:1:2: CCAST 0x55573ec64a60 <e137753#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:1:2:1: VARREF 0x55573e826750 <e137747#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:3:2: ASSIGN 0x55573e827340 <e74402> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1: AND 0x55573eb5c860 <e120510> {r40} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1:1: CONST 0x55573eb5c610 <e108750> {r40} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:3:2:1:2: VARREF 0x55573e827590 <e130220> {r40} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:2:2: VARREF 0x55573e827990 <e39924> {r40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55573e827ab0 <e74403> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: COND 0x55573e827b70 <e72514> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: AND 0x55573ec15130 <e130431> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1:1: CONST 0x55573ec14ea0 <e130423> {r27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:3:3:1:1:2: CCAST 0x55573ec64c00 <e137762#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:1:2:1: VARREF 0x55573e827d00 <e137757#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2: COND 0x55573e828100 <e72511> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1: AND 0x55573ec13b50 <e130289> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1:1: CONST 0x55573ec138c0 <e130281> {r27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:2:1:2: CCAST 0x55573ec64da0 <e137771#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:1:2:1: VARREF 0x55573e828290 <e137766#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:2: VARREF 0x55573e828690 <e72347> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3: COND 0x55573e8287b0 <e72348> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1: AND 0x55573ec13720 <e130267> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:1: CONST 0x55573ec13490 <e130259> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2: CCAST 0x55573ec64f40 <e137780#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2:1: VARREF 0x55573e828940 <e137775#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:2: VARREF 0x55573e828d40 <e72331> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3: COND 0x55573e828e60 <e72332> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1: AND 0x55573eb5cb70 <e108775> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:1: CONST 0x55573eb5c920 <e108771> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2: CCAST 0x55573ec650e0 <e137790#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2:1: VARREF 0x55573e828ff0 <e137784#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:2: VARREF 0x55573e8293f0 <e72315> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3: SHIFTR 0x55573e829510 <e130246> {r31} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:1: VARREF 0x55573e8295d0 <e39811> {r31} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:2: CONST 0x55573e8296f0 <e39821> {r31} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:2:3:3:1:3: COND 0x55573e829860 <e72512> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1: AND 0x55573ec14d00 <e130409> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1:1: CONST 0x55573ec14a70 <e130401> {r27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:3:1:2: CCAST 0x55573ec65280 <e137799#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:1:2:1: VARREF 0x55573e8299f0 <e137794#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2: COND 0x55573e829df0 <e72495> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1: AND 0x55573ec14210 <e130338> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:1: CONST 0x55573ec13f80 <e130330> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2: CCAST 0x55573ec65420 <e137808#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2:1: VARREF 0x55573e829f80 <e137803#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:2: VARREF 0x55573e82a380 <e72400> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3: COND 0x55573e82a4a0 <e72401> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1: AND 0x55573eb5d4a0 <e108820> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:1: CONST 0x55573eb5d250 <e108816> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2: CCAST 0x55573ec655c0 <e137818#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2:1: VARREF 0x55573e82a630 <e137812#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:2: VARREF 0x55573e82aa30 <e72384> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3: SHIFTR 0x55573e82ab50 <e130317> {r30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:1: VARREF 0x55573e82ac10 <e39796> {r30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:2: CONST 0x55573e82ad30 <e39806> {r30} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:2:3:3:1:3:3: COND 0x55573e82aea0 <e72496> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1: AND 0x55573ec148d0 <e130387> {r27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:1: CONST 0x55573ec14640 <e130379> {r27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2: CCAST 0x55573ec65760 <e137827#> {r27} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2:1: VARREF 0x55573e82b030 <e137822#> {r27} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2: COND 0x55573e82b430 <e72479> {r32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1: AND 0x55573eb5dac0 <e108850> {r27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:1: CONST 0x55573eb5d870 <e108846> {r27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2: CCAST 0x55573ec65900 <e137837#> {r27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2:1: VARREF 0x55573e82b5c0 <e137831#> {r27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:2: VARREF 0x55573e82b9c0 <e72430> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3: SHIFTR 0x55573e82bae0 <e130366> {r29} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:1: VARREF 0x55573e82bba0 <e39781> {r29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:2: CONST 0x55573e82bcc0 <e39791> {r29} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:2:3:3:1:3:3:3: VARREF 0x55573e82be30 <e72480> {r28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55573e82bf50 <e39826> {r32} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55573e82c070 <e113803> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: AND 0x55573ec35110 <e133523> {r34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: CONST 0x55573ec351d0 <e108900> {r34} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:3:3:1:2: VARREF 0x55573ec35340 <e130440> {r34} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55573e82c6c0 <e39853> {r34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3: IF 0x55573e82dc70 <e74419> {r15}
    1:2:3:3:2:3:3:3:1: AND 0x55573ec1a420 <e130994> {r15} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:1:1: CONST 0x55573ec1a190 <e130986> {r15} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:1:2: CCAST 0x55573ec65aa0 <e137846#> {r15} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:3:1:2:1: VARREF 0x55573e82d870 <e137841#> {r15} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2: ASSIGN 0x55573e82dd40 <e74420> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1: COND 0x55573e82de00 <e72804> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:1: AND 0x55573eb61800 <e109142> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:1:1: CONST 0x55573eb615b0 <e109138> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:1:2: CCAST 0x55573ec65c40 <e137856#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:1:2:1: VARREF 0x55573e82df90 <e137850#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2:1:2: VARREF 0x55573e82e390 <e72801> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3: COND 0x55573e82e4b0 <e72802> {r47} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1: AND 0x55573ec17520 <e130690> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1:1: CONST 0x55573ec17290 <e130682> {r43} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:1:2: CCAST 0x55573ec65de0 <e137865#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:1:2:1: VARREF 0x55573e82e640 <e137860#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:2: VARREF 0x55573e82ea40 <e72785> {r47} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3: COND 0x55573e82eb60 <e72786> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1: AND 0x55573ec170f0 <e130668> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1:1: CONST 0x55573ec16e60 <e130660> {r43} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:2:1:3:3:1:2: CCAST 0x55573ec65f80 <e137874#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:1:2:1: VARREF 0x55573e82ecf0 <e137869#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2: COND 0x55573e82f0f0 <e72769> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1: AND 0x55573ec15e90 <e130534> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:1: CONST 0x55573ec15c00 <e130526> {r43} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2: CCAST 0x55573ec66120 <e137883#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2:1: VARREF 0x55573e82f280 <e137878#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2: COND 0x55573e82f680 <e72684> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1: AND 0x55573eb5f650 <e108985> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:1: CONST 0x55573eb5f400 <e108981> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2: CCAST 0x55573ec662c0 <e137893#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2:1: VARREF 0x55573e82f810 <e137887#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2: OR 0x55573ebc3380 <e120843> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1: AND 0x55573eb5f030 <e130498> {r46} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:1: CONST 0x55573ec15970 <e130506> {r46} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2: SHIFTL 0x55573ec15700 <e130497> {r46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:1: VARREF 0x55573e82fda0 <e130494> {r46} @dt=0x55573eaafaa0@(G/wu32/24)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:2: CONST 0x55573ebc2f50 <e130495> {r46} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2: AND 0x55573eb5f340 <e120840> {r46} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:1: CONST 0x55573eb5f0f0 <e108968> {r46} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:2: VARREF 0x55573e830270 <e130514> {r46} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:3: VARREF 0x55573e830670 <e72669> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:3: VARREF 0x55573e830790 <e72685> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3: COND 0x55573e8308b0 <e72770> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1: AND 0x55573ec16cc0 <e130646> {r43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:1: CONST 0x55573ec16a30 <e130638> {r43} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2: CCAST 0x55573ec66460 <e137902#> {r43} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2:1: VARREF 0x55573e830a40 <e137897#> {r43} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2: COND 0x55573e830e40 <e72753> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1: AND 0x55573eb60290 <e109045> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:1: CONST 0x55573eb60040 <e109041> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2: CCAST 0x55573ec66600 <e137912#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2:1: VARREF 0x55573e830fd0 <e137906#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2: OR 0x55573ebc3ef0 <e120933> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1: AND 0x55573eb5fc70 <e130565> {r45} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:1: CONST 0x55573ec162a0 <e130573> {r45} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2: SHIFTL 0x55573ec16030 <e130564> {r45} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:1: VARREF 0x55573e831560 <e130561> {r45} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:2: CONST 0x55573ebc3ac0 <e130562> {r45} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2: AND 0x55573eb5ff80 <e120930> {r45} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:1: CONST 0x55573eb5fd30 <e109028> {r45} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:2: VARREF 0x55573e831ab0 <e130581> {r45} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:3: VARREF 0x55573e831f60 <e72715> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3: COND 0x55573e8320b0 <e72754> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1: AND 0x55573eb60bc0 <e109090> {r43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:1: CONST 0x55573eb60970 <e109086> {r43} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2: CCAST 0x55573ec667a0 <e137922#> {r43} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2:1: VARREF 0x55573e832240 <e137916#> {r43} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2: OR 0x55573ebc48c0 <e121006> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1: AND 0x55573eb605a0 <e130610> {r44} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:1: CONST 0x55573ec167a0 <e130618> {r44} @dt=0x55573dee44c0@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2: SHIFTL 0x55573ec16530 <e130609> {r44} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:1: VARREF 0x55573e832880 <e130606> {r44} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:2: CONST 0x55573ebc4490 <e130607> {r44} @dt=0x55573dee44c0@(G/w32)  32'h18
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2: AND 0x55573eb608b0 <e121003> {r44} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:1: CONST 0x55573eb60660 <e109073> {r44} @dt=0x55573dee44c0@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:2: VARREF 0x55573e832e00 <e130626> {r44} @dt=0x55573eaafaa0@(G/wu32/24)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:3: VARREF 0x55573e8332b0 <e72738> {r48} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:2: VARREF 0x55573e833400 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3: IF 0x55573e833c60 <e74425> {r15}
    1:2:3:3:2:3:3:3:3:1: AND 0x55573eb64900 <e109380> {r15} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:1:1: CONST 0x55573eb646b0 <e109376> {r15} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:1:2: CCAST 0x55573ec66940 <e137932#> {r15} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:1:2:1: VARREF 0x55573e8337b0 <e137926#> {r15} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:3:2: ASSIGN 0x55573e834560 <e74431> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1: OR 0x55573ebc5350 <e121089> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1: AND 0x55573eb61e20 <e130714> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:1: CONST 0x55573ec17930 <e130722> {r37} @dt=0x55573dee44c0@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:3:2:1:1:2: SHIFTL 0x55573ec176c0 <e130713> {r37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1: NEGATE 0x55573ebc4cc0 <e130710> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1: CCAST 0x55573ec66ae0 <e137941#> {r37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1: AND 0x55573eb61b10 <e137936#> {r37} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:1: CONST 0x55573eb618c0 <e109156> {r37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2: SHIFTR 0x55573ebc4b20 <e121038> {r37} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:1: VARREF 0x55573e834870 <e121029> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:2: CONST 0x55573e8349c0 <e121030> {r37} @dt=0x55573eab0b30@(G/swu32/5)  5'hf
    1:2:3:3:2:3:3:3:3:2:1:1:2:2: CONST 0x55573ebc4f20 <e130711> {r37} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:3:2:1:2: AND 0x55573eb62130 <e121086> {r37} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:2:1: CONST 0x55573eb61ee0 <e109184> {r37} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:3:2:1:2:2: VARREF 0x55573e834fa0 <e130730> {r37} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:2: VARREF 0x55573e835450 <e39894> {r37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55573e8355b0 <e74432> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: COND 0x55573e835670 <e73051> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55573ec19af0 <e130941> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55573ec19860 <e130933> {r17} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:1:2: CCAST 0x55573ec66c80 <e137950#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: VARREF 0x55573e835800 <e137945#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2: COND 0x55573e835cb0 <e73048> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1: AND 0x55573ec18510 <e130799> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1:1: CONST 0x55573ec18280 <e130791> {r17} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:2:1:2: CCAST 0x55573ec66e20 <e137959#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:1:2:1: VARREF 0x55573e835e40 <e137954#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55573e8362f0 <e72884> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3: COND 0x55573e836440 <e72885> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1: AND 0x55573ec180e0 <e130777> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:1: CONST 0x55573ec17e50 <e130769> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2: CCAST 0x55573ec66fc0 <e137968#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2:1: VARREF 0x55573e8365d0 <e137963#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:2: VARREF 0x55573e836a80 <e72868> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3: COND 0x55573e836bd0 <e72869> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1: AND 0x55573eb62440 <e109209> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:1: CONST 0x55573eb621f0 <e109205> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2: CCAST 0x55573ec67160 <e137978#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2:1: VARREF 0x55573e836d60 <e137972#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:2: VARREF 0x55573e837210 <e72852> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3: SHIFTR 0x55573e837360 <e130756> {r21} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:1: VARREF 0x55573e837420 <e39719> {r21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:2: CONST 0x55573e837570 <e39729> {r21} @dt=0x55573e2b6260@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:3:3:3:1:3: COND 0x55573e837720 <e73049> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1: AND 0x55573ec196c0 <e130919> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1:1: CONST 0x55573ec19430 <e130911> {r17} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:3:1:2: CCAST 0x55573ec67300 <e137987#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:1:2:1: VARREF 0x55573e8378b0 <e137982#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2: COND 0x55573e837d60 <e73032> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1: AND 0x55573ec18bd0 <e130848> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:1: CONST 0x55573ec18940 <e130840> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2: CCAST 0x55573ec674a0 <e137996#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55573e837ef0 <e137991#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:2: VARREF 0x55573e8383a0 <e72937> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3: COND 0x55573e8384f0 <e72938> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1: AND 0x55573eb62d70 <e109254> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55573eb62b20 <e109250> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec67640 <e138006#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573e838680 <e138000#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:2: VARREF 0x55573e838b30 <e72921> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3: SHIFTR 0x55573e838c80 <e130827> {r20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:1: VARREF 0x55573e838d40 <e39704> {r20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:2: CONST 0x55573e838e90 <e39714> {r20} @dt=0x55573e2b6260@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:3:3:3:1:3:3: COND 0x55573e839040 <e73033> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1: AND 0x55573ec19290 <e130897> {r17} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:1: CONST 0x55573ec19000 <e130889> {r17} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2: CCAST 0x55573ec677e0 <e138015#> {r17} @dt=0x55573eb083c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2:1: VARREF 0x55573e8391d0 <e138010#> {r17} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2: COND 0x55573e839680 <e73016> {r22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1: AND 0x55573eb63390 <e109284> {r17} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:1: CONST 0x55573eb63140 <e109280> {r17} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2: CCAST 0x55573ec67980 <e138025#> {r17} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2:1: VARREF 0x55573e839810 <e138019#> {r17} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:2: VARREF 0x55573e839cc0 <e72967> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3: SHIFTR 0x55573e839e10 <e130876> {r19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:1: VARREF 0x55573e839ed0 <e39689> {r19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:2: CONST 0x55573e83a020 <e39699> {r19} @dt=0x55573e2b6260@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:3:3:3:1:3:3:3: VARREF 0x55573e83a1d0 <e73017> {r18} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55573e83a320 <e39734> {r22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55573e83a480 <e113892> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: OR 0x55573ec354a0 <e133525> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55573ec35560 <e130958> {r24} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55573ec35620 <e130966> {r24} @dt=0x55573dee44c0@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:3:3:1:1:2: SHIFTL 0x55573ec357d0 <e130957> {r24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: NEGATE 0x55573ec35890 <e130954> {r24} @dt=0x55573eaafaa0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1: CCAST 0x55573ec67b20 <e138034#> {r24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1: AND 0x55573ec35950 <e138029#> {r24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:1: CONST 0x55573ec35a10 <e109335> {r24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2: SHIFTR 0x55573ec35bc0 <e121257> {r24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:1: VARREF 0x55573ec35c80 <e121248> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:2: CONST 0x55573ec35de0 <e121249> {r24} @dt=0x55573eab0b30@(G/swu32/5)  5'h7
    1:2:3:3:2:3:3:3:3:3:1:1:2:2: CONST 0x55573ec35f90 <e130955> {r24} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:2: AND 0x55573ec36140 <e121305> {r24} @dt=0x55573eaaf9c0@(G/wu32/8)
    1:2:3:3:2:3:3:3:3:3:1:2:1: CONST 0x55573ec36200 <e109363> {r24} @dt=0x55573dee44c0@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55573ec363b0 <e130974> {r24} @dt=0x55573eaaf9c0@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55573e83b390 <e39772> {r24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:3: ASSIGN 0x55573e83b4f0 <e74434> {r61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1: VARREF 0x55573e83b5b0 <e40116> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:3:2: VARREF 0x55573e83b6d0 <e40117> {r61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3: ASSIGN 0x55573e83b830 <e74435> {r64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1: VARREF 0x55573e83b8f0 <e40119> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2: VARREF 0x55573e83ba50 <e40120> {r64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: ASSIGNW 0x55573e648130 <e95223> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e6481f0 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec67cc0 <e138043#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e6482b0 <e138038#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55573e6483d0 <e38610> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:1:3: VARREF 0x55573e648530 <e38611> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55573e648680 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x55573eadfdf0 <e96424> {c493}  ALWAYS
    1:2:3: ASSIGN 0x55573e7ba0d0 <e96426> {c496} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e7ba190 <e53591> {c496} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: EQ 0x55573e7ba250 <e109449> {c495} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CONST 0x55573e7ba310 <e109447> {c495} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h2
    1:2:3:1:1:2: CCAST 0x55573ec67e60 <e138052#> {c495} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e7ba4c0 <e138047#> {c495} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2: VARREF 0x55573e7ba5e0 <e53588> {c496} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55573e7ba700 <e53589> {c498} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: EQ 0x55573e7ba7c0 <e109452> {c497} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55573e7ba880 <e109450> {c497} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec68000 <e138061#> {c497} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e7baa30 <e138056#> {c497} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:2: VARREF 0x55573e7bab50 <e53572> {c498} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3: ARRAYSEL 0x55573e9119f0 <e83947> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: VARREF 0x55573e920010 <e27568> {l23} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:3:2: CONST 0x55573e911ab0 <e109453> {l23} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x55573e7bad90 <e34246> {c496} @dt=0x55573dee44c0@(G/w32)  register_v0 [LV] => VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55573eadfed0 <e96432> {q23}  ALWAYS
    1:2:3: ASSIGN 0x55573e8092d0 <e96434> {q30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e809390 <e71027> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: AND 0x55573ec1c170 <e131169> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ec1bee0 <e131161> {q24} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55573ec681a0 <e138070#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e809520 <e138065#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55573e809920 <e71024> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:1: AND 0x55573ec1b910 <e131111> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55573ec1b680 <e131103> {q24} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55573ec68340 <e138079#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573e809ab0 <e138074#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x55573e809eb0 <e70939> {q30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55573e80a020 <e70940> {q30} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55573eb65b60 <e109472> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55573eb65910 <e109468> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55573ec684e0 <e138089#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55573e80a1b0 <e138083#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x55573e80a5b0 <e70923> {q30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55573e80a720 <e70924> {q29} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x55573e80a840 <e71025> {q28} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: AND 0x55573ec1bd40 <e131147> {q24} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ec1bab0 <e131139> {q24} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec68680 <e138098#> {q24} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e80a9d0 <e138093#> {q24} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x55573e80add0 <e71008> {q28} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1: AND 0x55573eb66180 <e109502> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55573eb65f30 <e109498> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55573ec68820 <e138108#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573e80af60 <e138102#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55573e80b360 <e70969> {q28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55573e80b480 <e70970> {q27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55573e80b5a0 <e71009> {q26} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: AND 0x55573eb66490 <e109517> {q24} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573eb66240 <e109513> {q24} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55573ec689c0 <e138118#> {q24} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573e80b730 <e138112#> {q24} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55573e80bb30 <e70992> {q26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55573e80bc50 <e70993> {q25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x55573e80bda0 <e39598> {q30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x55573eadffb0 <e96440> {q23}  ALWAYS
    1:2:3: ASSIGN 0x55573e80bef0 <e96442> {q38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e80bfb0 <e71165> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:1: AND 0x55573ec1ce00 <e131256> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1:1: CONST 0x55573ec1cb70 <e131248> {q32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55573ec68b60 <e138127#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e80c140 <e138122#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55573e80c570 <e71162> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:1: AND 0x55573ec1c5a0 <e131198> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55573ec1c310 <e131190> {q32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55573ec68d00 <e138136#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573e80c700 <e138131#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x55573e80cb30 <e71077> {q38} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55573e80cca0 <e71078> {q38} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55573eb66dc0 <e109562> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55573eb66b70 <e109558> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55573ec68ea0 <e138146#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55573e80ce30 <e138140#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x55573e80d2a0 <e71061> {q38} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55573e80d450 <e71062> {q37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x55573e80d5a0 <e71163> {q36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: AND 0x55573ec1c9d0 <e131234> {q32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55573ec1c740 <e131226> {q32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55573ec69040 <e138155#> {q32} @dt=0x55573eb109b0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e80d730 <e138150#> {q32} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x55573e80dbe0 <e71146> {q36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:2:1: AND 0x55573eb673e0 <e109592> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55573eb67190 <e109588> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55573ec691e0 <e138165#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55573e80dd70 <e138159#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55573e80e220 <e71107> {q36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55573e80e340 <e71108> {q35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55573e80e490 <e71147> {q34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: AND 0x55573eb676f0 <e109607> {q32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573eb674a0 <e109603> {q32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55573ec69380 <e138175#> {q32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573e80e620 <e138169#> {q32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55573e80ead0 <e71130> {q34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55573e80ec20 <e71131> {q33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x55573e80ed70 <e39631> {q38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x55573e80ee90 <e73845> {q41} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e80ef50 <e71264> {q41} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: EQ 0x55573e80f010 <e109636> {q41} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x55573e80f0d0 <e109634> {q41} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:1:1:2: CCAST 0x55573ec69520 <e138184#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e80f280 <e138179#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55573e80f3d0 <e71261> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x55573e80f4f0 <e71262> {q42} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: EQ 0x55573e80f5b0 <e109639> {q42} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55573e80f670 <e109637> {q42} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: CCAST 0x55573ec696c0 <e138193#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55573e80f820 <e138188#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55573e80f970 <e71245> {q42} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x55573e80fac0 <e71246> {q43} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:1: EQ 0x55573e80fb80 <e109642> {q43} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55573e80fc40 <e109640> {q43} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: CCAST 0x55573ec69860 <e138202#> {q40} @dt=0x55573ead91e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55573e80fdf0 <e138197#> {q40} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x55573e95f470 <e84554> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:3:2:1: CCAST 0x55573ec69a00 <e138211#> {c325} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:3:3:2:1:1: CONST 0x55573e95f530 <e138206#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x55573e95f6a0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x55573e810060 <e71230> {q44} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55573e810210 <e39636> {q41} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: ASSIGN 0x55573e810360 <e73846> {q46} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: VARREF 0x55573e810420 <e39658> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:2: VARREF 0x55573e810580 <e39659> {q46} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [LV] => VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x55573eae0090 <e96448> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55573e812570 <e96450> {e30} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CONST 0x55573e812630 <e43425> {e30} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55573e8127e0 <e37049> {e30} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55573e817b10 <e73922> {e32}
    1:2:3:1: AND 0x55573ec225f0 <e131809> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec22360 <e131801> {e32} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec69ba0 <e138220#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573e817660 <e138215#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55573e81bb80 <e73962> {e32}
    1:2:3:2:1: AND 0x55573ec1f7e0 <e131518> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec1f550 <e131510> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec69d40 <e138229#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573e81b6d0 <e138224#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55573e81c340 <e73967> {e32}
    1:2:3:2:2:1: AND 0x55573ec1da90 <e131329> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55573ec1d800 <e131321> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55573ec69ee0 <e138238#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55573e81bec0 <e138233#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55573e81f330 <e73997> {e32}
    1:2:3:2:2:2:1: AND 0x55573ec1d660 <e131307> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55573ec1d3d0 <e131299> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55573ec6a080 <e138247#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55573e81ee80 <e138242#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55573e821b10 <e74022> {e32}
    1:2:3:2:2:2:2:1: AND 0x55573ec1d230 <e131285> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55573ec1cfa0 <e131277> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55573ec6a220 <e138256#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55573e821660 <e138251#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x55573e821c30 <e74023> {e68} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x55573e821cf0 <e71329> {e68} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x55573eb68020 <e109667> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55573eb67dd0 <e109663> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55573ec6a3c0 <e138266#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55573e821e80 <e138260#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55573e822310 <e71326> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x55573e822460 <e71327> {e67} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55573e8225b0 <e37415> {e68} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x55573e7b38c0 <e74025> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x55573e7ee0f0 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x55573e7ee260 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x55573e808670 <e74026> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:3:1: CONST 0x55573e7ebb70 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x55573e7ebce0 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x55573e802730 <e74027> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: COND 0x55573e8027f0 <e71605> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1: AND 0x55573ec1f3b0 <e131496> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x55573ec1f120 <e131488> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: CCAST 0x55573ec6a560 <e138275#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:1:2:1: VARREF 0x55573e7f70f0 <e138270#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x55573e7f2820 <e71602> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x55573ec1e2f0 <e131380> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x55573ec1e060 <e131372> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: CCAST 0x55573ec6a700 <e138284#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1:2:1: VARREF 0x55573e7f02c0 <e138279#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x55573e802430 <e71425> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x55573e8025e0 <e71426> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x55573ec1dec0 <e131358> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x55573ec1dc30 <e131350> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: CCAST 0x55573ec6a8a0 <e138293#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:3:1:2:1: VARREF 0x55573e804b20 <e138288#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x55573e7f6fa0 <e71409> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x55573eb68c60 <e109729> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x55573eb68a10 <e109725> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: CCAST 0x55573ec6aa40 <e138303#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:2:3:2:1:2:1: VARREF 0x55573e7f23b0 <e138297#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x55573e7edc80 <e71393> {e64} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x55573e7e48b0 <e109715> {e64} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x55573e7e4970 <e37338> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x55573e8046b0 <e37339> {e64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x55573e802130 <e40819> {e64} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x55573e7ffd30 <e40831> {e64} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x55573e7ffee0 <e71394> {e63} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x55573e8022e0 <e109716> {e63} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x55573e804800 <e37304> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x55573e7f6af0 <e37305> {e63} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x55573e7f6c10 <e40771> {e63} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x55573e7f20b0 <e40783> {e63} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x55573e7ed7f0 <e71410> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x55573e7ed9a0 <e71603> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x55573ec1ef80 <e131474> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x55573ec1ecf0 <e131466> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: CCAST 0x55573ec6abe0 <e138312#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:1:2:1: VARREF 0x55573e7e45b0 <e138307#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x55573e804560 <e71586> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x55573ec1e720 <e131416> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x55573ec1e490 <e131408> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: CCAST 0x55573ec6ad80 <e138321#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:2:1:2:1: VARREF 0x55573e801f00 <e138316#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x55573e7f69a0 <e71501> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x55573eb69590 <e109774> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x55573eb69340 <e109770> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: CCAST 0x55573ec6af20 <e138331#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:2:1:2:1: VARREF 0x55573e7ed4f0 <e138325#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x55573e7e6860 <e71462> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x55573e7e42b0 <e37299> {e62} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x55573e7e4370 <e37297> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x55573e8040b0 <e37298> {e62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x55573e7e4490 <e71463> {e61} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x55573e8041d0 <e37291> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x55573e801b30 <e37292> {e61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x55573e801c80 <e71502> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x55573eb698a0 <e109789> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x55573eb69650 <e109785> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: CCAST 0x55573ec6b0c0 <e138341#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:3:1:2:1: VARREF 0x55573e7ff800 <e138335#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x55573e7f66a0 <e71485> {e60} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x55573e7ed1f0 <e37285> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x55573e7ed310 <e37286> {e60} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x55573e7f8aa0 <e71486> {e59} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x55573e7eac70 <e37279> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x55573e7ead90 <e37280> {e59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x55573e7e3fb0 <e71587> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x55573ec1eb50 <e131452> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x55573ec1e8c0 <e131444> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: CCAST 0x55573ec6b260 <e138350#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:3:1:2:1: VARREF 0x55573e8061b0 <e138345#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x55573e8019e0 <e71570> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x55573eb69ec0 <e109819> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x55573eb69c70 <e109815> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: CCAST 0x55573ec6b400 <e138360#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:2:1:2:1: VARREF 0x55573e806300 <e138354#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x55573e7f87a0 <e71531> {e58} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x55573e7f61f0 <e37273> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x55573e7f6310 <e37274> {e58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x55573e7e4140 <e71532> {e57} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x55573e7ea970 <e37267> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x55573e7eaac0 <e37268> {e57} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x55573e7ff5c0 <e71571> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x55573eb6a1d0 <e109834> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x55573eb69f80 <e109830> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: CCAST 0x55573ec6b5a0 <e138370#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:3:1:2:1: VARREF 0x55573e7e3d80 <e138364#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x55573e803c60 <e71554> {e56} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x55573e801530 <e37261> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x55573e801650 <e37262> {e56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x55573e806060 <e71555> {e55} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x55573e7ff130 <e37255> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x55573e7ff250 <e37256> {e55} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x55573e7f5ef0 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55573e7eeba0 <e74057> {e32}
    1:2:3:3:1: AND 0x55573ec221c0 <e131787> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec21f30 <e131779> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec6b740 <e138379#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573e7f0eb0 <e138374#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55573e7b40c0 <e74087> {e32}
    1:2:3:3:2:1: AND 0x55573ec20470 <e131584> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ec201e0 <e131576> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55573ec6b8e0 <e138388#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573e802bc0 <e138383#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55573e806e70 <e74117> {e32}
    1:2:3:3:2:2:1: AND 0x55573ec1fc10 <e131540> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55573ec1f980 <e131532> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55573ec6ba80 <e138397#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55573e804d80 <e138392#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55573e806f40 <e74118> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55573e807000 <e43532> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55573e8071b0 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55573e7f3bb0 <e74149> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1: COND 0x55573e7f3c70 <e71785> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55573ec20040 <e131562> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55573ec1fdb0 <e131554> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55573ec6bc20 <e138406#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55573e7f3e00 <e138401#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55573e7f4200 <e71782> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55573e7f4370 <e71783> {e44} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55573e7f4490 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55573e7f45e0 <e74150> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1: COND 0x55573e7f46a0 <e72048> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1: AND 0x55573ec21d90 <e131765> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55573ec21b00 <e131757> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55573ec6bdc0 <e138415#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55573e7f4830 <e138410#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55573e7e9d50 <e72045> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55573ec20cd0 <e131628> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55573ec20a40 <e131620> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55573ec6bf60 <e138424#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55573e7e9e10 <e138419#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55573e7ea240 <e71868> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55573e7ea3f0 <e71869> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55573ec208a0 <e131606> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55573ec20610 <e131598> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55573ec6c100 <e138433#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55573e7ea580 <e138428#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55573e7f8da0 <e71852> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55573e7f8f50 <e71853> {e40} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55573e7f90a0 <e72046> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55573ec21960 <e131743> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55573ec216d0 <e131735> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55573ec6c2a0 <e138442#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55573e7f9230 <e138437#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55573e7f96e0 <e72029> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55573ec21100 <e131685> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55573ec20e70 <e131677> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55573ec6c440 <e138451#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55573e7f9870 <e138446#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55573e7fd810 <e71944> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55573eb6c690 <e110014> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55573eb6c440 <e110010> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55573ec6c5e0 <e138461#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55573e7fd8d0 <e138455#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55573e7fdd80 <e71905> {e38} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55573e7fde40 <e37119> {e38} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55573eb6c070 <e109986> {e38} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55573eb6be20 <e109982> {e38} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55573e7fe060 <e131644> {e38} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55573e7ebff0 <e71906> {e37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55573e7ec0b0 <e37102> {e37} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55573eb6c380 <e110001> {e37} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55573eb6c130 <e109997> {e37} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55573e7ec2d0 <e131651> {e37} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55573e7ec780 <e71945> {e69} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55573eb6ccb0 <e110044> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55573eb6ca60 <e110040> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec6c780 <e138471#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573e7ec910 <e138465#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55573e7ecdc0 <e71928> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55573e7ecf70 <e71929> {e36} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55573e7ed030 <e37085> {e36} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55573eb6c9a0 <e110031> {e36} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55573eb6c750 <e110027> {e36} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55573e7eedc0 <e131665> {e36} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55573e7ef270 <e72030> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55573ec21530 <e131721> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55573ec212a0 <e131713> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55573ec6c920 <e138480#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55573e7ef400 <e138475#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55573e7ef8b0 <e72013> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55573eb6d680 <e110089> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55573eb6d3f0 <e110085> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55573ec6cac0 <e138490#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55573e7efa40 <e138484#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55573e7efef0 <e71974> {e35} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55573e7effb0 <e37079> {e35} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55573eb6d330 <e110076> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55573eb6d0a0 <e110072> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55573ebcb4c0 <e122085> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55573e9626b0 <e122076> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55573e962800 <e122077> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55573e7d1150 <e71975> {e69} @dt=0x55573dee44c0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55573e7d1300 <e72014> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55573eb6e070 <e110134> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55573eb6dde0 <e110130> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55573ec6cc60 <e138500#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55573e7d1490 <e138494#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55573e7d1940 <e71997> {e34} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55573e7d1a00 <e37073> {e34} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55573eb6d9d0 <e110106> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55573eb6d740 <e110102> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55573ebcb800 <e122118> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55573e962bb0 <e122109> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55573e962d00 <e122110> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55573e7d1cb0 <e71998> {e33} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55573e7d1d70 <e37067> {e33} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55573eb6dd20 <e110121> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55573eb6da90 <e110117> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55573ebcb9a0 <e122134> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55573e9630b0 <e122125> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55573e963200 <e122126> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55573e7d2020 <e37429> {e69} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55573eae0170 <e96456> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55573e812900 <e96458> {e31} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:1: CONST 0x55573e8129c0 <e43435> {e31} @dt=0x55573dfdcb30@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55573e812b70 <e37063> {e31} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55573e818300 <e73927> {e32}
    1:2:3:1: AND 0x55573ec24af0 <e132047> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec24860 <e132039> {e32} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec6ce00 <e138509#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573e817e50 <e138504#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55573e8193a0 <e73937> {e32}
    1:2:3:2:1: AND 0x55573ec23510 <e131903> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec23280 <e131895> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec6cfa0 <e138518#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573e818ef0 <e138513#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55573e81d340 <e73977> {e32}
    1:2:3:2:2:1: AND 0x55573ec230e0 <e131881> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55573ec22e50 <e131873> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55573ec6d140 <e138527#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55573e81ce90 <e138522#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55573e81eb20 <e73992> {e32}
    1:2:3:2:2:2:1: AND 0x55573ec22cb0 <e131859> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55573ec22a20 <e131851> {e32} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55573ec6d2e0 <e138536#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55573e81e670 <e138531#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55573e820b10 <e74012> {e32}
    1:2:3:2:2:2:2:1: AND 0x55573eb6f7a0 <e110238> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x55573eb6f510 <e110234> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x55573e964370 <e110235> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x55573ebcc1c0 <e122219> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: CCAST 0x55573ec6d480 <e138545#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1:1:1: VARREF 0x55573e820660 <e138540#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x55573e8207b0 <e122210> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x55573e822700 <e84719> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x55573e8227c0 <e71352> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x55573eb6f450 <e110225> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55573eb6f1c0 <e110221> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55573ec6d620 <e138555#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55573e822950 <e138549#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x55573ebcc910 <e131839> {e66} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x55573ebcc500 <e122257> {e66} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: CCAST 0x55573ec6d7c0 <e138564#> {e66} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55573e822ec0 <e138559#> {e66} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x55573ebcc680 <e122258> {e66} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x55573ebccb70 <e122278> {e65} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: CCAST 0x55573ec6d960 <e138573#> {e65} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:3:1:1: VARREF 0x55573e7f73f0 <e138568#> {e65} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55573e7f7510 <e37407> {e66} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x55573e7e3b20 <e74032> {e32}
    1:2:3:3:1: AND 0x55573ec246c0 <e132025> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec24430 <e132017> {e32} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec6db00 <e138582#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573e7f14b0 <e138577#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55573e7ee8a0 <e74067> {e32}
    1:2:3:3:2:1: AND 0x55573ec24290 <e132003> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55573ec24000 <e131995> {e32} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55573ec6dca0 <e138591#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55573e7f55f0 <e138586#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55573e7e4d60 <e74097> {e32}
    1:2:3:3:2:2:1: AND 0x55573eb71570 <e110372> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55573eb712e0 <e110368> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x55573e964430 <e110369> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x55573ebccf70 <e122328> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: CCAST 0x55573ec6de40 <e138600#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1:1:1: VARREF 0x55573e7f4c40 <e138595#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x55573e7f4d60 <e122319> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x55573e7e96f0 <e84729> {e32}
    1:2:3:3:2:2:2:1: AND 0x55573ec23e60 <e131981> {e32} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x55573ec23bd0 <e131973> {e32} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: CCAST 0x55573ec6dfe0 <e138609#> {e32} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:2:2:2:1:2:1: VARREF 0x55573e7e9240 <e138604#> {e32} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x55573e806940 <e74138> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x55573eb704e0 <e110301> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x55573eb70250 <e110297> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: CCAST 0x55573ec6e180 <e138619#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:2:1:2:1: VARREF 0x55573e8064b0 <e138613#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55573e7f0940 <e74144> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x55573ebcd860 <e131933> {e52} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x55573ebcd450 <e122383> {e52} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: CCAST 0x55573ec6e320 <e138628#> {e52} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:1:1:1: DIV 0x55573e7f0ac0 <e138623#> {e52} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1:1: VARREF 0x55573e7f0b80 <e37212> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:1:2: VARREF 0x55573e7f0cd0 <e37213> {e52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x55573ebcd5d0 <e122384> {e52} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55573e7b8b00 <e37230> {e52} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55573e7b8c20 <e113909> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x55573ec36510 <e133527> {e53} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x55573ec365d0 <e37232> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x55573ec36730 <e122404> {e53} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: CCAST 0x55573ec6e4c0 <e138637#> {e53} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:2:1:1: MODDIV 0x55573ec367f0 <e138632#> {e53} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55573ec368b0 <e37245> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:1:2: VARREF 0x55573ec369d0 <e37246> {e53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55573e8076e0 <e37252> {e53} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55573e807840 <e74146> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x55573ebcdf90 <e131954> {e48} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x55573ebcdb80 <e122424> {e48} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: CCAST 0x55573ec6e660 <e138647#> {e48} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:1:1:1: DIVS 0x55573e8079c0 <e138641#> {e48} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1:1: VARREF 0x55573e807a80 <e37169> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:1:2: VARREF 0x55573e807bd0 <e37170> {e48} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x55573ebcdd00 <e122425> {e48} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55573e807ed0 <e37187> {e48} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55573e7b91a0 <e113926> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x55573ec36bb0 <e133529> {e49} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x55573ec36c70 <e37189> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x55573ec36dd0 <e122445> {e49} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: CCAST 0x55573ec6e800 <e138657#> {e49} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:2:1:1: MODDIVS 0x55573ec36e90 <e138651#> {e49} @dt=0x55573e2b6260@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55573ec36f50 <e37202> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:1:2: VARREF 0x55573ec370a0 <e37203> {e49} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55573e7f2ff0 <e37209> {e49} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x55573e7f3150 <e74148> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x55573e7f3210 <e71663> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x55573eb70ed0 <e110346> {e32} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x55573eb70c40 <e110342> {e32} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: CCAST 0x55573ec6e9a0 <e138667#> {e32} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:2:1: VARREF 0x55573e7f33a0 <e138661#> {e32} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x55573e7eb270 <e71660> {e46} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x55573ebce450 <e122471> {e24} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: CCAST 0x55573ec6eb40 <e138676#> {e24} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:1:1:1: VARREF 0x55573e963ba0 <e138671#> {e24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x55573ebce510 <e122480> {e25} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: CCAST 0x55573ec6ece0 <e138685#> {e25} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:2:1:1: VARREF 0x55573e964220 <e138680#> {e25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x55573e7eb5f0 <e71661> {e45} @dt=0x55573e2a0cf0@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x55573ebcede0 <e122538> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x55573ebcec40 <e122534> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x55573ebce830 <e122526> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: CCAST 0x55573ec6f020 <e138703#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55573ebce770 <e138698#> {e22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55573ec6ee80 <e138694#> {e22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55573eb70830 <e138689#> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55573eb705a0 <e110314> {e22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55573ebce5d0 <e122495> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55573e9bd630 <e122486> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55573e9bd750 <e122487> {e22} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x55573ebce9b0 <e122527> {e22} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x55573ebce8f0 <e122535> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: CCAST 0x55573ec6f1c0 <e138712#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:2:1:1: VARREF 0x55573e9bdba0 <e138707#> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x55573ebcf6b0 <e122596> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x55573ebcf510 <e122592> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x55573ebcf100 <e122584> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: CCAST 0x55573ec6f500 <e138730#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55573ebcf040 <e138725#> {e23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55573ec6f360 <e138721#> {e23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55573eb70b80 <e138716#> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55573eb708f0 <e110329> {e23} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebceea0 <e122553> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573e9be9a0 <e122544> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55573e9beaf0 <e122545> {e23} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x55573ebcf280 <e122585> {e23} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x55573ebcf1c0 <e122593> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: CCAST 0x55573ec6f6a0 <e138739#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:2:1:1: VARREF 0x55573e9befc0 <e138734#> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x55573e7eb970 <e37166> {e46} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55573e818be0 <e74151> {e71} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CCAST 0x55573ebcf910 <e122614> {e71} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55573ebcf770 <e122611> {e71} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:1:1:1: VARREF 0x55573e7d2240 <e122602> {e71} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55573e7d23a0 <e122603> {e71} @dt=0x55573eb52f20@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55573e7d2680 <e37443> {e71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55573e7d27e0 <e74152> {e72} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: CCAST 0x55573ebcfb70 <e122633> {e72} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55573e7d2970 <e132055> {e72} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55573e7d3010 <e37457> {e72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x55573eb1bb80 <e101763> {l19}  _multiclk__TOP__9 [STATICU]
    1:2:3: ASSIGNW 0x55573e575ad0 <e95238> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: ARRAYSEL 0x55573e575b90 <e38711> {l19} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: VARREF 0x55573e575c50 <e27514> {l19} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55573eb722b0 <e110428> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55573eb72020 <e110424> {c58} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55573ebcfc30 <e122649> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55573e980460 <e122640> {c58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55573e9805b0 <e122641> {c58} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55573e575e90 <e38712> {l19} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55573e575fb0 <e95241> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: ARRAYSEL 0x55573e576070 <e38715> {l20} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: VARREF 0x55573e576130 <e27538> {l20} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55573eb72600 <e110443> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55573eb72370 <e110439> {c61} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55573ebcfdd0 <e122665> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55573e984660 <e122656> {c61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55573e9847b0 <e122657> {c61} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e576370 <e38716> {l20} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55573eb1bf90 <e101765> {f23}  _sequent__TOP__10 [STATICU]
    1:2:3: COMMENT 0x55573e520270 <e96513> {f23}  ALWAYS
    1:2:3: ASSIGN 0x55573e5866b0 <e110447> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: AND 0x55573eb72950 <e110460> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55573eb726c0 <e110456> {f24} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55573ebcff70 <e122681> {f24} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55573e586840 <e122672> {f24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55573e586960 <e122673> {f24} @dt=0x55573eab0b30@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55573e586c40 <e110446> {f24} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55573e586d60 <e110464> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1: AND 0x55573eb72ca0 <e110477> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1: CONST 0x55573eb72a10 <e110473> {f25} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x55573ebd0110 <e122697> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x55573e586ef0 <e122688> {f25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55573e587010 <e122689> {f25} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e5872f0 <e110463> {f25} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x55573e587450 <e110481> {f26} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1: AND 0x55573eb72ff0 <e110494> {f26} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55573eb72d60 <e110490> {f26} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55573e5875e0 <e132062> {f26} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55573e5879e0 <e110480> {f26} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55573e702fd0 <e63234> {f27}
    1:2:3:1: AND 0x55573ec29eb0 <e132584> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CONST 0x55573ec29c20 <e132576> {f27} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55573ec6f840 <e138748#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55573e7024f0 <e138743#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x55573e702420 <e63197> {f27}
    1:2:3:2:1: AND 0x55573ec26410 <e132206> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec26180 <e132198> {f27} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55573ec6f9e0 <e138757#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55573e7019a0 <e138752#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x55573e6ff230 <e110501> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e6ff2f0 <e110499> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e6ff460 <e110500> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e6ff580 <e110504> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e6ff640 <e110502> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e6ff7b0 <e110503> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e6ff8d0 <e110507> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e6ff990 <e110505> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e6ffb00 <e110506> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e6ffc20 <e110510> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55573e6ffce0 <e110508> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55573e6ffe50 <e110509> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e6fff70 <e110513> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55573e700030 <e110511> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55573e7001a0 <e110512> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e7002c0 <e110516> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e700380 <e110514> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e7004f0 <e110515> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e700610 <e110519> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e7006d0 <e110517> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e700840 <e110518> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e700960 <e110522> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e7b4590 <e110520> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e700b40 <e110521> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e700c60 <e110525> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x55573e700d20 <e110523> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x55573e700e90 <e110524> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e700fb0 <e110528> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e701070 <e110526> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e7011e0 <e110527> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e701300 <e110531> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e7013c0 <e110529> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e701530 <e110530> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x55573e701650 <e110534> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55573e701710 <e110532> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55573e701880 <e110533> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x55573e6ff160 <e63164> {f27}
    1:2:3:2:3:1: AND 0x55573ec25fe0 <e132184> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1:1: CONST 0x55573ec25d50 <e132176> {f27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:3:1:2: CCAST 0x55573ec6fb80 <e138766#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1: VARREF 0x55573e6fe6e0 <e138761#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x55573e6fe610 <e63131> {f27}
    1:2:3:2:3:2:1: AND 0x55573ec25350 <e132111> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x55573ec250c0 <e132103> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: CCAST 0x55573ec6fd20 <e138775#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:2:1:2:1: VARREF 0x55573e6fdb90 <e138770#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fb420 <e110541> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fb4e0 <e110539> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fb650 <e110540> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fb770 <e110544> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fb830 <e110542> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fb9a0 <e110543> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fbac0 <e110547> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fbb80 <e110545> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fbcf0 <e110546> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fbe10 <e110550> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fbed0 <e110548> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fc040 <e110549> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fc160 <e110553> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fc220 <e110551> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fc390 <e110552> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fc4b0 <e110556> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fc570 <e110554> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fc6e0 <e110555> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fc800 <e110559> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fc8c0 <e110557> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fca30 <e110558> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fcb50 <e110562> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e7b4700 <e110560> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fcd30 <e110561> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fce50 <e110565> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fcf10 <e110563> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fd080 <e110564> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fd1a0 <e110568> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fd260 <e110566> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fd3d0 <e110567> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fd4f0 <e110571> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fd5b0 <e110569> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fd720 <e110570> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55573e6fd840 <e110574> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55573e6fd900 <e110572> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55573e6fda70 <e110573> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x55573e6fb350 <e63098> {f27}
    1:2:3:2:3:2:3:1: AND 0x55573ec24f20 <e132089> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x55573ec24c90 <e132081> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: CCAST 0x55573ec6fec0 <e138784#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:2:3:1:2:1: VARREF 0x55573e6fa8d0 <e138779#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x55573e6f8090 <e63065> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x55573eb73340 <e110663> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x55573eb730b0 <e110659> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: CCAST 0x55573ec70060 <e138794#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x55573e6f7610 <e138788#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f4ea0 <e110581> {f349} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f4f60 <e110579> {f349} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f50d0 <e110580> {f349} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f51f0 <e110584> {f350} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f52b0 <e110582> {f350} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f5420 <e110583> {f350} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f5540 <e110587> {f351} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f5600 <e110585> {f351} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f5770 <e110586> {f351} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f5890 <e110590> {f352} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f5950 <e110588> {f352} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f5ac0 <e110589> {f352} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f5be0 <e110593> {f353} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f5ca0 <e110591> {f353} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f5e10 <e110592> {f353} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f5f30 <e110596> {f354} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f5ff0 <e110594> {f354} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f6160 <e110595> {f354} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f6280 <e110599> {f355} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f6340 <e110597> {f355} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f64b0 <e110598> {f355} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f65d0 <e110602> {f356} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e7b48b0 <e110600> {f355} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f67b0 <e110601> {f356} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f68d0 <e110605> {f357} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f6990 <e110603> {f357} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f6b00 <e110604> {f357} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f6c20 <e110608> {f358} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f6ce0 <e110606> {f358} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f6e50 <e110607> {f358} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f6f70 <e110611> {f359} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f7030 <e110609> {f359} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f71a0 <e110610> {f359} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55573e6f72c0 <e110614> {f360} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55573e6f7380 <e110612> {f360} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55573e6f74f0 <e110613> {f360} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f2730 <e110617> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f27f0 <e110615> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f2960 <e110616> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f2a80 <e110620> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f2b40 <e110618> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f2cb0 <e110619> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f2dd0 <e110623> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f2e90 <e110621> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f3000 <e110622> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f3120 <e110626> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f31e0 <e110624> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f3350 <e110625> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f3470 <e110629> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f3530 <e110627> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f36a0 <e110628> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f37c0 <e110632> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f3880 <e110630> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f39f0 <e110631> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f3b10 <e110635> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f3bd0 <e110633> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f3d40 <e110634> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f3e60 <e110638> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e7b4ba0 <e110636> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f4040 <e110637> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f4160 <e110641> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f4220 <e110639> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f4390 <e110640> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f44b0 <e110644> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f4570 <e110642> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f46e0 <e110643> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f4800 <e110647> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f48c0 <e110645> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f4a30 <e110646> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55573e6f4b50 <e110650> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55573e6f4c10 <e110648> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55573e6f4d80 <e110649> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f8160 <e110666> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f8220 <e110664> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f8390 <e110665> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f84b0 <e110669> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f8570 <e110667> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f86e0 <e110668> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f8800 <e110672> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f88c0 <e110670> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f8a30 <e110671> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f8b50 <e110675> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f8c10 <e110673> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f8d80 <e110674> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f8ea0 <e110678> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f8f60 <e110676> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f90d0 <e110677> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f91f0 <e110681> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f92b0 <e110679> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f9420 <e110680> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f9540 <e110684> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f9600 <e110682> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f9770 <e110683> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f9890 <e110687> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e7b52a0 <e110685> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f9a70 <e110686> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f9b90 <e110690> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f9c50 <e110688> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6f9dc0 <e110689> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6f9ee0 <e110693> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6f9fa0 <e110691> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6fa110 <e110692> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6fa230 <e110696> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6fa2f0 <e110694> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6fa460 <e110695> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55573e6fa580 <e110699> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55573e6fa640 <e110697> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55573e6fa7b0 <e110698> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x55573e6f2660 <e63032> {f27}
    1:2:3:2:3:3:1: AND 0x55573ec25bb0 <e132162> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x55573ec25920 <e132154> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: CCAST 0x55573ec70200 <e138803#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:3:1:2:1: VARREF 0x55573e6f1be0 <e138798#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: IF 0x55573e6ef3a0 <e62999> {f27}
    1:2:3:2:3:3:2:1: AND 0x55573ec25780 <e132140> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:2:1:1: CONST 0x55573ec254f0 <e132132> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:3:3:2:1:2: CCAST 0x55573ec703a0 <e138812#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:2:3:3:2:1:2:1: VARREF 0x55573e6ee920 <e138807#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ec1b0 <e110732> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ec270 <e110730> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ec3e0 <e110731> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ec500 <e110735> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ec5c0 <e110733> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ec730 <e110734> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ec850 <e110738> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ec910 <e110736> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6eca80 <e110737> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ecba0 <e110741> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ecc60 <e110739> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ecdd0 <e110740> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ecef0 <e110744> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ecfb0 <e110742> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ed120 <e110743> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ed240 <e110747> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ed300 <e110745> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ed470 <e110746> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ed590 <e110750> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ed650 <e110748> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ed7c0 <e110749> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ed8e0 <e110753> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e7b5880 <e110751> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6edac0 <e110752> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6edbe0 <e110756> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6edca0 <e110754> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ede10 <e110755> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6edf30 <e110759> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6edff0 <e110757> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ee160 <e110758> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ee280 <e110762> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ee340 <e110760> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ee4b0 <e110761> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55573e6ee5d0 <e110765> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55573e6ee690 <e110763> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55573e6ee800 <e110764> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3: IF 0x55573e6ec0e0 <e62966> {f27}
    1:2:3:2:3:3:2:3:1: AND 0x55573eb73d30 <e110852> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:3:3:2:3:1:1: CONST 0x55573eb73aa0 <e110848> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:3:3:2:3:1:2: CCAST 0x55573ec70540 <e138822#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:3:2:3:1:2:1: VARREF 0x55573e6eb660 <e138816#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e8ef0 <e110770> {f332} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6e8fb0 <e110768> {f332} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6e9120 <e110769> {f332} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e9240 <e110773> {f333} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6e9300 <e110771> {f333} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6e9470 <e110772> {f333} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e9590 <e110776> {f334} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6e9650 <e110774> {f334} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6e97c0 <e110775> {f334} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e98e0 <e110779> {f335} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6e99a0 <e110777> {f335} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6e9b10 <e110778> {f335} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e9c30 <e110782> {f336} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6e9cf0 <e110780> {f336} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6e9e60 <e110781> {f336} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6e9f80 <e110785> {f337} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6ea040 <e110783> {f337} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6ea1b0 <e110784> {f337} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6ea2d0 <e110788> {f338} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6ea390 <e110786> {f338} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6ea500 <e110787> {f338} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6ea620 <e110791> {f339} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e7b59f0 <e110789> {f338} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6ea800 <e110790> {f339} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6ea920 <e110794> {f340} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6ea9e0 <e110792> {f340} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6eab50 <e110793> {f340} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6eac70 <e110797> {f341} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6ead30 <e110795> {f341} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6eaea0 <e110796> {f341} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6eafc0 <e110800> {f342} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6eb080 <e110798> {f342} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6eb1f0 <e110799> {f342} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55573e6eb310 <e110803> {f343} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55573e6eb3d0 <e110801> {f343} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55573e6eb540 <e110802> {f343} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e6780 <e110806> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e6840 <e110804> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e69b0 <e110805> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e6ad0 <e110809> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e6b90 <e110807> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e6d00 <e110808> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e6e20 <e110812> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e6ee0 <e110810> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e7050 <e110811> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e7170 <e110815> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e7230 <e110813> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e73a0 <e110814> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e74c0 <e110818> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e7580 <e110816> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e76f0 <e110817> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e7810 <e110821> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e78d0 <e110819> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e7a40 <e110820> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e7b60 <e110824> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e7c20 <e110822> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e7d90 <e110823> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e7eb0 <e110827> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e7b5b60 <e110825> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e8090 <e110826> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e81b0 <e110830> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e8270 <e110828> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e83e0 <e110829> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e8500 <e110833> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e85c0 <e110831> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e8730 <e110832> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e8850 <e110836> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e8910 <e110834> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e8a80 <e110835> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55573e6e8ba0 <e110839> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55573e6e8c60 <e110837> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55573e6e8dd0 <e110838> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6ef470 <e110868> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6ef530 <e110866> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6ef6a0 <e110867> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6ef7c0 <e110871> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6ef880 <e110869> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6ef9f0 <e110870> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6efb10 <e110874> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6efbd0 <e110872> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6efd40 <e110873> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6efe60 <e110877> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:3:1: CONST 0x55573e6eff20 <e110875> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f0090 <e110876> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f01b0 <e110880> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f0270 <e110878> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f03e0 <e110879> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f0500 <e110883> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f05c0 <e110881> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f0730 <e110882> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f0850 <e110886> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f0910 <e110884> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f0a80 <e110885> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f0ba0 <e110889> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e7b6040 <e110887> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f0d80 <e110888> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f0ea0 <e110892> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f0f60 <e110890> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f10d0 <e110891> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f11f0 <e110895> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f12b0 <e110893> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f1420 <e110894> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f1540 <e110898> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f1600 <e110896> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f1770 <e110897> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3: ASSIGN 0x55573e6f1890 <e110901> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:3:3:3:1: CONST 0x55573e6f1950 <e110899> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2: VARREF 0x55573e6f1ac0 <e110900> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3: IF 0x55573e6e66b0 <e62933> {f27}
    1:2:3:3:1: AND 0x55573ec29a80 <e132562> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:1:1: CONST 0x55573ec297f0 <e132554> {f27} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55573ec706e0 <e138831#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55573e6e5c30 <e138826#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55573e6e34c0 <e110945> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e3580 <e110943> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e36f0 <e110944> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e3810 <e110948> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e38d0 <e110946> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e3a40 <e110947> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e3b60 <e110951> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e3c20 <e110949> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e3d90 <e110950> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e3eb0 <e110954> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55573e6e3f70 <e110952> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55573e6e40e0 <e110953> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e4200 <e110957> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55573e6e42c0 <e110955> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55573e6e4430 <e110956> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e4550 <e110960> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e4610 <e110958> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e4780 <e110959> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e48a0 <e110963> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e4960 <e110961> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e4ad0 <e110962> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e4bf0 <e110966> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e7b61b0 <e110964> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e4dd0 <e110965> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e4ef0 <e110969> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55573e6e4fb0 <e110967> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x55573e6e5120 <e110968> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e5240 <e110972> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e5300 <e110970> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e5470 <e110971> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e5590 <e110975> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e5650 <e110973> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e57c0 <e110974> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55573e6e58e0 <e110978> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55573e6e59a0 <e110976> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55573e6e5b10 <e110977> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x55573e6e33f0 <e62900> {f27}
    1:2:3:3:3:1: AND 0x55573ec29650 <e132540> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55573ec293c0 <e132532> {f27} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:1:2: CCAST 0x55573ec70880 <e138840#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55573e6e2970 <e138835#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x55573e6e28a0 <e62867> {f27}
    1:2:3:3:3:2:1: AND 0x55573ec270a0 <e132300> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x55573ec26e10 <e132292> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: CCAST 0x55573ec70a20 <e138849#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:1:2:1: VARREF 0x55573e6e1e20 <e138844#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x55573e6e1d50 <e62834> {f27}
    1:2:3:3:3:2:2:1: AND 0x55573ec26840 <e132242> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x55573ec265b0 <e132234> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: CCAST 0x55573ec70bc0 <e138858#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:2:1:2:1: VARREF 0x55573e6e12d0 <e138853#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x55573e6e1200 <e62801> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x55573eb74dc0 <e111071> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x55573eb74b30 <e111067> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: CCAST 0x55573ec70d60 <e138868#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x55573e6e0780 <e138862#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6de010 <e110989> {f265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6de0d0 <e110987> {f265} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6de240 <e110988> {f265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6de360 <e110992> {f266} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6de420 <e110990> {f266} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6de590 <e110991> {f266} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6de6b0 <e110995> {f267} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6de770 <e110993> {f267} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6de8e0 <e110994> {f267} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6dea00 <e110998> {f268} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6deac0 <e110996> {f268} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6dec30 <e110997> {f268} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6ded50 <e111001> {f269} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6dee10 <e110999> {f269} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6def80 <e111000> {f269} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6df0a0 <e111004> {f270} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6df160 <e111002> {f270} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6df2d0 <e111003> {f270} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6df3f0 <e111007> {f271} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6df4b0 <e111005> {f271} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6df620 <e111006> {f271} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6df740 <e111010> {f272} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e7b6320 <e111008> {f271} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6df920 <e111009> {f272} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6dfa40 <e111013> {f273} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6dfb00 <e111011> {f273} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6dfc70 <e111012> {f273} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6dfd90 <e111016> {f274} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6dfe50 <e111014> {f274} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6dffc0 <e111015> {f274} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6e00e0 <e111019> {f275} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6e01a0 <e111017> {f275} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6e0310 <e111018> {f275} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55573e6e0430 <e111022> {f276} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55573e6e04f0 <e111020> {f276} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55573e6e0660 <e111021> {f276} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6db8a0 <e111025> {f251} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6db960 <e111023> {f251} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dbad0 <e111024> {f251} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dbbf0 <e111028> {f252} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dbcb0 <e111026> {f252} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dbe20 <e111027> {f252} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dbf40 <e111031> {f253} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dc000 <e111029> {f253} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dc170 <e111030> {f253} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dc290 <e111034> {f254} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dc350 <e111032> {f254} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dc4c0 <e111033> {f254} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dc5e0 <e111037> {f255} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dc6a0 <e111035> {f255} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dc810 <e111036> {f255} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dc930 <e111040> {f256} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dc9f0 <e111038> {f256} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dcb60 <e111039> {f256} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dcc80 <e111043> {f257} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dcd40 <e111041> {f257} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dceb0 <e111042> {f257} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dcfd0 <e111046> {f258} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e7b6490 <e111044> {f257} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dd1b0 <e111045> {f258} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dd2d0 <e111049> {f259} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dd390 <e111047> {f259} @dt=0x55573ead81e0@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dd500 <e111048> {f259} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dd620 <e111052> {f260} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dd6e0 <e111050> {f260} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6dd850 <e111051> {f260} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6dd970 <e111055> {f261} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6dda30 <e111053> {f261} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6ddba0 <e111054> {f261} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55573e6ddcc0 <e111058> {f262} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55573e6ddd80 <e111056> {f262} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55573e6ddef0 <e111057> {f262} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x55573e6db7d0 <e62768> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x55573eb75110 <e111158> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x55573eb74e80 <e111154> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: CCAST 0x55573ec70f00 <e138878#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:2:3:1:2:1: VARREF 0x55573e6dad50 <e138872#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d85e0 <e111076> {f237} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d86a0 <e111074> {f237} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d8810 <e111075> {f237} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d8930 <e111079> {f238} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d89f0 <e111077> {f238} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d8b60 <e111078> {f238} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d8c80 <e111082> {f239} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d8d40 <e111080> {f239} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d8eb0 <e111081> {f239} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d8fd0 <e111085> {f240} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d9090 <e111083> {f240} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d9200 <e111084> {f240} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d9320 <e111088> {f241} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d93e0 <e111086> {f241} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d9550 <e111087> {f241} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d9670 <e111091> {f242} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d9730 <e111089> {f242} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d98a0 <e111090> {f242} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d99c0 <e111094> {f243} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6d9a80 <e111092> {f243} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d9bf0 <e111093> {f243} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6d9d10 <e111097> {f244} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e7b6600 <e111095> {f243} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6d9ef0 <e111096> {f244} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6da010 <e111100> {f245} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6da0d0 <e111098> {f245} @dt=0x55573ead81e0@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6da240 <e111099> {f245} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6da360 <e111103> {f246} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6da420 <e111101> {f246} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6da590 <e111102> {f246} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6da6b0 <e111106> {f247} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6da770 <e111104> {f247} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6da8e0 <e111105> {f247} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55573e6daa00 <e111109> {f248} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55573e6daac0 <e111107> {f248} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55573e6dac30 <e111108> {f248} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d5e70 <e111112> {f223} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d5f30 <e111110> {f223} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d60a0 <e111111> {f223} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d61c0 <e111115> {f224} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d6280 <e111113> {f224} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d63f0 <e111114> {f224} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d6510 <e111118> {f225} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d65d0 <e111116> {f225} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d6740 <e111117> {f225} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d6860 <e111121> {f226} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d6920 <e111119> {f226} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d6a90 <e111120> {f226} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d6bb0 <e111124> {f227} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d6c70 <e111122> {f227} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d6de0 <e111123> {f227} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d6f00 <e111127> {f228} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d6fc0 <e111125> {f228} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d7130 <e111126> {f228} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d7250 <e111130> {f229} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d7310 <e111128> {f229} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d7480 <e111129> {f229} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d75a0 <e111133> {f230} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e7b6770 <e111131> {f229} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d7780 <e111132> {f230} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d78a0 <e111136> {f231} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d7960 <e111134> {f231} @dt=0x55573ead81e0@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d7ad0 <e111135> {f231} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d7bf0 <e111139> {f232} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d7cb0 <e111137> {f232} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d7e20 <e111138> {f232} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d7f40 <e111142> {f233} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d8000 <e111140> {f233} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d8170 <e111141> {f233} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55573e6d8290 <e111145> {f234} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55573e6d8350 <e111143> {f234} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55573e6d84c0 <e111144> {f234} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x55573e6d5da0 <e62735> {f27}
    1:2:3:3:3:2:3:1: AND 0x55573ec26c70 <e132278> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x55573ec269e0 <e132270> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: CCAST 0x55573ec710a0 <e138887#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:2:3:1:2:1: VARREF 0x55573e6d5320 <e138882#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x55573e6d5250 <e62702> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x55573eb757b0 <e111260> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x55573eb75520 <e111256> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: CCAST 0x55573ec71240 <e138897#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:3:2:1:2:1: VARREF 0x55573e6d47d0 <e138891#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d2060 <e111178> {f366} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d2120 <e111176> {f366} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d2290 <e111177> {f366} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d23b0 <e111181> {f367} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d2470 <e111179> {f367} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d25e0 <e111180> {f367} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d2700 <e111184> {f368} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d27c0 <e111182> {f368} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d2930 <e111183> {f368} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d2a50 <e111187> {f369} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d2b10 <e111185> {f369} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d2c80 <e111186> {f369} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d2da0 <e111190> {f370} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d2e60 <e111188> {f370} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d2fd0 <e111189> {f370} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d30f0 <e111193> {f371} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d31b0 <e111191> {f371} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d3320 <e111192> {f371} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d3440 <e111196> {f372} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d3500 <e111194> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d3670 <e111195> {f372} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d3790 <e111199> {f373} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e7b6930 <e111197> {f372} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d3970 <e111198> {f373} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d3a90 <e111202> {f374} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d3b50 <e111200> {f374} @dt=0x55573ead81e0@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d3cc0 <e111201> {f374} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d3de0 <e111205> {f375} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d3ea0 <e111203> {f375} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d4010 <e111204> {f375} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d4130 <e111208> {f376} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d41f0 <e111206> {f376} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d4360 <e111207> {f376} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55573e6d4480 <e111211> {f377} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55573e6d4540 <e111209> {f377} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55573e6d46b0 <e111210> {f377} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6cf8f0 <e111214> {f194} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6cf9b0 <e111212> {f194} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6cfb20 <e111213> {f194} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6cfc40 <e111217> {f195} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6cfd00 <e111215> {f195} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6cfe70 <e111216> {f195} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6cff90 <e111220> {f196} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d0050 <e111218> {f196} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d01c0 <e111219> {f196} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d02e0 <e111223> {f197} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d03a0 <e111221> {f197} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d0510 <e111222> {f197} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d0630 <e111226> {f198} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d06f0 <e111224> {f198} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d0860 <e111225> {f198} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d0980 <e111229> {f199} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d0a40 <e111227> {f199} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d0bb0 <e111228> {f199} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d0cd0 <e111232> {f200} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d0d90 <e111230> {f200} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d0f00 <e111231> {f200} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d1020 <e111235> {f201} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e7b6aa0 <e111233> {f200} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d1200 <e111234> {f201} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d1320 <e111238> {f202} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d13e0 <e111236> {f202} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d1550 <e111237> {f202} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d1670 <e111241> {f203} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d1730 <e111239> {f203} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d18a0 <e111240> {f203} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d19c0 <e111244> {f204} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d1a80 <e111242> {f204} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d1bf0 <e111243> {f204} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55573e6d1d10 <e111247> {f205} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55573e6d1dd0 <e111245> {f205} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55573e6d1f40 <e111246> {f205} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x55573e6cf820 <e62669> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x55573eb75b00 <e111347> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x55573eb75870 <e111343> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: CCAST 0x55573ec713e0 <e138907#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x55573e6ceda0 <e138901#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cc630 <e111265> {f179} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cc6f0 <e111263> {f179} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cc860 <e111264> {f179} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cc980 <e111268> {f180} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cca40 <e111266> {f180} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6ccbb0 <e111267> {f180} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cccd0 <e111271> {f181} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6ccd90 <e111269> {f181} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6ccf00 <e111270> {f181} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cd020 <e111274> {f182} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cd0e0 <e111272> {f182} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cd250 <e111273> {f182} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cd370 <e111277> {f183} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cd430 <e111275> {f183} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cd5a0 <e111276> {f183} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cd6c0 <e111280> {f184} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cd780 <e111278> {f184} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cd8f0 <e111279> {f184} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cda10 <e111283> {f185} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6cdad0 <e111281> {f185} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cdc40 <e111282> {f185} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cdd60 <e111286> {f186} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e7b6c10 <e111284> {f185} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cdf40 <e111285> {f186} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6ce060 <e111289> {f187} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6ce120 <e111287> {f187} @dt=0x55573ead81e0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6ce290 <e111288> {f187} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6ce3b0 <e111292> {f188} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6ce470 <e111290> {f188} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6ce5e0 <e111291> {f188} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6ce700 <e111295> {f189} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6ce7c0 <e111293> {f189} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6ce930 <e111294> {f189} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55573e6cea50 <e111298> {f190} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55573e6ceb10 <e111296> {f190} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55573e6cec80 <e111297> {f190} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6c9ec0 <e111301> {f164} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6c9f80 <e111299> {f164} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6ca0f0 <e111300> {f164} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6ca210 <e111304> {f165} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6ca2d0 <e111302> {f165} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6ca440 <e111303> {f165} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6ca560 <e111307> {f166} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6ca620 <e111305> {f166} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6ca790 <e111306> {f166} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6ca8b0 <e111310> {f167} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6ca970 <e111308> {f167} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6caae0 <e111309> {f167} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cac00 <e111313> {f168} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cacc0 <e111311> {f168} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cae30 <e111312> {f168} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6caf50 <e111316> {f169} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cb010 <e111314> {f169} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cb180 <e111315> {f169} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cb2a0 <e111319> {f170} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cb360 <e111317> {f170} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cb4d0 <e111318> {f170} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cb5f0 <e111322> {f171} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e7b6d80 <e111320> {f170} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cb7d0 <e111321> {f171} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cb8f0 <e111325> {f172} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cb9b0 <e111323> {f172} @dt=0x55573ead81e0@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cbb20 <e111324> {f172} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cbc40 <e111328> {f173} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cbd00 <e111326> {f173} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cbe70 <e111327> {f173} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cbf90 <e111331> {f174} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cc050 <e111329> {f174} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cc1c0 <e111330> {f174} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55573e6cc2e0 <e111334> {f175} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55573e6cc3a0 <e111332> {f175} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55573e6cc510 <e111333> {f175} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x55573e6c9df0 <e62636> {f27}
    1:2:3:3:3:3:1: AND 0x55573ec29220 <e132518> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55573ec28f90 <e132510> {f27} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: CCAST 0x55573ec71580 <e138916#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:1:2:1: VARREF 0x55573e6c9370 <e138911#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x55573e6c92a0 <e62603> {f27}
    1:2:3:3:3:3:2:1: AND 0x55573ec274d0 <e132336> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x55573ec27240 <e132328> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: CCAST 0x55573ec71720 <e138925#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:2:1:2:1: VARREF 0x55573e6c8820 <e138920#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x55573e6c8750 <e62570> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x55573eb764f0 <e111464> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x55573eb76260 <e111460> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: CCAST 0x55573ec718c0 <e138935#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x55573e6c7cd0 <e138929#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c5560 <e111382> {f149} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c5620 <e111380> {f149} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c5790 <e111381> {f149} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c58b0 <e111385> {f150} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c5970 <e111383> {f150} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c5ae0 <e111384> {f150} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c5c00 <e111388> {f151} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c5cc0 <e111386> {f151} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c5e30 <e111387> {f151} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c5f50 <e111391> {f152} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c6010 <e111389> {f152} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c6180 <e111390> {f152} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c62a0 <e111394> {f153} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c6360 <e111392> {f153} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c64d0 <e111393> {f153} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c65f0 <e111397> {f154} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c66b0 <e111395> {f154} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c6820 <e111396> {f154} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c6940 <e111400> {f155} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c6a00 <e111398> {f155} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c6b70 <e111399> {f155} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c6c90 <e111403> {f156} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e7b7300 <e111401> {f155} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c6e70 <e111402> {f156} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c6f90 <e111406> {f157} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c7050 <e111404> {f157} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c71c0 <e111405> {f157} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c72e0 <e111409> {f158} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c73a0 <e111407> {f158} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c7510 <e111408> {f158} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c7630 <e111412> {f159} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c76f0 <e111410> {f159} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c7860 <e111411> {f159} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55573e6c7980 <e111415> {f160} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55573e6c7a40 <e111413> {f160} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55573e6c7bb0 <e111414> {f160} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c2df0 <e111418> {f135} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c2eb0 <e111416> {f135} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c3020 <e111417> {f135} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c3140 <e111421> {f136} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c3200 <e111419> {f136} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c3370 <e111420> {f136} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c3490 <e111424> {f137} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c3550 <e111422> {f137} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c36c0 <e111423> {f137} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c37e0 <e111427> {f138} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c38a0 <e111425> {f138} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c3a10 <e111426> {f138} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c3b30 <e111430> {f139} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c3bf0 <e111428> {f139} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c3d60 <e111429> {f139} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c3e80 <e111433> {f140} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c3f40 <e111431> {f140} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c40b0 <e111432> {f140} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c41d0 <e111436> {f141} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c4290 <e111434> {f141} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c4400 <e111435> {f141} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c4520 <e111439> {f142} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e7b7470 <e111437> {f141} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c4700 <e111438> {f142} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c4820 <e111442> {f143} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c48e0 <e111440> {f143} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c4a50 <e111441> {f143} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c4b70 <e111445> {f144} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c4c30 <e111443> {f144} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c4da0 <e111444> {f144} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c4ec0 <e111448> {f145} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c4f80 <e111446> {f145} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c50f0 <e111447> {f145} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55573e6c5210 <e111451> {f146} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55573e6c52d0 <e111449> {f146} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55573e6c5440 <e111450> {f146} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55573e6c2d20 <e62537> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x55573eb76840 <e111551> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x55573eb765b0 <e111547> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: CCAST 0x55573ec71a60 <e138945#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x55573e6c22a0 <e138939#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6bfb30 <e111469> {f119} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6bfbf0 <e111467> {f119} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6bfd60 <e111468> {f119} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6bfe80 <e111472> {f120} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6bff40 <e111470> {f120} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c00b0 <e111471> {f120} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c01d0 <e111475> {f121} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c0290 <e111473> {f121} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c0400 <e111474> {f121} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c0520 <e111478> {f122} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c05e0 <e111476> {f122} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c0750 <e111477> {f122} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c0870 <e111481> {f123} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c0930 <e111479> {f123} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c0aa0 <e111480> {f123} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c0bc0 <e111484> {f124} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c0c80 <e111482> {f124} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c0df0 <e111483> {f124} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c0f10 <e111487> {f125} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c0fd0 <e111485> {f125} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c1140 <e111486> {f125} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c1260 <e111490> {f126} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e7b75e0 <e111488> {f125} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c1440 <e111489> {f126} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c1560 <e111493> {f127} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c1620 <e111491> {f127} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c1790 <e111492> {f127} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c18b0 <e111496> {f128} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c1970 <e111494> {f128} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c1ae0 <e111495> {f128} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c1c00 <e111499> {f129} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c1cc0 <e111497> {f129} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c1e30 <e111498> {f129} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55573e6c1f50 <e111502> {f130} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55573e6c2010 <e111500> {f130} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55573e6c2180 <e111501> {f130} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bd3c0 <e111505> {f104} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bd480 <e111503> {f104} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bd5f0 <e111504> {f104} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bd710 <e111508> {f105} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bd7d0 <e111506> {f105} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bd940 <e111507> {f105} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bda60 <e111511> {f106} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bdb20 <e111509> {f106} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bdc90 <e111510> {f106} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bddb0 <e111514> {f107} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bde70 <e111512> {f107} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bdfe0 <e111513> {f107} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6be100 <e111517> {f108} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6be1c0 <e111515> {f108} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6be330 <e111516> {f108} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6be450 <e111520> {f109} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6be510 <e111518> {f109} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6be680 <e111519> {f109} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6be7a0 <e111523> {f110} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6be860 <e111521> {f110} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6be9d0 <e111522> {f110} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6beaf0 <e111526> {f111} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e7b7750 <e111524> {f110} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6becd0 <e111525> {f111} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bedf0 <e111529> {f112} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6beeb0 <e111527> {f112} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bf020 <e111528> {f112} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bf140 <e111532> {f113} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bf200 <e111530> {f113} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bf370 <e111531> {f113} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bf490 <e111535> {f114} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bf550 <e111533> {f114} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bf6c0 <e111534> {f114} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55573e6bf7e0 <e111538> {f115} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55573e6bf8a0 <e111536> {f115} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55573e6bfa10 <e111537> {f115} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x55573e6bd2f0 <e62504> {f27}
    1:2:3:3:3:3:3:1: AND 0x55573ec28df0 <e132496> {f27} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55573ec28b60 <e132488> {f27} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: CCAST 0x55573ec71c00 <e138954#> {f27} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:1:2:1: VARREF 0x55573e6bc870 <e138949#> {f27} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x55573e6bc7a0 <e62471> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x55573eb76ee0 <e111653> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x55573eb76c50 <e111649> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: CCAST 0x55573ec71da0 <e138964#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:2:1:2:1: VARREF 0x55573e6bbd20 <e138958#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6b95b0 <e111571> {f90} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6b9670 <e111569> {f90} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6b97e0 <e111570> {f90} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6b9900 <e111574> {f91} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6b99c0 <e111572> {f91} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6b9b30 <e111573> {f91} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6b9c50 <e111577> {f92} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6b9d10 <e111575> {f92} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6b9e80 <e111576> {f92} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6b9fa0 <e111580> {f93} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6ba060 <e111578> {f93} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6ba1d0 <e111579> {f93} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6ba2f0 <e111583> {f94} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6ba3b0 <e111581> {f94} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6ba520 <e111582> {f94} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6ba640 <e111586> {f95} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6ba700 <e111584> {f95} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6ba870 <e111585> {f95} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6ba990 <e111589> {f96} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6baa50 <e111587> {f96} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6babc0 <e111588> {f96} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6bace0 <e111592> {f97} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e7b78c0 <e111590> {f96} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6baec0 <e111591> {f97} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6bafe0 <e111595> {f98} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6bb0a0 <e111593> {f98} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6bb210 <e111594> {f98} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6bb330 <e111598> {f99} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6bb3f0 <e111596> {f99} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6bb560 <e111597> {f99} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6bb680 <e111601> {f100} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6bb740 <e111599> {f100} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6bb8b0 <e111600> {f100} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55573e6bb9d0 <e111604> {f101} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55573e6bba90 <e111602> {f101} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55573e6bbc00 <e111603> {f101} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b6e40 <e111607> {f76} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b6f00 <e111605> {f76} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b7070 <e111606> {f76} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b7190 <e111610> {f77} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b7250 <e111608> {f77} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b73c0 <e111609> {f77} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b74e0 <e111613> {f78} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b75a0 <e111611> {f78} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b7710 <e111612> {f78} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b7830 <e111616> {f79} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b78f0 <e111614> {f79} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b7a60 <e111615> {f79} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b7b80 <e111619> {f80} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b7c40 <e111617> {f80} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b7db0 <e111618> {f80} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b7ed0 <e111622> {f81} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b7f90 <e111620> {f81} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b8100 <e111621> {f81} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b8220 <e111625> {f82} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b82e0 <e111623> {f82} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b8450 <e111624> {f82} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b8570 <e111628> {f83} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e7b7a30 <e111626> {f82} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b8750 <e111627> {f83} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b8870 <e111631> {f84} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b8930 <e111629> {f84} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b8aa0 <e111630> {f84} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b8bc0 <e111634> {f85} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b8c80 <e111632> {f85} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b8df0 <e111633> {f85} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b8f10 <e111637> {f86} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b8fd0 <e111635> {f86} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b9140 <e111636> {f86} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55573e6b9260 <e111640> {f87} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55573e6b9320 <e111638> {f87} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55573e6b9490 <e111639> {f87} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55573e6b6d70 <e62438> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x55573eb78960 <e111913> {f27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55573eb786d0 <e111909> {f27} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: CCAST 0x55573ec71f40 <e138974#> {f27} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x55573e6b62f0 <e138968#> {f27} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b3590 <e111664> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x55573e6b3650 <e111662> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55573e6b3710 <e111658> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55573e6b37d0 <e111656> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: CCAST 0x55573ec720e0 <e138983#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:1:2:1: VARREF 0x55573e6b3940 <e138978#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55573e6b3a60 <e111661> {f60} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55573e6b3b20 <e111659> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: CCAST 0x55573ec72280 <e138992#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:2:2:1: VARREF 0x55573e6b3c90 <e138987#> {f60} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b3db0 <e111663> {f60} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b3ed0 <e111667> {f61} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b3f90 <e111665> {f61} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b4100 <e111666> {f61} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b4220 <e111670> {f62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b42e0 <e111668> {f62} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b4450 <e111669> {f62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b4570 <e111673> {f63} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b4630 <e111671> {f63} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b47a0 <e111672> {f63} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b48c0 <e111676> {f64} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b4980 <e111674> {f64} @dt=0x55573ead91e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b4af0 <e111675> {f64} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b4c10 <e111679> {f65} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b4cd0 <e111677> {f65} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b4e40 <e111678> {f65} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b4f60 <e111682> {f66} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b5020 <e111680> {f66} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b5190 <e111681> {f66} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b52b0 <e111685> {f67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e7b7ba0 <e111683> {f66} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b5490 <e111684> {f67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b55b0 <e111688> {f68} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b5670 <e111686> {f68} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b57e0 <e111687> {f68} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b5900 <e111691> {f69} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b59c0 <e111689> {f69} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b5b30 <e111690> {f69} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b5c50 <e111694> {f70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b5d10 <e111692> {f70} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b5e80 <e111693> {f70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55573e6b5fa0 <e111697> {f71} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55573e6b6060 <e111695> {f71} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55573e6b61d0 <e111696> {f71} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6a9110 <e111700> {f29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6a91d0 <e111698> {f29} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6a9340 <e111699> {f29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6a9460 <e111703> {f30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6a9520 <e111701> {f30} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6a9690 <e111702> {f30} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6a97b0 <e111706> {f31} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6a9870 <e111704> {f31} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6a99e0 <e111705> {f31} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6a9b00 <e111709> {f32} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6a9bc0 <e111707> {f32} @dt=0x55573ead91e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6a9d30 <e111708> {f32} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6a9e50 <e111712> {f33} @dt=0x55573ead91e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6a9f10 <e111710> {f33} @dt=0x55573ead91e0@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6aa080 <e111711> {f33} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6aa1a0 <e111715> {f34} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6aa260 <e111713> {f34} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6aa3d0 <e111714> {f34} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6aa4f0 <e111736> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573e6aa5b0 <e111734> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55573e6aa670 <e111730> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55573e6aa730 <e111726> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55573e6aa7f0 <e111722> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55573e6aa8b0 <e111718> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55573e6aa970 <e111716> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55573ec72420 <e139001#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55573e6aaae0 <e138996#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55573e6aac00 <e111721> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55573e6aacc0 <e111719> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55573ec725c0 <e139010#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55573e6aae30 <e139005#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55573e6aaf50 <e111725> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55573e6ab010 <e111723> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55573ec72760 <e139019#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55573e6ab180 <e139014#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55573e6ab2a0 <e111729> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55573e6ab360 <e111727> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55573ec72900 <e139028#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55573e6ab4d0 <e139023#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573e6ab5f0 <e111733> {f35} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573e6ab6b0 <e111731> {f35} @dt=0x55573ead81e0@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec72aa0 <e139037#> {f35} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573e6ab820 <e139032#> {f35} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6ab940 <e111735> {f35} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6b2900 <e111739> {f55} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55573e6b29c0 <e111737> {f55} @dt=0x55573eab3650@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6b2b30 <e111738> {f55} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6aba60 <e111760> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573e6abb20 <e111758> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55573e6abbe0 <e111754> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55573e6abca0 <e111750> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55573e6abd60 <e111746> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55573e6abe20 <e111742> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55573e6abee0 <e111740> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55573ec72c40 <e139046#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55573e6ac050 <e139041#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55573e6ac170 <e111745> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55573e6ac230 <e111743> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55573ec72de0 <e139055#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55573e6ac3a0 <e139050#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55573e6ac4c0 <e111749> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55573e6ac580 <e111747> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55573ec72f80 <e139064#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55573e6ac6f0 <e139059#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55573e6ac810 <e111753> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55573e6ac8d0 <e111751> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55573ec73120 <e139073#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55573e6aca40 <e139068#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573e6acb60 <e111757> {f36} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573e6acc20 <e111755> {f36} @dt=0x55573ead81e0@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec732c0 <e139082#> {f36} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573e6acd90 <e139077#> {f36} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6aceb0 <e111759> {f36} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6ad7a0 <e111882> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x55573e7ae1a0 <e111880> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x55573ec289c0 <e132474> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573ec28730 <e132466> {f37} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec73460 <e139091#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573e6ad3a0 <e139086#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: CCAST 0x55573ec73600 <e139100#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:1: VARREF 0x55573e6ad860 <e139095#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x55573e7ae0e0 <e111866> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x55573ec28590 <e132452> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x55573ec28300 <e132444> {f37} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: CCAST 0x55573ec737a0 <e139109#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:1:2:1: VARREF 0x55573e6ade70 <e139104#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x55573e7ae020 <e111851> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x55573ec28160 <e132430> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x55573ec27ed0 <e132422> {f37} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: CCAST 0x55573ec73940 <e139118#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55573e6ae640 <e139113#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: CCAST 0x55573ec73ae0 <e139127#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:2:1: VARREF 0x55573e6aeb00 <e139122#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x55573e7adf60 <e111837> {f51} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x55573ec27d30 <e132408> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55573ec27aa0 <e132400> {f37} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55573ec73c80 <e139136#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55573e6af110 <e139131#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: CCAST 0x55573ec73e20 <e139145#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:2:1: VARREF 0x55573e6af5d0 <e139140#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x55573e7adea0 <e111823> {f42} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x55573ec27900 <e132386> {f37} @dt=0x55573dee44c0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x55573ec27670 <e132378> {f37} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: CCAST 0x55573ec73fc0 <e139154#> {f37} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2:1: VARREF 0x55573e6afbe0 <e139149#> {f37} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x55573e7add20 <e111791> {f42} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x55573eb77230 <e111790> {f37} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x55573eb76fa0 <e111786> {f37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: CCAST 0x55573ec74160 <e139164#> {f37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2:1: VARREF 0x55573e6b03b0 <e139158#> {f37} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x55573e6b0870 <e111776> {f42} @dt=0x55573ead81e0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x55573e6b0bc0 <e111777> {f48} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x55573e7adde0 <e111809> {f39} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x55573eb77580 <e111808> {f37} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x55573eb772f0 <e111804> {f37} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: CCAST 0x55573ec74300 <e139174#> {f37} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2:1: VARREF 0x55573e6b1220 <e139168#> {f37} @dt=0x55573e522320@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x55573e6b16e0 <e111794> {f39} @dt=0x55573ead81e0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x55573e6b1a30 <e111795> {f45} @dt=0x55573ead81e0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: CCAST 0x55573ec744a0 <e139183#> {f51} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:3:1: VARREF 0x55573e6b1d80 <e139178#> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6ad980 <e111881> {f51} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6b1fc0 <e111891> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573e6b2080 <e111889> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55573e6b2140 <e111885> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573e6b2200 <e111883> {f54} @dt=0x55573ead81e0@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec74640 <e139192#> {f54} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573e6b2370 <e139187#> {f54} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573e6b2490 <e111888> {f54} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573e6b2550 <e111886> {f54} @dt=0x55573ead81e0@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec747e0 <e139201#> {f54} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573e6b26c0 <e139196#> {f54} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6b27e0 <e111890> {f54} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55573e6b2c50 <e111900> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55573e6b2d10 <e111898> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55573e6b2dd0 <e111894> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55573e6b2e90 <e111892> {f56} @dt=0x55573ead81e0@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55573ec74980 <e139210#> {f56} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55573e6b3000 <e139205#> {f56} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55573e6b3120 <e111897> {f56} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55573e6b31e0 <e111895> {f56} @dt=0x55573ead81e0@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55573ec74b20 <e139219#> {f56} @dt=0x55573ead81e0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55573e6b3350 <e139214#> {f56} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55573e6b3470 <e111899> {f56} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: CFUNC 0x55573eb1c3a0 <e101767> {c251}  _multiclk__TOP__11 [STATICU]
    1:2:3: ASSIGNW 0x55573e5529d0 <e95252> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e552a90 <e36149> {c251} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573e972400 <e112015> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e9724c0 <e112013> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e972580 <e111982> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e972640 <e111979> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55573eb79d40 <e111995> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55573eb79ab0 <e111991> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55573ebd3850 <e123273> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55573e972880 <e123264> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55573e9729a0 <e123265> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x55573e972cc0 <e111999> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55573eb7a090 <e112012> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55573eb79e00 <e112008> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55573ebd39f0 <e123289> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55573e972e50 <e123280> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55573e972fa0 <e123281> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: CCAST 0x55573ec74cc0 <e139228#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e973300 <e139223#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec74e60 <e139237#> {h67} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e973460 <e139232#> {h67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55573e552c70 <e36147> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55573e552d90 <e36148> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55573e552eb0 <e36150> {c251} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x55573e552fd0 <e95255> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e553090 <e36155> {c252} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: AND 0x55573e976dc0 <e112052> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e976e80 <e112050> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55573e976f40 <e112019> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55573e977000 <e112016> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55573eb7a3e0 <e112032> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55573eb7a150 <e112028> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55573ebd3b90 <e123305> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55573e977240 <e123296> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55573e977360 <e123297> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x55573e977680 <e112036> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55573eb7a730 <e112049> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55573eb7a4a0 <e112045> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55573ebd3d30 <e123321> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55573e977810 <e123312> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55573e977960 <e123313> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: CCAST 0x55573ec75000 <e139246#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55573e977cc0 <e139241#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55573ec751a0 <e139255#> {h68} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e977e20 <e139250#> {h68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55573e553270 <e36153> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55573e553390 <e36154> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55573e5534b0 <e36156> {c252} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: ASSIGNW 0x55573e5541d0 <e112208> {c265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e554290 <e112206> {c265} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55573ec75340 <e139264#> {c265} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e554350 <e139259#> {c265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: AND 0x55573e991600 <e112205> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1: NOT 0x55573e9916c0 <e112055> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:1:1: SHIFTR 0x55573ebd3ed0 <e123337> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55573e991850 <e123328> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:2: CONST 0x55573e991970 <e123329> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2: AND 0x55573e991c50 <e112204> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:1: NOT 0x55573e991d10 <e112057> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:1:1: SHIFTR 0x55573ebd4070 <e123353> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: VARREF 0x55573e991ea0 <e123344> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2: CONST 0x55573e991fc0 <e123345> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:3:1:2:2:2: AND 0x55573e9922a0 <e112203> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:1: NOT 0x55573e992360 <e112059> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:1:1: SHIFTR 0x55573ebd4210 <e123369> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: VARREF 0x55573e9924f0 <e123360> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:1:1:2: CONST 0x55573e992610 <e123361> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1d
    1:2:3:1:2:2:2:2: COND 0x55573e9928f0 <e112202> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x55573ec2af70 <e132672> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:1:1: CONST 0x55573ec2ace0 <e132664> {g10} @dt=0x55573dee44c0@(G/w32)  32'h10000000
    1:2:3:1:2:2:2:2:1:2: VARREF 0x55573e992a80 <e132665> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2: COND 0x55573e992e80 <e112109> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:1: AND 0x55573ec2ab40 <e132650> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:1:1: CONST 0x55573ec2a8b0 <e132642> {g10} @dt=0x55573dee44c0@(G/w32)  32'h8000000
    1:2:3:1:2:2:2:2:2:1:2: VARREF 0x55573e993010 <e132643> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: COND 0x55573e993410 <e112078> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:1: AND 0x55573ec2a2e0 <e132606> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:2:1:1: CONST 0x55573ec2a050 <e132598> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:1:2:2:2:2:2:2:1:2: VARREF 0x55573e9935a0 <e132599> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2:2: LTS 0x55573e9939a0 <e112063> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:2:1: CONST 0x55573e993a60 <e41577> {g30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:2:2:2:2: VARREF 0x55573e993bd0 <e41578> {g30} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:2:3: GTES 0x55573e993cf0 <e112064> {g27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:2:2:3:1: CONST 0x55573e993db0 <e41567> {g27} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:2:2:3:2: VARREF 0x55573e993f20 <e41568> {g27} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3: COND 0x55573e994040 <e112095> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:1: AND 0x55573ec2a710 <e132628> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:2:2:2:2:3:1:1: CONST 0x55573ec2a480 <e132620> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:1:2:2:2:2:2:3:1:2: VARREF 0x55573e9941d0 <e132621> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:3:2: NEQ 0x55573e9945d0 <e112080> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:2:1: VARREF 0x55573e994690 <e38313> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3:2:2: VARREF 0x55573e9947b0 <e38314> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:1:2:2:2:2:2:3:3: EQ 0x55573e9948d0 <e112081> {g21} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:2:3:3:1: VARREF 0x55573e994990 <e38307> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:2:3:3:2: VARREF 0x55573e994ab0 <e38308> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:1:2:2:2:2:3: AND 0x55573e994bd0 <e112188> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:1: NOT 0x55573e994c90 <e112111> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:1:1: SHIFTR 0x55573ebd4a30 <e123449> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:1:1:1: VARREF 0x55573e994e20 <e123440> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:1:1:2: CONST 0x55573e994f40 <e123441> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1b
    1:2:3:1:2:2:2:2:3:2: AND 0x55573e995220 <e112187> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:1: SHIFTR 0x55573ebd4bd0 <e123465> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:1:1: VARREF 0x55573e9953b0 <e123456> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:1:2: CONST 0x55573e9954d0 <e123457> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1a
    1:2:3:1:2:2:2:2:3:2:2: COND 0x55573e9957b0 <e112186> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1: OR 0x55573e995870 <e112147> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:1: EQ 0x55573e995930 <e112116> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:1:1: CONST 0x55573e9959f0 <e112113> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1
    1:2:3:1:2:2:2:2:3:2:2:1:1:2: AND 0x55573eb7b470 <e112129> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:1: CONST 0x55573eb7b1e0 <e112125> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2: SHIFTR 0x55573ebd4d70 <e123481> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2:1: VARREF 0x55573e995c30 <e123472> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:1:1:2:2:2: CONST 0x55573e995d50 <e123473> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:1:2: EQ 0x55573e996030 <e112133> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:1:2:1: CONST 0x55573e9960f0 <e112130> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:1:2:2:2:2:3:2:2:1:2:2: AND 0x55573eb7b7c0 <e112146> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:1: CONST 0x55573eb7b530 <e112142> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2: SHIFTR 0x55573ebd4f10 <e123497> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2:1: VARREF 0x55573e996330 <e123488> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:1:2:2:2:2: CONST 0x55573e996450 <e123489> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:2: LTES 0x55573e996730 <e112148> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:2:1: CONST 0x55573e9967f0 <e41526> {g13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:3:2:2:2:2: VARREF 0x55573e996960 <e41527> {g13} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:1:2:2:2:2:3:2:2:3: AND 0x55573e996a80 <e112185> {g16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1: OR 0x55573e996b40 <e112183> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1: EQ 0x55573e996c00 <e112152> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:1: CONST 0x55573e996cc0 <e112149> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2: AND 0x55573eb7bb10 <e112165> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:1: CONST 0x55573eb7b880 <e112161> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2: SHIFTR 0x55573ebd50b0 <e123513> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2:1: VARREF 0x55573e996f00 <e123504> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:3:1:1:2:2:2: CONST 0x55573e997020 <e123505> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:1:2: EQ 0x55573e997300 <e112169> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:1: CONST 0x55573e9973c0 <e112166> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2: AND 0x55573eb7be60 <e112182> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:1: CONST 0x55573eb7bbd0 <e112178> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2: SHIFTR 0x55573ebd5250 <e123529> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2:1: VARREF 0x55573e997600 <e123520> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:3:2:2:3:1:2:2:2:2: CONST 0x55573e997720 <e123521> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:3:2:2:3:2: GTS 0x55573e997a00 <e112184> {g16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:1:2:2:2:2:3:2:2:3:2:1: CONST 0x55573e997ac0 <e41557> {g16} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:1:2:2:2:2:3:2:2:3:2:2: VARREF 0x55573e997c30 <e41558> {g16} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2: VARREF 0x55573e554590 <e112207> {c265} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: ASSIGNW 0x55573e57d400 <e95259> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1: COND 0x55573e57d4c0 <e38612> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:1: CCAST 0x55573ec754e0 <e139273#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e57d580 <e139268#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:2: ADD 0x55573e9b2970 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1: SHIFTL 0x55573e9b2a30 <e132693> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:2:1:1: VARREF 0x55573e9b2af0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2: CONST 0x55573e9b2c40 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:1:2:2: VARREF 0x55573e9b2db0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x55573e9365a0 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:1:3:1: CCAST 0x55573ec75680 <e139282#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:1:3:1:1: CONST 0x55573e936660 <e139277#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x55573e9367d0 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3:2: VARREF 0x55573e57d8e0 <e38613> {i13} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [LV] => VAR 0x55573e3f6710 <e35866> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: CFUNC 0x55573eb1c7b0 <e101769> {h34}  _multiclk__TOP__12 [STATICU]
    1:2:3: COMMENT 0x55573ead1480 <e96592> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55573e841350 <e112248> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: AND 0x55573e841410 <e112246> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573e8414d0 <e112244> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55573e841590 <e112213> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55573eb7c500 <e112226> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55573eb7c270 <e112222> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55573ebd53f0 <e123545> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55573e981a60 <e123536> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55573e981bb0 <e123537> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55573ec75820 <e139291#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573e8417a0 <e139286#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55573e8418f0 <e112230> {h62} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55573eb7c850 <e112243> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55573eb7c5c0 <e112239> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55573ebd5590 <e123561> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55573e9877e0 <e123552> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55573e987930 <e123553> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55573ec759c0 <e139300#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573e841b00 <e139295#> {h62} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55573ec75b60 <e139309#> {h62} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e841c50 <e139304#> {h62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55573e841db0 <e112247> {h62} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55573e8436d0 <e112329> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573e843790 <e112327> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: AND 0x55573e843850 <e112287> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55573e843910 <e112251> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec75d00 <e139318#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573e8439d0 <e139313#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55573ec75ea0 <e139327#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573e843b20 <e139322#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55573e843c80 <e112286> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55573e843d40 <e112255> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55573ec76040 <e139336#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55573e843e00 <e139331#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55573eb7cba0 <e112268> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55573eb7c910 <e112264> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55573ebd5730 <e123577> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55573e981fa0 <e123568> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55573e9820f0 <e123569> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55573e808030 <e112272> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55573ec761e0 <e139345#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55573e844080 <e139340#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55573eb7cef0 <e112285> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55573eb7cc60 <e112281> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55573ebd58d0 <e123593> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55573e987d20 <e123584> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55573e987e70 <e123585> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55573e8442c0 <e112326> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55573e844380 <e112290> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55573ec76380 <e139354#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55573e844440 <e139349#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55573ec76520 <e139363#> {h70} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55573e844560 <e139358#> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55573e844680 <e112325> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55573e844740 <e112294> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55573ec766c0 <e139372#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55573e844800 <e139367#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55573eb7d240 <e112307> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55573eb7cfb0 <e112303> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55573ebd5a70 <e123609> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55573e982520 <e123600> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55573e982670 <e123601> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55573e844a40 <e112311> {h70} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55573ec76860 <e139381#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55573e844b00 <e139376#> {h70} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55573eb7d590 <e112324> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55573eb7d300 <e112320> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55573ebd5c10 <e123625> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55573e9882a0 <e123616> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55573e9883f0 <e123617> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55573e844d40 <e112328> {h70} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55573e844e60 <e112336> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573e844f20 <e112334> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573e844fe0 <e112332> {h73} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec76a00 <e139390#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e8450a0 <e139385#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55573ec76ba0 <e139399#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e8451c0 <e139394#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55573ec76d40 <e139408#> {h73} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e8452e0 <e139403#> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55573e845400 <e112335> {h73} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55573e845520 <e112343> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573e8455e0 <e112341> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573e8456a0 <e112339> {h74} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec76ee0 <e139417#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e845760 <e139412#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55573ec77080 <e139426#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e845880 <e139421#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55573ec77220 <e139435#> {h74} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e8459a0 <e139430#> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55573e845ac0 <e112342> {h74} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55573e845be0 <e112348> {h75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: OR 0x55573e845ca0 <e112346> {h75} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55573ec773c0 <e139444#> {h75} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55573e845d60 <e139439#> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55573ec77560 <e139453#> {h75} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573e845e80 <e139448#> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55573e845fa0 <e112347> {h75} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: CFUNC 0x55573ea8c980 <e101771> {c5}  _eval [STATIC]
    1:2:3: IF 0x55573ead2ec0 <e95416> {l30}
    1:2:3:1: AND 0x55573eb0ff80 <e112352> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573e90c2b0 <e112350> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec77700 <e139462#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573eae3850 <e139457#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: CCAST 0x55573ec778a0 <e139471#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573eb0fe60 <e139466#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55573e9c02c0 <e95378> {l36} _sequent__TOP__1 => CFUNC 0x55573ead34e0 <e101747> {l36}  _sequent__TOP__1 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd6460 <e123656> {l36} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd63a0 <e123650> {l36} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2b3a0 <e132712> {l36} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3:2:1:2: VARREF 0x55573ebd5e30 <e132713> {l36} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb20650 <e123651> {l36} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573eb18780 <e95960> {k11}
    1:2:3:1: OR 0x55573eb186c0 <e112364> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: AND 0x55573ea8b450 <e112359> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec77a40 <e139480#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573ea8b1c0 <e139475#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x55573eada370 <e112358> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55573ec77be0 <e139489#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55573ea8b2e0 <e139484#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573eb18600 <e112363> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec77d80 <e139498#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eb183c0 <e139493#> {k11} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573ead69f0 <e112362> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec77f20 <e139507#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eb184e0 <e139502#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eadd680 <e95903> {k14} _sequent__TOP__2 => CFUNC 0x55573eadd410 <e101749> {k14}  _sequent__TOP__2 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd6b50 <e123690> {k14} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd6a90 <e123684> {k14} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2b630 <e132728> {k14} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:1:2: VARREF 0x55573ebd6520 <e132729> {k14} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb21010 <e123685> {k14} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573ea8bee0 <e96047> {c578}
    1:2:3:1: OR 0x55573eb04e60 <e112375> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: XOR 0x55573ea8be20 <e112370> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec780c0 <e139516#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573ea8bbe0 <e139511#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: CCAST 0x55573ec78260 <e139525#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573ea8bd00 <e139520#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x55573eb04da0 <e112374> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec78400 <e139534#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eb04aa0 <e139529#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573eb04ce0 <e112373> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec785a0 <e139543#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eb04bc0 <e139538#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eadda00 <e95993> {c578} _sequent__TOP__3 => CFUNC 0x55573eadd790 <e101751> {c578}  _sequent__TOP__3 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd7240 <e123724> {c578} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd7180 <e123718> {c578} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2b8c0 <e132744> {c578} @dt=0x55573dee44c0@(G/w32)  32'h8
    1:2:3:2:1:2: VARREF 0x55573ebd6c10 <e132745> {c578} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb219b0 <e123719> {c578} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573ead2240 <e96189> {l30}
    1:2:3:1: AND 0x55573ead2180 <e112382> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: NOT 0x55573ead1fa0 <e112380> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec78740 <e139552#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573ead1e80 <e139547#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: CCAST 0x55573ec788e0 <e139561#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55573ead2060 <e139556#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55573eb1af30 <e96175> {l36} _sequent__TOP__5 => CFUNC 0x55573eb1acc0 <e101755> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd7930 <e123758> {l36} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd7870 <e123752> {l36} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2bb50 <e132760> {l36} @dt=0x55573dee44c0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x55573ebd7300 <e132761> {l36} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb22350 <e123753> {l36} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573eadcdc0 <e96350> {k11}
    1:2:3:1: OR 0x55573eadcd00 <e112394> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: AND 0x55573eadc880 <e112389> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec78a80 <e139570#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573eb043b0 <e139565#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x55573eb04640 <e112388> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55573ec78c20 <e139579#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55573eb044d0 <e139574#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573eadcc40 <e112393> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec78dc0 <e139588#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eadc940 <e139583#> {k11} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573eadcb80 <e112392> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec78f60 <e139597#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eadca60 <e139592#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1b2b0 <e96321> {n50} _sequent__TOP__6 => CFUNC 0x55573eb1b040 <e101757> {n50}  _sequent__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd8020 <e123792> {n50} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd7f60 <e123786> {n50} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2bde0 <e132776> {n50} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:1:2: VARREF 0x55573ebd79f0 <e132777> {n50} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb22cf0 <e123787> {n50} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573eb182b0 <e96410> {c578}
    1:2:3:1: OR 0x55573eadfc50 <e112410> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573eb180d0 <e112405> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55573eb17c00 <e112400> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec79100 <e139606#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573eb179c0 <e139601#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55573ec792a0 <e139615#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573eb17ae0 <e139610#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55573eb18010 <e112404> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55573ec79440 <e139624#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55573eb17cc0 <e139619#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x55573eb17f50 <e112403> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55573ec795e0 <e139633#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55573eb17de0 <e139628#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573eadfb90 <e112409> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec79780 <e139642#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eb18190 <e139637#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573eadfad0 <e112408> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec79920 <e139651#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eadf9b0 <e139646#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1b6c0 <e96369> {c493} _multiclk__TOP__7 => CFUNC 0x55573eb1b3c0 <e101759> {c493}  _multiclk__TOP__7 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd8710 <e123826> {c493} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd8650 <e123820> {c493} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2c070 <e132792> {c493} @dt=0x55573dee44c0@(G/w32)  32'h40
    1:2:3:2:1:2: VARREF 0x55573ebd80e0 <e132793> {c493} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb23690 <e123821> {c493} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: CCALL 0x55573eb1ba40 <e96462> {r11} _combo__TOP__8 => CFUNC 0x55573eb1b7d0 <e101761> {r11}  _combo__TOP__8 [STATICU]
    1:2:3: ASSIGN 0x55573ebd8e00 <e123860> {r11} @dt=0x55573eb20490@(G/w32)
    1:2:3:1: OR 0x55573ebd8d40 <e123854> {r11} @dt=0x55573eb20490@(G/w32)
    1:2:3:1:1: CONST 0x55573ec2c300 <e132808> {r11} @dt=0x55573dee44c0@(G/w32)  32'h80
    1:2:3:1:2: VARREF 0x55573ebd87d0 <e132809> {r11} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55573eb24030 <e123855> {r11} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573e5201a0 <e96507> {l30}
    1:2:3:1: OR 0x55573eadd050 <e112429> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573eae11a0 <e112424> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55573eae0d20 <e112419> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec79ac0 <e139660#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573eae0250 <e139655#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55573ec79c60 <e139669#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573eae0c00 <e139664#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55573eae10e0 <e112423> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: NOT 0x55573eae0f00 <e112421> {l30} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55573ec79e00 <e139678#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55573eae0de0 <e139673#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: CCAST 0x55573ec79fa0 <e139687#> {l30} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573eae0fc0 <e139682#> {l30} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573eae1560 <e112428> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec7a140 <e139696#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eae1260 <e139691#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573eae14a0 <e112427> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec7a2e0 <e139705#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eae1380 <e139700#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1be80 <e96466> {l19} _multiclk__TOP__9 => CFUNC 0x55573eb1bb80 <e101763> {l19}  _multiclk__TOP__9 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd94f0 <e123894> {l19} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd9430 <e123888> {l19} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2c590 <e132824> {l19} @dt=0x55573dee44c0@(G/w32)  32'h100
    1:2:3:2:1:2: VARREF 0x55573ebd8ec0 <e132825> {l19} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb249d0 <e123889> {l19} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573e520ad0 <e96544> {c578}
    1:2:3:1: OR 0x55573e520a10 <e112440> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: XOR 0x55573e520590 <e112435> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55573ec7a480 <e139714#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55573e520350 <e139709#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: CCAST 0x55573ec7a620 <e139723#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55573e520470 <e139718#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x55573e520950 <e112439> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec7a7c0 <e139732#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573e520650 <e139727#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573e520890 <e112438> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec7a960 <e139741#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573e520770 <e139736#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1c290 <e96518> {f23} _sequent__TOP__10 => CFUNC 0x55573eb1bf90 <e101765> {f23}  _sequent__TOP__10 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebd9be0 <e123928> {f23} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebd9b20 <e123922> {f23} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2c820 <e132840> {f23} @dt=0x55573dee44c0@(G/w32)  32'h200
    1:2:3:2:1:2: VARREF 0x55573ebd95b0 <e132841> {f23} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb25370 <e123923> {f23} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573ead13b0 <e96586> {c578}
    1:2:3:1: OR 0x55573ead12f0 <e112455> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573ead0e70 <e112450> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55573ead0a60 <e112446> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec7ab00 <e139750#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573e520ba0 <e139745#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55573ec7aca0 <e139759#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573e520cc0 <e139754#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: XOR 0x55573ead0db0 <e112449> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55573ec7ae40 <e139768#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55573ead0b20 <e139763#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: CCAST 0x55573ec7afe0 <e139777#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55573ead0c40 <e139772#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573ead1230 <e112454> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec7b180 <e139786#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573ead0f30 <e139781#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573ead1170 <e112453> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec7b320 <e139795#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573ead1050 <e139790#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1c6a0 <e96548> {c251} _multiclk__TOP__11 => CFUNC 0x55573eb1c3a0 <e101767> {c251}  _multiclk__TOP__11 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebda2d0 <e123962> {c251} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebda210 <e123956> {c251} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2cab0 <e132856> {c251} @dt=0x55573dee44c0@(G/w32)  32'h400
    1:2:3:2:1:2: VARREF 0x55573ebd9ca0 <e132857> {c251} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb25d10 <e123957> {c251} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55573eb195b0 <e96638> {c578}
    1:2:3:1: OR 0x55573eb194f0 <e112471> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1: OR 0x55573eb19070 <e112466> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55573eb18ba0 <e112461> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55573ec7b4c0 <e139804#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55573ead1560 <e139799#> {c578} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55573ec7b660 <e139813#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55573eb18a80 <e139808#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55573eb18fb0 <e112465> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55573ec7b800 <e139822#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55573eb18c60 <e139817#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x55573eb18ef0 <e112464> {k11} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55573ec7b9a0 <e139831#> {k11} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55573eb18d80 <e139826#> {k11} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55573eb19430 <e112470> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55573ec7bb40 <e139840#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55573eb19130 <e139835#> {c578} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55573eb19370 <e112469> {c578} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55573ec7bce0 <e139849#> {c578} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55573eb19250 <e139844#> {c578} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55573eb1cab0 <e96597> {h34} _multiclk__TOP__12 => CFUNC 0x55573eb1c7b0 <e101769> {h34}  _multiclk__TOP__12 [STATICU]
    1:2:3:2: ASSIGN 0x55573ebda9c0 <e123996> {h34} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1: OR 0x55573ebda900 <e123990> {h34} @dt=0x55573eb20490@(G/w32)
    1:2:3:2:1:1: CONST 0x55573ec2cd40 <e132872> {h34} @dt=0x55573dee44c0@(G/w32)  32'h800
    1:2:3:2:1:2: VARREF 0x55573ebda390 <e132873> {h34} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55573eb266b0 <e123991> {h34} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:4: ASSIGN 0x55573eb03d20 <e112477> {c22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:4:1: VARREF 0x55573eae3730 <e112475> {c22} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4:2: VARREF 0x55573eb1ab70 <e112476> {c22} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x55573ead6930 <e112480> {c8} @dt=0x55573eab3650@(G/wu32/1)
    1:2:4:1: VARREF 0x55573ead6810 <e112478> {c8} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x55573ead66f0 <e112479> {c8} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:4: ASSIGN 0x55573ea8bb20 <e112483> {c7} @dt=0x55573eab3650@(G/wu32/1)
    1:2:4:1: VARREF 0x55573ea8ba00 <e112481> {c7} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x55573ea8b8e0 <e112482> {c7} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:4: ASSIGN 0x55573ead6b10 <e112486> {c22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:4:1: VARREF 0x55573dec05c0 <e112484> {c22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x55573eaeba40 <e112485> {c22} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55573eaec530 <e101773> {c5}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x55573eaec200 <e112489> {c22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: VARREF 0x55573eacff40 <e112487> {c22} @dt=0x55573eab3650@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ea8c290 <e95277> {c22} @dt=0x55573dec2600@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: VARREF 0x55573eb1aa00 <e112488> {c22} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573eb03ba0 <e95385> {c22} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3: ASSIGN 0x55573ead6630 <e112492> {c8} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: VARREF 0x55573eb05630 <e112490> {c8} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x55573ead6510 <e112491> {c8} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x55573eb052f0 <e95921> {c8} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3: ASSIGN 0x55573ead9f20 <e112495> {c7} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:1: VARREF 0x55573ead9ce0 <e112493> {c7} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x55573ead9e00 <e112494> {c7} @dt=0x55573eab3650@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x55573ead99a0 <e96000> {c7} @dt=0x55573dec2600@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x55573e1c9930 <e101775> {c5}  final [SLOW]
    1:2:2: CSTMT 0x55573ead1b20 <e95324> {c5}
    1:2:2:1: TEXT 0x55573ea8cd90 <e95325> {c5} "MIPS_Bus_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x55573e1caca0 <e95328> {c5}
    1:2:2:1: TEXT 0x55573e7f6100 <e95327> {c5} "MIPS_Bus_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x55573e1caf60 <e101777> {c5}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x55573eaddd80 <e96155> {c172} _settle__TOP__4 => CFUNC 0x55573eaddb10 <e101753> {c172}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x55573ebdb0b0 <e124030> {c172} @dt=0x55573eb20490@(G/w32)
    1:2:3:1: OR 0x55573ebdaff0 <e124024> {c172} @dt=0x55573eb20490@(G/w32)
    1:2:3:1:1: CONST 0x55573ec2cfd0 <e132888> {c172} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:1:2: VARREF 0x55573ebdaa80 <e132889> {c172} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55573eab0970 <e124025> {c172} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55573eb20310 <e98885> {c5} @dt=0x55573eb20490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55573ead60f0 <e101779> {c5}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x55573eae0b10 <e98461> {c5}
    1:2:3: CHANGEDET 0x55573eb178b0 <e98477> {c22}
    1:2:3:1: VARREF 0x55573ead6270 <e112499> {c22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x55573ead6390 <e112500> {c22} @dt=0x55573eab3650@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573ead51f0 <e98464> {c22} @dt=0x55573dec2600@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x55573eaebb60 <e112503> {c22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:4:1: VARREF 0x55573eb16a90 <e112501> {c22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x55573eb16970 <e112502> {c22} @dt=0x55573eab3650@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55573ead51f0 <e98464> {c22} @dt=0x55573dec2600@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55573eb06de0 <e101781> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x55573e8a6fc0 <e98556> {c86} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a6d90 <e79837> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x55573e8a6ea0 <e112504> {c86} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x55573e8a08a0 <e99311> {c51} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0670 <e79587> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x55573e9b3550 <e85522> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: SHIFTL 0x55573e9b3610 <e132905> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: VARREF 0x55573e9b36d0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55573e9b3820 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55573e9b3990 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55573e89b620 <e99395> {c25} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89b3f0 <e79387> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: COND 0x55573e9b0ce0 <e85497> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7be80 <e139858#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573e9b0da0 <e139853#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:2:2: COND 0x55573e9b0ec0 <e85472> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1: CCAST 0x55573ec7c020 <e139867#> {c413} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55573e9b0f80 <e139862#> {c413} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2:2: VARREF 0x55573e9b10a0 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:2:3: VARREF 0x55573e9b11c0 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:2:3: COND 0x55573e9bad00 <e85567> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: CCAST 0x55573ec7c1c0 <e139876#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:1: VARREF 0x55573e9badc0 <e139871#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:3:2: ADD 0x55573e9baf20 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1: SHIFTL 0x55573e9bafe0 <e132925> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1:1: VARREF 0x55573e9bb0a0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:3:2:1:2: CONST 0x55573e9bb1c0 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:3:2:2: VARREF 0x55573e9bb330 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3:3: ADD 0x55573e9bb490 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:1: CCAST 0x55573ec7c360 <e139885#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:3:3:1:1: CONST 0x55573e9bb550 <e139880#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:3:2: VARREF 0x55573e9bb6c0 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573e89c280 <e99506> {c28} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89c050 <e79417> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x55573e9b6d90 <e85547> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7c500 <e139894#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573e9b6e50 <e139889#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x55573e9b6fb0 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55573e9b7070 <e132945> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55573e9b7130 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55573e9b7250 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55573e9b73c0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55573e9b7520 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: CCAST 0x55573ec7c6a0 <e139903#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55573e9b75e0 <e139898#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55573e9b7750 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573e8a3e40 <e99508> {c72} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a3c10 <e79717> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x55573e91fe00 <e132965> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e91fec0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55573e911840 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55573e8a52e0 <e99565> {c77} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a50b0 <e79767> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x55573e8a51c0 <e79764> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x55573e89e7a0 <e99567> {c39} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89e570 <e79507> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: AND 0x55573e99e4a0 <e112660> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:1: NOT 0x55573e99e560 <e112510> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:1:1: SHIFTR 0x55573ebdb170 <e124049> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: VARREF 0x55573e99e6f0 <e124040> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2: CONST 0x55573e99e810 <e124041> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: AND 0x55573e99eaf0 <e112659> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:1: NOT 0x55573e99ebb0 <e112512> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:1:1: SHIFTR 0x55573ebdb310 <e124065> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1:1:1: VARREF 0x55573e99ed40 <e124056> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2: CONST 0x55573e99ee60 <e124057> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:3:2:2:2: AND 0x55573e99f140 <e112658> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:1: NOT 0x55573e99f200 <e112514> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:1:1: SHIFTR 0x55573ebdb4b0 <e124081> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:1:1:1: VARREF 0x55573e99f390 <e124072> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:1:1:2: CONST 0x55573e99f4b0 <e124073> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1d
    1:2:3:2:2:2:2: COND 0x55573e99f790 <e112657> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1: AND 0x55573ec2ebc0 <e133052> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55573ec2e930 <e133044> {g10} @dt=0x55573dee44c0@(G/w32)  32'h10000000
    1:2:3:2:2:2:2:1:2: VARREF 0x55573e99f920 <e133045> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: COND 0x55573e99fd20 <e112564> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1: AND 0x55573ec2e790 <e133030> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: CONST 0x55573ec2e500 <e133022> {g10} @dt=0x55573dee44c0@(G/w32)  32'h8000000
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55573e99feb0 <e133023> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:2: COND 0x55573e9a02b0 <e112533> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:1: AND 0x55573ec2df30 <e132986> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1: CONST 0x55573ec2dca0 <e132978> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:2:2:2:2:2:2:1:2: VARREF 0x55573e9a0440 <e132979> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:2:2: LTS 0x55573e9a0840 <e112518> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:2:1: CONST 0x55573e9a0900 <e41577> {g30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:2:2:2:2: VARREF 0x55573e9a0a70 <e41578> {g30} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:2:3: GTES 0x55573e9a0b90 <e112519> {g27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:3:1: CONST 0x55573e9a0c50 <e41567> {g27} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:2:2:3:2: VARREF 0x55573e9a0dc0 <e41568> {g27} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3: COND 0x55573e9a0ee0 <e112550> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:1: AND 0x55573ec2e360 <e133008> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:3:1:1: CONST 0x55573ec2e0d0 <e133000> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:2:2:2:2:2:3:1:2: VARREF 0x55573e9a1070 <e133001> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:3:2: NEQ 0x55573e9a1470 <e112535> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:2:1: VARREF 0x55573e9a1530 <e38313> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3:2:2: VARREF 0x55573e9a1650 <e38314> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:2:2:2:2:2:3:3: EQ 0x55573e9a1770 <e112536> {g21} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:3:1: VARREF 0x55573e9a1830 <e38307> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3:3:2: VARREF 0x55573e9a1950 <e38308> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:2:2:2:2:3: AND 0x55573e9a1a70 <e112643> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1: NOT 0x55573e9a1b30 <e112566> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1: SHIFTR 0x55573ebdbcd0 <e124161> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:1:1: VARREF 0x55573e9a1cc0 <e124152> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:1:1:2: CONST 0x55573e9a1de0 <e124153> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1b
    1:2:3:2:2:2:2:3:2: AND 0x55573e9a20c0 <e112642> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:1: SHIFTR 0x55573ebdbe70 <e124177> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:1:1: VARREF 0x55573e9a2250 <e124168> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:1:2: CONST 0x55573e9a2370 <e124169> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1a
    1:2:3:2:2:2:2:3:2:2: COND 0x55573e9a2650 <e112641> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:1: OR 0x55573e9a2710 <e112602> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:1: EQ 0x55573e9a27d0 <e112571> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:1:1: CONST 0x55573e9a2890 <e112568> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1
    1:2:3:2:2:2:2:3:2:2:1:1:2: AND 0x55573eb7e2d0 <e112584> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:1:2:1: CONST 0x55573eb7e040 <e112580> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:1:1:2:2: SHIFTR 0x55573ebdc010 <e124193> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:1:2:2:1: VARREF 0x55573e9a2ad0 <e124184> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:1:1:2:2:2: CONST 0x55573e9a2bf0 <e124185> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:1:2: EQ 0x55573e9a2ed0 <e112588> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:2:1: CONST 0x55573e9a2f90 <e112585> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:2:2:2:2:3:2:2:1:2:2: AND 0x55573eb7e620 <e112601> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:2:2:1: CONST 0x55573eb7e390 <e112597> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:1:2:2:2: SHIFTR 0x55573ebdc1b0 <e124209> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:2:2:2:1: VARREF 0x55573e9a31d0 <e124200> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:1:2:2:2:2: CONST 0x55573e9a32f0 <e124201> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:2: LTES 0x55573e9a35d0 <e112603> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:2:1: CONST 0x55573e9a3690 <e41526> {g13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:3:2:2:2:2: VARREF 0x55573e9a3800 <e41527> {g13} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:3:2:2:3: AND 0x55573e9a3920 <e112640> {g16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1: OR 0x55573e9a39e0 <e112638> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:1: EQ 0x55573e9a3aa0 <e112607> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:1:1: CONST 0x55573e9a3b60 <e112604> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:2:2:2:3:2:2:3:1:1:2: AND 0x55573eb7e970 <e112620> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:1: CONST 0x55573eb7e6e0 <e112616> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2: SHIFTR 0x55573ebdc350 <e124225> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2:1: VARREF 0x55573e9a3da0 <e124216> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2:2: CONST 0x55573e9a3ec0 <e124217> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:1:2: EQ 0x55573e9a41a0 <e112624> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:2:1: CONST 0x55573e9a4260 <e112621> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:1:2:2: AND 0x55573eb7ecc0 <e112637> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:1: CONST 0x55573eb7ea30 <e112633> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2: SHIFTR 0x55573ebdc4f0 <e124241> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2:1: VARREF 0x55573e9a44a0 <e124232> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2:2: CONST 0x55573e9a45c0 <e124233> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:2: GTS 0x55573e9a48a0 <e112639> {g16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:3:2:1: CONST 0x55573e9a4960 <e41557> {g16} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:3:2:2:3:2:2: VARREF 0x55573e9a4ad0 <e41558> {g16} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x55573e8a4aa0 <e99651> {c75} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4870 <e79747> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x55573e98fbc0 <e85344> {c253} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7c840 <e139912#> {c253} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573e98fc80 <e139907#> {c253} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55573e98fda0 <e83908> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x55573e98fec0 <e36160> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55573e8a4ec0 <e99762> {c76} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4c90 <e79757> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x55573e990dc0 <e85393> {c254} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7c9e0 <e139921#> {c254} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573e990e80 <e139916#> {c254} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55573e990fa0 <e83921> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x55573e9910c0 <e36166> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55573e8b9bf0 <e99764> {c162} @dt=0x55573df45fe0@(G/w3) -> TRACEDECL 0x55573e8b9990 <e80477> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x55573e8b9aa0 <e112663> {c162} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55573e8ba0a0 <e99821> {c163} @dt=0x55573df45fe0@(G/w3) -> TRACEDECL 0x55573e8b9e40 <e80487> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x55573e8b9f50 <e112664> {c163} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x55573e8b1710 <e99823> {c126} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e8b14b0 <e80197> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_memory
    1:2:3:2: VARREF 0x55573e8b15c0 <e112665> {c126} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3: TRACEINC 0x55573e8aaaa0 <e99880> {c101} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aa840 <e79967> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x55573e8aa950 <e79964> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8aaf50 <e99937> {c102} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aacf0 <e79977> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x55573e8aae00 <e79974> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8ab400 <e99939> {c103} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ab1a0 <e79987> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3:2: VARREF 0x55573e8ab2b0 <e79984> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55573e8ab8b0 <e99941> {c104} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ab650 <e79997> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x55573e8ab760 <e79994> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55573e8abd40 <e99943> {c105} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8abb10 <e80007> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x55573e8abc20 <e80004> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55573e8ac210 <e99945> {c106} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8abfe0 <e80017> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x55573e8ac0f0 <e80014> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55573e8b67d0 <e99947> {c149} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b65a0 <e80367> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x55573e8b66b0 <e80364> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55573e8b7f70 <e99949> {c154} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b7d40 <e80417> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3:2: VARREF 0x55573e8b7e50 <e80414> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: TRACEINC 0x55573e8e6f20 <e99951> {q22} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8e6cb0 <e81947> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x55573e8e6dc0 <e81944> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x55573e8e90a0 <e99953> {e14} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8e8e70 <e82017> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x55573eb7f360 <e112680> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb7f0d0 <e112676> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebdc690 <e124257> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573e963630 <e124248> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55573e963780 <e124249> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55573e8e9580 <e99955> {e15} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9350 <e82027> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x55573ebdd000 <e124316> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1: SHIFTL 0x55573ebdce60 <e124312> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1:1: CCAST 0x55573ebdca90 <e124304> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55573ec7cd20 <e139939#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55573ebdc9d0 <e139934#> {e22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55573ec7cb80 <e139930#> {e22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55573eb7f6b0 <e139925#> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55573eb7f420 <e112691> {e22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebdc830 <e124273> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573e9bdf90 <e124264> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55573e9be0e0 <e124265> {e22} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55573ebdcc10 <e124305> {e22} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55573ebdcb50 <e124313> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55573ec7cec0 <e139948#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55573e9be570 <e139943#> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8e9a90 <e99957> {e16} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9830 <e82037> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x55573ebdd890 <e124374> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1: SHIFTL 0x55573ebdd6f0 <e124370> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1:1: CCAST 0x55573ebdd320 <e124362> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55573ec7d200 <e139966#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55573ebdd260 <e139961#> {e23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55573ec7d060 <e139957#> {e23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55573eb7fa00 <e139952#> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55573eb7f770 <e112706> {e23} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebdd0c0 <e124331> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573e9bf3a0 <e124322> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55573e9bf4f0 <e124323> {e23} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55573ebdd4a0 <e124363> {e23} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55573ebdd3e0 <e124371> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55573ec7d3a0 <e139975#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55573e9bf9c0 <e139970#> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8e9f50 <e99959> {e17} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9cf0 <e82047> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x55573ebdd950 <e124383> {e24} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55573ec7d540 <e139984#> {e24} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55573e964010 <e139979#> {e24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8ea3e0 <e99961> {e18} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8ea1b0 <e82057> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x55573ebdda10 <e124392> {e25} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55573ec7d6e0 <e139993#> {e25} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55573e9645b0 <e139988#> {e25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573e8ea8b0 <e99963> {e19} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8ea680 <e82067> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55573e8ea790 <e82064> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55573e8f7820 <e99965> {r10} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8f75b0 <e82477> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3:2: VARREF 0x55573e8f76c0 <e82474> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3: TRACEINC 0x55573e8a4260 <e99967> {c73} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4030 <e79727> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x55573e8a4140 <e79724> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55573e8a4680 <e100024> {c74} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4450 <e79737> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x55573e8a4560 <e79734> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55573e89cee0 <e100026> {c33} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89ccb0 <e79447> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x55573e89cdc0 <e112711> {c33} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55573e89d300 <e100083> {c34} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89d0d0 <e79457> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x55573e89d1e0 <e112712> {c34} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55573e89d720 <e100085> {c35} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89d4f0 <e79467> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x55573e89d600 <e112713> {c35} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55573e89db40 <e100087> {c36} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e89d910 <e79477> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x55573e89da20 <e112714> {c36} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55573e89df60 <e100089> {c37} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e89dd30 <e79487> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x55573e89de40 <e112715> {c37} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55573e89e380 <e100091> {c38} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89e150 <e79497> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x55573e89e260 <e112716> {c38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55573e89ebc0 <e100093> {c40} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e89e990 <e79517> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x55573e89eaa0 <e112717> {c40} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55573e89efe0 <e100095> {c41} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89edb0 <e79527> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x55573e89eec0 <e112718> {c41} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x55573e89f400 <e100097> {c42} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89f1d0 <e79537> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x55573e89f2e0 <e112719> {c42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x55573e89f820 <e100099> {c43} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89f5f0 <e79547> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x55573e89f700 <e112720> {c43} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x55573e89fc40 <e100101> {c44} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89fa10 <e79557> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x55573e89fb20 <e112721> {c44} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x55573e8a0060 <e100103> {c45} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89fe30 <e79567> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x55573e89ff40 <e112722> {c45} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x55573e8cd750 <e100105> {f19} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8cd4f0 <e81127> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x55573e8cd630 <e112723> {f19} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55573e8cdbe0 <e100107> {f20} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8cd9b0 <e81137> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x55573e8cdac0 <e112724> {f20} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x55573e8ce0b0 <e100109> {f21} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8cde80 <e81147> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x55573e8cdf90 <e112725> {f21} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x55573e89cac0 <e100111> {c32} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89c890 <e79437> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x55573e89c9a0 <e112726> {c32} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x55573e8a5700 <e100168> {c78} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a54d0 <e79777> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x55573e8a55e0 <e79774> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x55573e8a5b20 <e100170> {c79} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a58f0 <e79787> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x55573e8a5a00 <e79784> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: TRACEINC 0x55573e8b8420 <e100172> {c157} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b81f0 <e80427> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x55573e8b8300 <e112727> {c157} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55573e8b8900 <e100229> {c158} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b86d0 <e80437> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x55573e8b87e0 <e112728> {c158} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55573e8b9700 <e100231> {c161} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b94d0 <e80467> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x55573e8b95e0 <e112729> {c161} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55573e909a90 <e100233> {h31} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e909830 <e83057> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x55573e909970 <e112730> {h31} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55573e909f70 <e100235> {h32} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e909d40 <e83067> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x55573e909e50 <e112731> {h32} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x55573e8baa00 <e100237> {c175} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ba7a0 <e80507> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_v0_reg_file
    1:2:3:2: ARRAYSEL 0x55573e911f70 <e83955> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573e967320 <e27568> {l23} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:2:2: CONST 0x55573e967440 <e112732> {l23} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3: TRACEINC 0x55573e8c0110 <e100267> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0] -> TRACEDECL 0x55573e8bfeb0 <e80687> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x55573e8bfff0 <e80684> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55573e89ba40 <e100269> {c26} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89b810 <e79397> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instr_address
    1:2:3:2: VARREF 0x55573e89b920 <e79394> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573e89be60 <e100299> {c27} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89bc30 <e79407> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55573e9371a0 <e84121> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7d880 <e140002#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55573e937260 <e139997#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55573e9373d0 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573e89c6a0 <e100301> {c29} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89c470 <e79427> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x55573e89c580 <e112733> {c29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x55573e8a0480 <e100303> {c46} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a0250 <e79577> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x55573e8a0360 <e112734> {c46} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x55573e8a10e0 <e100305> {c53} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0eb0 <e79607> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55573e8a0fc0 <e79604> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55573e8a6360 <e100307> {c83} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8a6130 <e79807> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x55573e8a6240 <e112735> {c83} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55573e8a73e0 <e100309> {c87} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8a71b0 <e79847> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x55573e8a72c0 <e112736> {c87} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55573e8a7800 <e100311> {c88} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a75d0 <e79857> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x55573e8a76e0 <e112737> {c88} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55573e8a8580 <e100313> {c91} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8320 <e79887> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x55573e8a8460 <e112738> {c91} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55573e8a89a0 <e100315> {c92} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8770 <e79897> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x55573e8a8880 <e112739> {c92} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x55573e8a8e70 <e100317> {c93} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8c10 <e79907> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x55573e8a8d50 <e112740> {c93} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x55573e8a9360 <e100319> {c94} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a9100 <e79917> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x55573e8a9210 <e112741> {c94} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x55573e8a9840 <e100321> {c95} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a9610 <e79927> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x55573e8a9720 <e112742> {c95} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x55573e8a9cf0 <e100323> {c96} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a9ac0 <e79937> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_execute
    1:2:3:2: VARREF 0x55573e8a9bd0 <e112743> {c96} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: TRACEINC 0x55573e8aa170 <e100325> {c99} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a9f40 <e79947> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x55573e8aa050 <e79944> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x55573e8aa620 <e100327> {c100} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aa3f0 <e79957> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x55573e8aa500 <e79954> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x55573e8ac6f0 <e100329> {c107} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8ac4c0 <e80027> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x55573e8ac5d0 <e112744> {c107} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55573e8acb70 <e100331> {c108} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8ac940 <e80037> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x55573e8aca50 <e112745> {c108} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55573e8acff0 <e100333> {c109} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8acdc0 <e80047> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x55573e8aced0 <e112746> {c109} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55573e8ad470 <e100335> {c110} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ad240 <e80057> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x55573e8ad350 <e80054> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55573e8ad950 <e100337> {c111} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ad6e0 <e80067> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x55573e95f840 <e84558> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7da20 <e140011#> {c325} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55573e95f900 <e140006#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55573e95fa70 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55573e8ade30 <e100339> {c112} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8adbc0 <e80077> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x55573e8adcd0 <e80074> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55573e8ae350 <e100341> {c113} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ae120 <e80087> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x55573e8ae230 <e80084> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x55573e8ae7e0 <e100343> {c116} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8ae580 <e80097> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x55573e8ae6c0 <e112747> {c116} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55573e8aec70 <e100345> {c117} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8aea40 <e80107> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x55573e8aeb50 <e112748> {c117} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55573e8b0450 <e100347> {c122} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b0220 <e80157> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x55573e8b0330 <e112749> {c122} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x55573e8b0930 <e100349> {c123} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b06d0 <e80167> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x55573e8b07e0 <e112750> {c123} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x55573e8b0e10 <e100351> {c124} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b0be0 <e80177> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x55573e8b0cf0 <e112751> {c124} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x55573e8b12c0 <e100353> {c125} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8b1090 <e80187> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_memory
    1:2:3:2: VARREF 0x55573e8b11a0 <e112752> {c125} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: TRACEINC 0x55573e8b1bc0 <e100355> {c129} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b1960 <e80207> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x55573e8b1a70 <e80204> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55573e8b29d0 <e100357> {c132} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b2770 <e80237> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x55573e8b2880 <e80234> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55573e8b2e70 <e100359> {c133} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b2c40 <e80247> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x55573e9aef40 <e85476> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7dbc0 <e140020#> {c413} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573e9af000 <e140015#> {c413} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x55573e9af120 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x55573e9af240 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55573e8b3380 <e100361> {c134} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b3120 <e80257> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x55573e8b3260 <e80254> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x55573e8b3860 <e100363> {c135} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b3630 <e80267> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3:2: VARREF 0x55573e8b3740 <e80264> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: TRACEINC 0x55573e8b3cc0 <e100365> {c138} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b3a90 <e80277> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x55573e8b3ba0 <e112754> {c138} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55573e8b4b60 <e100367> {c141} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4930 <e80307> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x55573e8b4a40 <e112755> {c141} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55573e8b5040 <e100369> {c142} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4e10 <e80317> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x55573e8b4f20 <e112756> {c142} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x55573e8b5520 <e100371> {c143} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8b52f0 <e80327> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_writeback
    1:2:3:2: VARREF 0x55573e8b5400 <e112757> {c143} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: TRACEINC 0x55573e8b59a0 <e100373> {c144} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e8b5740 <e80337> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3:2: VARREF 0x55573e8b5850 <e112758> {c144} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: TRACEINC 0x55573e8b5e50 <e100375> {c145} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b5bf0 <e80347> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3:2: VARREF 0x55573e8b5d00 <e80344> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: TRACEINC 0x55573e8b62f0 <e100377> {c148} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8b60c0 <e80357> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x55573e8b61d0 <e112759> {c148} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55573e8b7660 <e100379> {c152} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b7400 <e80397> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x55573e8b7510 <e80394> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x55573e8a5f40 <e100381> {c80} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a5d10 <e79797> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x55573ebde730 <e124473> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: AND 0x55573eb800a0 <e133069> {c370} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x55573ec2f980 <e133141> {c370} @dt=0x55573dee44c0@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x55573e9acf70 <e133131> {c370} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x55573eb7fd50 <e133184> {c68} @dt=0x55573eae5800@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x55573ec2fe00 <e133172> {c370} @dt=0x55573dee44c0@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x55573ec2fbd0 <e133163> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x55573e9ad500 <e133160> {c68} @dt=0x55573eae5720@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x55573ebdde10 <e133161> {c370} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3: TRACEINC 0x55573e8b8db0 <e100438> {c159} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b8b80 <e80447> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x55573e9748e0 <e112828> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: AND 0x55573e9749a0 <e112826> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55573e974a60 <e112795> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55573e974b20 <e112792> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55573eb803f0 <e112808> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55573eb80160 <e112804> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55573ebde7f0 <e124488> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55573e974d60 <e124479> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55573e974e80 <e124480> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55573e9751a0 <e112812> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55573eb80740 <e112825> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55573eb804b0 <e112821> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55573ebde990 <e124504> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55573e975330 <e124495> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55573e975480 <e124496> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55573ec7dd60 <e140029#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55573e9757e0 <e140024#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55573ec7df00 <e140038#> {h67} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55573e975940 <e140033#> {h67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55573e8b9260 <e100440> {c160} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b9030 <e80457> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x55573e9792a0 <e112865> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: AND 0x55573e979360 <e112863> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55573e979420 <e112832> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55573e9794e0 <e112829> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55573eb80a90 <e112845> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55573eb80800 <e112841> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55573ebdeb30 <e124520> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55573e979720 <e124511> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55573e979840 <e124512> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55573e92cea0 <e112849> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55573eb80de0 <e112862> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55573eb80b50 <e112858> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55573ebdecd0 <e124536> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55573e98df40 <e124527> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55573e98e060 <e124528> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55573ec7e0a0 <e140047#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55573e98e340 <e140042#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55573ec7e240 <e140056#> {h68} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55573e98e460 <e140051#> {h68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55573e89b200 <e100442> {c22} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89afd0 <e79377> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x55573e89b0e0 <e112866> {c22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55573e8a0cc0 <e100472> {c52} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0a90 <e79597> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x55573e8a0ba0 <e79594> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573e8a1500 <e100474> {c55} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a12d0 <e79617> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x55573eb81130 <e112881> {c56} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:1: CONST 0x55573eb80ea0 <e112877> {c56} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x55573ebdee70 <e124552> {c56} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x55573e97f960 <e124543> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573e97fab0 <e124544> {c56} @dt=0x55573eab0b30@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x55573e8a1920 <e100476> {c57} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a16f0 <e79627> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x55573eb81480 <e112896> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb811f0 <e112892> {c58} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebdf010 <e124568> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573e9809e0 <e124559> {c58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573e980b30 <e124560> {c58} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55573e8a2160 <e100478> {c60} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a1f30 <e79647> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x55573eb817d0 <e112911> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb81540 <e112907> {c61} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebdf1b0 <e124584> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573e984be0 <e124575> {c61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573e984d30 <e124576> {c61} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55573e8a29a0 <e100480> {c63} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a2770 <e79667> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x55573eb81b20 <e112926> {c64} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb81890 <e112922> {c64} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebdf350 <e124600> {c64} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573e98aba0 <e124591> {c64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573e98acf0 <e124592> {c64} @dt=0x55573eab0b30@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55573e8a2dc0 <e100482> {c65} @dt=0x55573df020b0@(G/w16) -> TRACEDECL 0x55573e8a2b90 <e79677> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x55573eb81e70 <e112941> {c66} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:2:1: CONST 0x55573eb81be0 <e112937> {c66} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55573e98c060 <e133191> {c66} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573e8a31e0 <e100484> {c67} @dt=0x55573df03f60@(G/w26) -> TRACEDECL 0x55573e8a2fb0 <e79687> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x55573eb821c0 <e112956> {c68} @dt=0x55573eae5720@(G/wu32/26)
    1:2:3:2:1: CONST 0x55573eb81f30 <e112952> {c68} @dt=0x55573dee44c0@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x55573e98cb60 <e133198> {c68} @dt=0x55573eae5720@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573e8b7b10 <e100486> {c153} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b78b0 <e80407> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x55573e8b79c0 <e80404> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55573e8baee0 <e100488> {c576} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8bacb0 <e80517> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus fetch_state
    1:2:3:2: VARREF 0x55573e8badc0 <e112957> {c576} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3: TRACEINC 0x55573e8c0f10 <e100490> {l28} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8c0ca0 <e80717> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x55573eb82510 <e112972> {l29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573eb82280 <e112968> {l29} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55573e935d50 <e112969> {l29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55573ec7e3e0 <e140065#> {l29} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55573e935e10 <e140060#> {l29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55573e8a3600 <e100492> {c70} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a33d0 <e79697> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x55573e9218d0 <e83916> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x55573e8a3a20 <e100522> {c71} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a37f0 <e79707> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x55573e92d320 <e83929> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55573e8a6780 <e100524> {c84} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a6550 <e79817> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x55573e8a6660 <e112973> {c84} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55573e8a6ba0 <e100554> {c85} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a6970 <e79827> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x55573e8a6a80 <e112974> {c85} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55573e8a7c20 <e100556> {c89} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a79f0 <e79867> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x55573e8a7b00 <e112975> {c89} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x55573e8a80c0 <e100558> {c90} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a7e90 <e79877> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x55573e8a7fa0 <e112976> {c90} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x55573e8af150 <e100560> {c118} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8aef20 <e80117> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x55573e8af030 <e112977> {c118} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55573e8af670 <e100562> {c119} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8af410 <e80127> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x55573e8af520 <e112978> {c119} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55573e8afad0 <e100564> {c120} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8af8a0 <e80137> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x55573e8af9b0 <e112979> {c120} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x55573e8affe0 <e100566> {c121} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8afd80 <e80147> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x55573e8afec0 <e112980> {c121} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x55573e8b2070 <e100568> {c130} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b1e10 <e80217> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x55573e8b1f20 <e80214> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55573e8b2520 <e100570> {c131} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b22c0 <e80227> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x55573e8b23d0 <e80224> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55573e8b41a0 <e100572> {c139} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b3f70 <e80287> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x55573e8b4080 <e112981> {c139} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x55573e8b4680 <e100574> {c140} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4450 <e80297> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x55573e8b4560 <e112982> {c140} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x55573e8b6c70 <e100576> {c150} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b6a40 <e80377> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55573e8b6b50 <e80374> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55573e8b7180 <e100578> {c151} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b6f20 <e80387> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55573e8b7060 <e80384> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x55573e866b20 <e100580> {c7} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e866180 <e79158> {c7} @dt=0x55573dec2600@(G/w1)  clk
    1:2:3:2: VARREF 0x55573e7d4490 <e112983> {c7} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55573e867650 <e100585> {c8} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e867ae0 <e79167> {c8} @dt=0x55573dec2600@(G/w1)  reset
    1:2:3:2: VARREF 0x55573e868880 <e112984> {c8} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55573e867150 <e100587> {c9} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8488c0 <e79177> {c9} @dt=0x55573dec2600@(G/w1)  active
    1:2:3:2: VARREF 0x55573e8678c0 <e112985> {c9} @dt=0x55573eab3650@(G/wu32/1)  active [RV] <- VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e846510 <e100589> {c10} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e846400 <e79187> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55573e868400 <e79184> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [RV] <- VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e866700 <e100591> {c13} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8668e0 <e79197> {c13} @dt=0x55573dee44c0@(G/w32)  address
    1:2:3:2: VARREF 0x55573e8665e0 <e79194> {c13} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e8667d0 <e100593> {c14} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e896c20 <e79207> {c14} @dt=0x55573dec2600@(G/w1)  write
    1:2:3:2: VARREF 0x55573e896d30 <e112986> {c14} @dt=0x55573eab3650@(G/wu32/1)  write [RV] <- VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e8669f0 <e100595> {c15} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e896f70 <e79217> {c15} @dt=0x55573dec2600@(G/w1)  read
    1:2:3:2: VARREF 0x55573e897080 <e112987> {c15} @dt=0x55573eab3650@(G/wu32/1)  read [RV] <- VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e867220 <e100597> {c16} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8972c0 <e79227> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x55573e8973d0 <e112988> {c16} @dt=0x55573eab3650@(G/wu32/1)  waitrequest [RV] <- VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55573e897840 <e100599> {c17} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e897610 <e79237> {c17} @dt=0x55573dee44c0@(G/w32)  writedata
    1:2:3:2: VARREF 0x55573e897720 <e79234> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [RV] <- VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e897c60 <e100601> {c18} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e897a30 <e79247> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable
    1:2:3:2: VARREF 0x55573e897b40 <e112989> {c18} @dt=0x55573eb083c0@(G/wu32/4)  byteenable [RV] <- VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573e898080 <e100603> {c19} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e897e50 <e79257> {c19} @dt=0x55573dee44c0@(G/w32)  readdata
    1:2:3:2: VARREF 0x55573e897f60 <e79254> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55573e8bb820 <e100605> {l4} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8bb5f0 <e80537> {l4} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3:2: CONST 0x55573e971ac0 <e112990> {c177} @dt=0x55573eab3650@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x55573e8c3450 <e100606> {d3} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8c3220 <e80797> {d3} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3:2: CONST 0x55573e971c30 <e85250> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3: TRACEINC 0x55573e8c3e20 <e100607> {i3} @dt=0x55573e2b6260@(G/sw32) -> TRACEDECL 0x55573e8c3bb0 <e80817> {i3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x55573e944390 <e89721> {i3} @dt=0x55573e2b6260@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x55573e8dfce0 <e100608> {j3} @dt=0x55573e2b6260@(G/sw32) -> TRACEDECL 0x55573e8dfab0 <e81717> {j3} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x55573e943220 <e89741> {j3} @dt=0x55573e2b6260@(G/sw32)  32'sh5
    1:2:3: TRACEINC 0x55573e8e10a0 <e100609> {j9} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8e0e70 <e81757> {j9} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3:2: CONST 0x55573e971f70 <e112991> {c334} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1f
    1:2:3: TRACEINC 0x55573e8e15a0 <e100610> {j10} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8e1370 <e81767> {j10} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3:2: CONST 0x55573e972120 <e112992> {c335} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2: CFUNC 0x55573eb07ee0 <e101783> {c5}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x55573eaade20 <e98556> {c86} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a6d90 <e79837> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x55573eaadef0 <e112993> {c86} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55573e3fdb90 <e36009> {c86} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: CFUNC 0x55573eab39c0 <e101785> {c5}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x55573eb081a0 <e98531> {c51} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0670 <e79587> {c51} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x55573eab1ad0 <e85522> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: SHIFTL 0x55573eab1b90 <e133217> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1: VARREF 0x55573eab1c50 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55573eab1da0 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55573eab1f10 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: CFUNC 0x55573eab6f10 <e101787> {c5}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x55573eab3c80 <e98511> {c25} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89b3f0 <e79387> {c25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: COND 0x55573eab3d50 <e85497> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7e580 <e140074#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573eab3e10 <e140069#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:2:2: COND 0x55573eab3f30 <e85472> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1: CCAST 0x55573ec7e720 <e140083#> {c413} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55573eab3ff0 <e140078#> {c413} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2:2: VARREF 0x55573eab4110 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:2:3: VARREF 0x55573eab4230 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:2:3: COND 0x55573eab4380 <e85567> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: CCAST 0x55573ec7e8c0 <e140092#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:3:1:1: VARREF 0x55573eab4440 <e140087#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:3:2: ADD 0x55573eab4560 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1: SHIFTL 0x55573eab4620 <e133237> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:2:1:1: VARREF 0x55573eab46e0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:3:2:1:2: CONST 0x55573eab4830 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:3:2:2: VARREF 0x55573eab49a0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3:3: ADD 0x55573eab4ac0 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:3:1: CCAST 0x55573ec7ea60 <e140101#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:3:3:1:1: CONST 0x55573eab4b80 <e140096#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:3:2: VARREF 0x55573eab4cf0 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573eab71d0 <e99507> {c28} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89c050 <e79417> {c28} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x55573eab72a0 <e85547> {i13} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7ec00 <e140110#> {i13} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573eab7360 <e140105#> {i13} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x55573eab7480 <e85514> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55573eab7540 <e133257> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55573eab7600 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55573eab7750 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55573eab78c0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55573eab79e0 <e84093> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:3:1: CCAST 0x55573ec7eda0 <e140119#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55573eab7aa0 <e140114#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55573eab7c10 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: CFUNC 0x55573eab9220 <e101789> {c5}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x55573eab7d60 <e98544> {c72} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a3c10 <e79717> {c72} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x55573eab7e30 <e133277> {c267} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573eab7ef0 <e36207> {c267} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55573eab8040 <e36217> {c267} @dt=0x55573e2b6260@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55573eab94e0 <e99566> {c77} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a50b0 <e79767> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x55573eab95b0 <e79764> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55573e3fd110 <e36002> {c77} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x55573eac1bb0 <e101791> {c5}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x55573eab9700 <e98523> {c39} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89e570 <e79507> {c39} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: AND 0x55573eab97d0 <e113149> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:1: NOT 0x55573eab9890 <e112999> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:1:1: SHIFTR 0x55573ebdf830 <e124648> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: VARREF 0x55573eab9a20 <e124639> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2: CONST 0x55573eab9b70 <e124640> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: AND 0x55573eab9e50 <e113148> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:1: NOT 0x55573eab9f10 <e113001> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:1:1: SHIFTR 0x55573ebdf9d0 <e124664> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1:1:1: VARREF 0x55573eaba0a0 <e124655> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2: CONST 0x55573eaba1f0 <e124656> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1e
    1:2:3:2:2:2: AND 0x55573eaba4d0 <e113147> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:1: NOT 0x55573eaba590 <e113003> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:1:1: SHIFTR 0x55573ebdfb70 <e124680> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:1:1:1: VARREF 0x55573eaba720 <e124671> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:1:1:2: CONST 0x55573eaba870 <e124672> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1d
    1:2:3:2:2:2:2: COND 0x55573eabab50 <e113146> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:1: AND 0x55573ec319f0 <e133364> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55573ec31760 <e133356> {g10} @dt=0x55573dee44c0@(G/w32)  32'h10000000
    1:2:3:2:2:2:2:1:2: VARREF 0x55573eabace0 <e133357> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: COND 0x55573eabb110 <e113053> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1: AND 0x55573ec315c0 <e133342> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: CONST 0x55573ec31330 <e133334> {g10} @dt=0x55573dee44c0@(G/w32)  32'h8000000
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55573eabb2a0 <e133335> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:2: COND 0x55573eabb6d0 <e113022> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:1: AND 0x55573ec30d60 <e133298> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1: CONST 0x55573ec30ad0 <e133290> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:2:2:2:2:2:2:1:2: VARREF 0x55573eabb860 <e133291> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:2:2: LTS 0x55573eabbc90 <e113007> {g30} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:2:1: CONST 0x55573eabbd50 <e41577> {g30} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:2:2:2:2: VARREF 0x55573eabbec0 <e41578> {g30} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:2:3: GTES 0x55573eabc010 <e113008> {g27} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:2:2:3:1: CONST 0x55573eabc0d0 <e41567> {g27} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:2:2:3:2: VARREF 0x55573eabc240 <e41568> {g27} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3: COND 0x55573eabc390 <e113039> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:1: AND 0x55573ec31190 <e133320> {g10} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:2:2:3:1:1: CONST 0x55573ec30f00 <e133312> {g10} @dt=0x55573dee44c0@(G/w32)  32'h4000000
    1:2:3:2:2:2:2:2:3:1:2: VARREF 0x55573eabc520 <e133313> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2:3:2: NEQ 0x55573eabc950 <e113024> {g24} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:2:1: VARREF 0x55573eabca10 <e38313> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3:2:2: VARREF 0x55573eabcb60 <e38314> {g24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:2:2:2:2:2:3:3: EQ 0x55573eabccb0 <e113025> {g21} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:2:3:3:1: VARREF 0x55573eabcd70 <e38307> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:2:3:3:2: VARREF 0x55573eabcec0 <e38308> {g21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:2:2:2:2:3: AND 0x55573eabd010 <e113132> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1: NOT 0x55573eabd0d0 <e113055> {g33} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1: SHIFTR 0x55573ebe0390 <e124760> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:1:1: VARREF 0x55573eabd260 <e124751> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:1:1:2: CONST 0x55573eabd3b0 <e124752> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1b
    1:2:3:2:2:2:2:3:2: AND 0x55573eabd690 <e113131> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:1: SHIFTR 0x55573ebe0530 <e124776> {g10} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:1:1: VARREF 0x55573eabd820 <e124767> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:1:2: CONST 0x55573eabd970 <e124768> {g10} @dt=0x55573dee44c0@(G/w32)  32'h1a
    1:2:3:2:2:2:2:3:2:2: COND 0x55573eabdc50 <e113130> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:1: OR 0x55573eabdd10 <e113091> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:1: EQ 0x55573eabddd0 <e113060> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:1:1: CONST 0x55573eabde90 <e113057> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h1
    1:2:3:2:2:2:2:3:2:2:1:1:2: AND 0x55573eb83250 <e113073> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:1:2:1: CONST 0x55573eb82fc0 <e113069> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:1:1:2:2: SHIFTR 0x55573ebe06d0 <e124792> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:1:2:2:1: VARREF 0x55573eabe0d0 <e124783> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:1:1:2:2:2: CONST 0x55573eabe220 <e124784> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:1:2: EQ 0x55573eabe500 <e113077> {g12} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:1:2:1: CONST 0x55573eabe5c0 <e113074> {g12} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h11
    1:2:3:2:2:2:2:3:2:2:1:2:2: AND 0x55573eb835a0 <e113090> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:2:2:1: CONST 0x55573eb83310 <e113086> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:1:2:2:2: SHIFTR 0x55573ebe0870 <e124808> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:1:2:2:2:1: VARREF 0x55573eabe800 <e124799> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:1:2:2:2:2: CONST 0x55573eabe950 <e124800> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:2: LTES 0x55573eabec30 <e113092> {g13} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:2:1: CONST 0x55573eabecf0 <e41526> {g13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:3:2:2:2:2: VARREF 0x55573eabee60 <e41527> {g13} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:2:2:2:2:3:2:2:3: AND 0x55573eabefb0 <e113129> {g16} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1: OR 0x55573eabf070 <e113127> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:1: EQ 0x55573eabf130 <e113096> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:1:1: CONST 0x55573eabf1f0 <e113093> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:2:2:2:3:2:2:3:1:1:2: AND 0x55573eb838f0 <e113109> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:1: CONST 0x55573eb83660 <e113105> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2: SHIFTR 0x55573ebe0a10 <e124824> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2:1: VARREF 0x55573eabf430 <e124815> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:3:1:1:2:2:2: CONST 0x55573eabf580 <e124816> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:1:2: EQ 0x55573eabf860 <e113113> {g15} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:2:2:3:2:2:3:1:2:1: CONST 0x55573eabf920 <e113110> {g15} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:1:2:2: AND 0x55573eb83c40 <e113126> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:1: CONST 0x55573eb839b0 <e113122> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2: SHIFTR 0x55573ebe0bb0 <e124840> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2:1: VARREF 0x55573eabfb60 <e124831> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:3:2:2:3:1:2:2:2:2: CONST 0x55573eabfcb0 <e124832> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3:2:2:3:2: GTS 0x55573eabff90 <e113128> {g16} @dt=0x55573e522320@(G/nwu32/1)
    1:2:3:2:2:2:2:3:2:2:3:2:1: CONST 0x55573eac0050 <e41557> {g16} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    1:2:3:2:2:2:2:3:2:2:3:2:2: VARREF 0x55573eac01c0 <e41558> {g16} @dt=0x55573e2b6260@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: CFUNC 0x55573eac44a0 <e101793> {c5}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x55573eac1e70 <e98547> {c75} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4870 <e79747> {c75} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x55573eac1f40 <e85344> {c253} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7ef40 <e140128#> {c253} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573eac2000 <e140123#> {c253} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55573eac2150 <e83908> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x55573eac2270 <e36160> {c253} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55573eac4760 <e99763> {c76} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4c90 <e79757> {c76} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x55573eac4830 <e85393> {c254} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7f0e0 <e140137#> {c254} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573eac48f0 <e140132#> {c254} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55573eac4a40 <e83921> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x55573eac4ba0 <e36166> {c254} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55573eac5fb0 <e101795> {c5}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x55573eac4d00 <e98620> {c162} @dt=0x55573df45fe0@(G/w3) -> TRACEDECL 0x55573e8b9990 <e80477> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x55573eac4dd0 <e113152> {c162} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55573e403b90 <e33717> {c162} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55573eac6290 <e99822> {c163} @dt=0x55573df45fe0@(G/w3) -> TRACEDECL 0x55573e8b9e40 <e80487> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x55573eac6360 <e113153> {c163} @dt=0x55573eb109b0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55573e403d10 <e36073> {c163} @dt=0x55573df45fe0@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: CFUNC 0x55573eac7970 <e101797> {c5}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x55573eac65c0 <e98592> {c126} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e8b14b0 <e80197> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_memory
    1:2:3:2: VARREF 0x55573eac6690 <e113154> {c126} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55573e401190 <e36045> {c126} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: CFUNC 0x55573eac9030 <e101799> {c5}  traceChgThis__10 [STATICU]
    1:2:3: TRACEINC 0x55573eac7c50 <e98569> {c101} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aa840 <e79967> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x55573eac7d20 <e79964> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eac9340 <e99938> {c102} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aacf0 <e79977> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x55573eac9410 <e79974> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eac9530 <e99940> {c103} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ab1a0 <e79987> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3:2: VARREF 0x55573eac9600 <e79984> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55573e3ff210 <e36024> {c103} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55573eac9750 <e99942> {c104} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ab650 <e79997> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x55573eac9820 <e79994> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55573e3ff390 <e36025> {c104} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55573eac9970 <e99944> {c105} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8abb10 <e80007> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x55573eac9a40 <e80004> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55573e3ff510 <e36026> {c105} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55573eac9ba0 <e99946> {c106} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8abfe0 <e80017> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x55573eac9c70 <e80014> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55573e3ff690 <e36027> {c106} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55573eac9dd0 <e99948> {c149} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b65a0 <e80367> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x55573eac9ea0 <e80364> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55573e402b10 <e36062> {c149} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55573eac9ff0 <e99950> {c154} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b7d40 <e80417> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3:2: VARREF 0x55573eaca0c0 <e80414> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55573e403290 <e36067> {c154} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: TRACEINC 0x55573eaca220 <e99952> {q22} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8e6cb0 <e81947> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x55573eaca2f0 <e81944> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55573e4a5910 <e39566> {q22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x55573eaca450 <e99954> {e14} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8e8e70 <e82017> {e14} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x55573eb842e0 <e113169> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb84050 <e113165> {e21} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebe0d50 <e124856> {e21} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573eaca5f0 <e124847> {e21} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55573eaca740 <e124848> {e21} @dt=0x55573eab0b30@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55573eacaa80 <e99956> {e15} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9350 <e82027> {e15} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x55573ebe1700 <e124915> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1: SHIFTL 0x55573ebe1560 <e124911> {e22} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1:1: CCAST 0x55573ebe1150 <e124903> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55573ec7f420 <e140155#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55573ebe1090 <e140150#> {e22} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55573ec7f280 <e140146#> {e22} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55573eb84630 <e140141#> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55573eb843a0 <e113180> {e22} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebe0ef0 <e124872> {e22} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573eacada0 <e124863> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55573eacaef0 <e124864> {e22} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55573ebe12d0 <e124904> {e22} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55573ebe1210 <e124912> {e22} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55573ec7f5c0 <e140164#> {e22} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55573eacb400 <e140159#> {e22} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eacb550 <e99958> {e16} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9830 <e82037> {e16} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x55573ebe1fd0 <e124973> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1: SHIFTL 0x55573ebe1e30 <e124969> {e23} @dt=0x55573dfdcb30@(G/w64)
    1:2:3:2:1:1: CCAST 0x55573ebe1a20 <e124961> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55573ec7f900 <e140182#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55573ebe1960 <e140177#> {e23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55573ec7f760 <e140173#> {e23} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55573eb84980 <e140168#> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55573eb846f0 <e113195> {e23} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55573ebe17c0 <e124930> {e23} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55573eacb870 <e124921> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55573eacb9c0 <e124922> {e23} @dt=0x55573eab0b30@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55573ebe1ba0 <e124962> {e23} @dt=0x55573dee44c0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55573ebe1ae0 <e124970> {e23} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55573ec7faa0 <e140191#> {e23} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55573eacbed0 <e140186#> {e23} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eacc020 <e99960> {e17} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8e9cf0 <e82047> {e17} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x55573ebe2090 <e124982> {e24} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55573ec7fc40 <e140200#> {e24} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55573eacc1b0 <e140195#> {e24} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55573e3fef10 <e36022> {c101} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eacc300 <e99962> {e18} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8ea1b0 <e82057> {e18} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x55573ebe2150 <e124991> {e25} @dt=0x55573dfdcb30@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55573ec7fde0 <e140209#> {e25} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55573eacc490 <e140204#> {e25} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55573e3ff090 <e36023> {c102} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55573eacc5e0 <e99964> {e19} @dt=0x55573dfdcb30@(G/w64) -> TRACEDECL 0x55573e8ea680 <e82067> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55573eacc6b0 <e82064> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55573e4ae1e0 <e36908> {e19} @dt=0x55573dfdcb30@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55573eacc810 <e99966> {r10} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8f75b0 <e82477> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3:2: VARREF 0x55573eacc8e0 <e82474> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55573e4d6c20 <e39667> {r10} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: CFUNC 0x55573eacde50 <e101801> {c5}  traceChgThis__11 [STATICU]
    1:2:3: TRACEINC 0x55573eacca40 <e98545> {c73} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4030 <e79727> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x55573eaccb10 <e79724> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55573e3fcb10 <e35998> {c73} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55573eace050 <e100025> {c74} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a4450 <e79737> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x55573eace120 <e79734> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55573e3fcc90 <e35999> {c74} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55573eacf640 <e101803> {c5}  traceChgThis__12 [STATICU]
    1:2:3: TRACEINC 0x55573eace280 <e98517> {c33} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89ccb0 <e79447> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x55573eace350 <e113200> {c33} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55573e3f6b90 <e35869> {c33} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55573eacf950 <e100084> {c34} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89d0d0 <e79457> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x55573eacfa20 <e113201> {c34} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55573e3f6d10 <e35870> {c34} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55573eb26f90 <e100086> {c35} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89d4f0 <e79467> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x55573eb27060 <e113202> {c35} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55573e3f6e90 <e35871> {c35} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55573eb27180 <e100088> {c36} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e89d910 <e79477> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x55573eb27250 <e113203> {c36} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55573e3f7010 <e32717> {c36} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55573eb27370 <e100090> {c37} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e89dd30 <e79487> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x55573eb27440 <e113204> {c37} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55573e3f7190 <e35872> {c37} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55573eb27560 <e100092> {c38} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89e150 <e79497> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x55573eb27630 <e113205> {c38} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55573e3f7310 <e35873> {c38} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55573eb27750 <e100094> {c40} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e89e990 <e79517> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x55573eb27820 <e113206> {c40} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55573e3f7610 <e32739> {c40} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55573eb27940 <e100096> {c41} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89edb0 <e79527> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x55573eb27a10 <e113207> {c41} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e3f7790 <e35875> {c41} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x55573eb27b30 <e100098> {c42} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89f1d0 <e79537> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x55573eb27c00 <e113208> {c42} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55573e3f7910 <e35876> {c42} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x55573eb27d20 <e100100> {c43} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89f5f0 <e79547> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x55573eb27df0 <e113209> {c43} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55573e3f7a90 <e35877> {c43} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x55573eb27f10 <e100102> {c44} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89fa10 <e79557> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x55573eb27fe0 <e113210> {c44} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55573e3f7c10 <e35878> {c44} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x55573eb28100 <e100104> {c45} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89fe30 <e79567> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x55573eb281d0 <e113211> {c45} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55573e3f7d90 <e35879> {c45} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x55573eb282f0 <e100106> {f19} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8cd4f0 <e81127> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x55573eb283c0 <e113212> {f19} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55573e43c330 <e37472> {f19} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55573eb284e0 <e100108> {f20} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8cd9b0 <e81137> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x55573eb285b0 <e113213> {f20} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55573e43c4d0 <e37473> {f20} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x55573eb286d0 <e100110> {f21} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8cde80 <e81147> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x55573eb287a0 <e113214> {f21} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55573e43c670 <e37474> {f21} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: CFUNC 0x55573eb29b20 <e101805> {c5}  traceChgThis__13 [STATICU]
    1:2:3: TRACEINC 0x55573eb288c0 <e98516> {c32} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89c890 <e79437> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x55573eb28990 <e113215> {c32} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55573e3f6a10 <e35868> {c32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x55573eb29db0 <e100169> {c78} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a54d0 <e79777> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x55573eb29e80 <e79774> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55573e3fd290 <e36003> {c78} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x55573eb29fa0 <e100171> {c79} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a58f0 <e79787> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x55573eb2a070 <e79784> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55573e3fd410 <e36004> {c79} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: CFUNC 0x55573eb2b3f0 <e101807> {c5}  traceChgThis__14 [STATICU]
    1:2:3: TRACEINC 0x55573eb2a190 <e98615> {c157} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b81f0 <e80427> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x55573eb2a260 <e113216> {c157} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55573e403410 <e36068> {c157} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55573eb2b680 <e100230> {c158} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b86d0 <e80437> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x55573eb2b750 <e113217> {c158} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55573e403590 <e36069> {c158} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55573eb2b870 <e100232> {c161} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b94d0 <e80467> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x55573eb2b940 <e113218> {c161} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55573e403a10 <e36072> {c161} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55573eb2ba60 <e100234> {h31} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e909830 <e83057> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x55573eb2bb30 <e113219> {h31} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55573e4fffe0 <e38377> {h31} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55573eb2bc50 <e100236> {h32} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e909d40 <e83067> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x55573eb2bd20 <e113220> {h32} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55573e500190 <e38378> {h32} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x55573eb2caa0 <e101809> {c5}  traceChgThis__15 [STATICU]
    1:2:3: TRACEINC 0x55573eb2be40 <e98623> {c175} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ba7a0 <e80507> {c175} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_v0_reg_file
    1:2:3:2: ARRAYSEL 0x55573eb2bf10 <e83955> {l23} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: VARREF 0x55573eb2bfd0 <e27568> {l23} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:2:2: CONST 0x55573eb2c0f0 <e113221> {l23} @dt=0x55573eab0b30@(G/swu32/5)  5'h2
    1:2:3: TRACEINC 0x55573eb2cd30 <e100268> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0] -> TRACEDECL 0x55573e8bfeb0 <e80687> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x55573eb2ce00 <e80684> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55573e4289a0 <e27481> {l13} @dt=0x55573e0fb3b0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: CFUNC 0x55573eb2d950 <e101811> {c5}  traceChgThis__16 [STATICU]
    1:2:3: TRACEINC 0x55573eb2cf20 <e98512> {c26} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89b810 <e79397> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instr_address
    1:2:3:2: VARREF 0x55573eb2cff0 <e79394> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573eb2dbe0 <e100300> {c27} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e89bc30 <e79407> {c27} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55573eb2dcb0 <e84121> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec7ff80 <e140218#> {c205} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55573eb2dd70 <e140213#> {c205} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55573eb2dee0 <e53644> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55573e3f6410 <e35864> {c26} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:3: TRACEINC 0x55573eb2e000 <e100302> {c29} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89c470 <e79427> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x55573eb2e0d0 <e113222> {c29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55573e3f6890 <e35867> {c29} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x55573eb2e1f0 <e100304> {c46} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a0250 <e79577> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x55573eb2e2c0 <e113223> {c46} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55573e3f7f10 <e35880> {c46} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x55573eb2e3e0 <e100306> {c53} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0eb0 <e79607> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55573eb2e4b0 <e79604> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55573eb2e5d0 <e100308> {c83} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8a6130 <e79807> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x55573eb2e6a0 <e113224> {c83} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55573e3fd710 <e36006> {c83} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55573eb2e7c0 <e100310> {c87} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8a71b0 <e79847> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x55573eb2e890 <e113225> {c87} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55573e3fdd10 <e36010> {c87} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55573eb2e9b0 <e100312> {c88} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a75d0 <e79857> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x55573eb2ea80 <e113226> {c88} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55573e3fde90 <e36011> {c88} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55573eb2eba0 <e100314> {c91} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8320 <e79887> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x55573eb2ec70 <e113227> {c91} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55573e3fe310 <e36014> {c91} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55573eb2ed90 <e100316> {c92} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8770 <e79897> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x55573eb2ee60 <e113228> {c92} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e3fe490 <e36015> {c92} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x55573eb2ef80 <e100318> {c93} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a8c10 <e79907> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x55573eb2f050 <e113229> {c93} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55573e3fe610 <e36016> {c93} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x55573eb2f170 <e100320> {c94} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a9100 <e79917> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x55573eb2f240 <e113230> {c94} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55573e3fe790 <e36017> {c94} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x55573eb2f360 <e100322> {c95} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a9610 <e79927> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x55573eb2f430 <e113231> {c95} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55573e3fe910 <e36018> {c95} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x55573eb2f550 <e100324> {c96} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a9ac0 <e79937> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_execute
    1:2:3:2: VARREF 0x55573eb2f620 <e113232> {c96} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55573e3fea90 <e36019> {c96} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: TRACEINC 0x55573eb2f740 <e100326> {c99} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a9f40 <e79947> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x55573eb2f810 <e79944> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55573e3fec10 <e36020> {c99} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x55573eb2f930 <e100328> {c100} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8aa3f0 <e79957> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x55573eb2fa00 <e79954> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55573e3fed90 <e36021> {c100} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x55573eb2fb20 <e100330> {c107} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8ac4c0 <e80027> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x55573eb2fbf0 <e113233> {c107} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55573e3ff810 <e36028> {c107} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55573eb2fd10 <e100332> {c108} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8ac940 <e80037> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x55573eb2fde0 <e113234> {c108} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55573e3ff990 <e36029> {c108} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55573eb2ff00 <e100334> {c109} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8acdc0 <e80047> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x55573eb2ffd0 <e113235> {c109} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55573e3ffb10 <e36030> {c109} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55573eb300f0 <e100336> {c110} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ad240 <e80057> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x55573eb301c0 <e80054> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55573e3ffc90 <e36031> {c110} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55573eb302e0 <e100338> {c111} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ad6e0 <e80067> {c111} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x55573eb303b0 <e84558> {d7} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec80120 <e140227#> {c325} @dt=0x55573dee44c0@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55573eb30470 <e140222#> {c325} @dt=0x55573dee44c0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55573eb305e0 <e36894> {d7} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55573eb30700 <e100340> {c112} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8adbc0 <e80077> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x55573eb307d0 <e80074> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55573e3fff90 <e36033> {c112} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55573eb308f0 <e100342> {c113} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8ae120 <e80087> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x55573eb309c0 <e80084> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55573e400110 <e36034> {c113} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x55573eb30ae0 <e100344> {c116} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8ae580 <e80097> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x55573eb30bb0 <e113236> {c116} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55573eb30cd0 <e100346> {c117} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8aea40 <e80107> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x55573eb30da0 <e113237> {c117} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55573eb30ec0 <e100348> {c122} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b0220 <e80157> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x55573eb30f90 <e113238> {c122} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573e400b90 <e36041> {c122} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x55573eb310b0 <e100350> {c123} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b06d0 <e80167> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x55573eb31180 <e113239> {c123} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x55573eb312a0 <e100352> {c124} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b0be0 <e80177> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x55573eb31370 <e113240> {c124} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55573e400e90 <e36043> {c124} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x55573eb31490 <e100354> {c125} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8b1090 <e80187> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_memory
    1:2:3:2: VARREF 0x55573eb31560 <e113241> {c125} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55573e401010 <e36044> {c125} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: TRACEINC 0x55573eb31680 <e100356> {c129} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b1960 <e80207> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x55573eb31750 <e80204> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55573eb31870 <e100358> {c132} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b2770 <e80237> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x55573eb31940 <e80234> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55573e401790 <e36049> {c132} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55573eb31a60 <e100360> {c133} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b2c40 <e80247> {c133} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x55573eb31b30 <e85476> {c413} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: CCAST 0x55573ec802c0 <e140236#> {c413} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55573eb31bf0 <e140231#> {c413} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55573e400d10 <e36042> {c123} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x55573eb31d10 <e36350> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x55573eb31e30 <e36351> {c413} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55573e401310 <e36046> {c129} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55573eb31f50 <e100362> {c134} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b3120 <e80257> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x55573eb32020 <e80254> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55573e401a90 <e36051> {c134} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x55573eb32140 <e100364> {c135} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b3630 <e80267> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3:2: VARREF 0x55573eb32210 <e80264> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55573e401c10 <e36052> {c135} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: TRACEINC 0x55573eb32330 <e100366> {c138} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b3a90 <e80277> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x55573eb32400 <e113243> {c138} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55573e401d90 <e36053> {c138} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55573eb32520 <e100368> {c141} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4930 <e80307> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x55573eb325f0 <e113244> {c141} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55573e402210 <e36056> {c141} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55573eb32710 <e100370> {c142} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4e10 <e80317> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x55573eb327e0 <e113245> {c142} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55573e402390 <e36057> {c142} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x55573eb32900 <e100372> {c143} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8b52f0 <e80327> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op_writeback
    1:2:3:2: VARREF 0x55573eb329d0 <e113246> {c143} @dt=0x55573ead81e0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55573e402510 <e36058> {c143} @dt=0x55573def2220@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: TRACEINC 0x55573eb32af0 <e100374> {c144} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e8b5740 <e80337> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3:2: VARREF 0x55573eb32bc0 <e113247> {c144} @dt=0x55573eb083c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55573e402690 <e36059> {c144} @dt=0x55573dee7ca0@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: TRACEINC 0x55573eb32ce0 <e100376> {c145} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b5bf0 <e80347> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3:2: VARREF 0x55573eb32db0 <e80344> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55573e402810 <e36060> {c145} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: TRACEINC 0x55573eb32ed0 <e100378> {c148} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8b60c0 <e80357> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x55573eb32fa0 <e113248> {c148} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55573e402990 <e36061> {c148} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55573eb330c0 <e100380> {c152} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b7400 <e80397> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x55573eb33190 <e80394> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55573e402f90 <e36065> {c152} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: CFUNC 0x55573eb35890 <e101813> {c5}  traceChgThis__17 [STATICU]
    1:2:3: TRACEINC 0x55573eb33ac0 <e98552> {c80} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a5d10 <e79797> {c80} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x55573ebe2e70 <e125072> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:1: AND 0x55573eb85020 <e133381> {c370} @dt=0x55573eb083c0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x55573ec327b0 <e133453> {c370} @dt=0x55573dee44c0@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x55573eb33d20 <e133443> {c370} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55573e3f8390 <e35883> {c53} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x55573eb84cd0 <e133496> {c68} @dt=0x55573eae5800@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x55573ec32c30 <e133484> {c370} @dt=0x55573dee44c0@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x55573ec32a00 <e133475> {c370} @dt=0x55573dee44c0@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x55573eb342b0 <e133472> {c68} @dt=0x55573eae5720@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x55573ebe2550 <e133473> {c370} @dt=0x55573dee44c0@(G/w32)  32'h2
    1:2:3: TRACEINC 0x55573eb35b20 <e100439> {c159} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b8b80 <e80447> {c159} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x55573eb35bf0 <e113317> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: AND 0x55573eb35cb0 <e113315> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55573eb35d70 <e113284> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55573eb35e30 <e113281> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55573eb85370 <e113297> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55573eb850e0 <e113293> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55573ebe2f30 <e125087> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55573eb36070 <e125078> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55573eb36190 <e125079> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55573eb36470 <e113301> {h67} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55573eb856c0 <e113314> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55573eb85430 <e113310> {c59} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55573ebe30d0 <e125103> {c59} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55573eb36600 <e125094> {c59} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55573eb36720 <e125095> {c59} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55573ec80460 <e140245#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55573eb36a00 <e140240#> {h67} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55573ec80600 <e140254#> {h67} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55573eb36b20 <e140249#> {h67} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55573eb36c40 <e100441> {c160} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b9030 <e80457> {c160} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x55573eb36d10 <e113354> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: AND 0x55573eb36dd0 <e113352> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55573eb36e90 <e113321> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55573eb36f50 <e113318> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55573eb85a10 <e113334> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55573eb85780 <e113330> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55573ebe3270 <e125119> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55573eb37190 <e125110> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55573eb372b0 <e125111> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55573eb37590 <e113338> {h68} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55573eb85d60 <e113351> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55573eb85ad0 <e113347> {c62} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55573ebe3410 <e125135> {c62} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55573eb37720 <e125126> {c62} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55573eb37840 <e125127> {c62} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55573ec807a0 <e140263#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55573eb37b20 <e140258#> {h68} @dt=0x55573eaeb0e0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55573e400410 <e36036> {c117} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55573ec80940 <e140272#> {h68} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55573eb37c40 <e140267#> {h68} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55573e400290 <e36035> {c116} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: CFUNC 0x55573eb38790 <e101815> {c5}  traceChgThis__18 [STATICU]
    1:2:3: TRACEINC 0x55573eb37d60 <e98510> {c22} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e89afd0 <e79377> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x55573eb37e30 <e113355> {c22} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55573eb38a20 <e100473> {c52} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a0a90 <e79597> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x55573eb38af0 <e79594> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573eb38c10 <e100475> {c55} @dt=0x55573def2220@(G/w6) -> TRACEDECL 0x55573e8a12d0 <e79617> {c55} @dt=0x55573def2220@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x55573eb860b0 <e113370> {c56} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:1: CONST 0x55573eb85e20 <e113366> {c56} @dt=0x55573dee44c0@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x55573ebe35b0 <e125151> {c56} @dt=0x55573ead81e0@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x55573eb38db0 <e125142> {c56} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573eb38ed0 <e125143> {c56} @dt=0x55573eab0b30@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x55573eb391b0 <e100477> {c57} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a16f0 <e79627> {c57} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x55573eb86400 <e113385> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb86170 <e113381> {c58} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebe3750 <e125167> {c58} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573eb39350 <e125158> {c58} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573eb39470 <e125159> {c58} @dt=0x55573eab0b30@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55573eb39750 <e100479> {c60} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a1f30 <e79647> {c60} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x55573eb86750 <e113400> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb864c0 <e113396> {c61} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebe38f0 <e125183> {c61} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573eb398f0 <e125174> {c61} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573eb39a10 <e125175> {c61} @dt=0x55573eab0b30@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55573eb39cf0 <e100481> {c63} @dt=0x55573def9b80@(G/w5) -> TRACEDECL 0x55573e8a2770 <e79667> {c63} @dt=0x55573def9b80@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x55573eb86aa0 <e113415> {c64} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55573eb86810 <e113411> {c64} @dt=0x55573dee44c0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55573ebe3a90 <e125199> {c64} @dt=0x55573eaeb0e0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55573eb39e90 <e125190> {c64} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55573eb39fb0 <e125191> {c64} @dt=0x55573eab0b30@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55573eb3a290 <e100483> {c65} @dt=0x55573df020b0@(G/w16) -> TRACEDECL 0x55573e8a2b90 <e79677> {c65} @dt=0x55573df020b0@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x55573eb86df0 <e113430> {c66} @dt=0x55573eadac40@(G/wu32/16)
    1:2:3:2:1: CONST 0x55573eb86b60 <e113426> {c66} @dt=0x55573dee44c0@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55573eb3a430 <e133503> {c66} @dt=0x55573eadac40@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573eb3a830 <e100485> {c67} @dt=0x55573df03f60@(G/w26) -> TRACEDECL 0x55573e8a2fb0 <e79687> {c67} @dt=0x55573df03f60@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x55573eb87140 <e113445> {c68} @dt=0x55573eae5720@(G/wu32/26)
    1:2:3:2:1: CONST 0x55573eb86eb0 <e113441> {c68} @dt=0x55573dee44c0@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x55573eb3a9d0 <e133510> {c68} @dt=0x55573eae5720@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55573e3f8210 <e35882> {c52} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55573eb3add0 <e100487> {c153} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b78b0 <e80407> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x55573eb3aea0 <e80404> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55573e403110 <e36066> {c153} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55573eb3afc0 <e100489> {c576} @dt=0x55573deefda0@(G/w2) -> TRACEDECL 0x55573e8bacb0 <e80517> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus fetch_state
    1:2:3:2: VARREF 0x55573eb3b090 <e113446> {c576} @dt=0x55573ead91e0@(G/wu32/2)  mips_cpu_bus__DOT__fetch_state [RV] <- VAR 0x55573e41a8e0 <e36723> {c576} @dt=0x55573deefda0@(G/w2)  mips_cpu_bus__DOT__fetch_state VAR
    1:2:3: TRACEINC 0x55573eb3b1b0 <e100491> {l28} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8c0ca0 <e80717> {l28} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x55573eb87490 <e113461> {l29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:1: CONST 0x55573eb87200 <e113457> {l29} @dt=0x55573dee44c0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55573eb3b280 <e113458> {l29} @dt=0x55573eab3650@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55573ec80ae0 <e140281#> {l29} @dt=0x55573eab3650@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55573eb3b340 <e140276#> {l29} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55573e3f6110 <e35862> {c22} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x55573eb3be90 <e101817> {c5}  traceChgThis__19 [STATICU]
    1:2:3: TRACEINC 0x55573eb3b460 <e98542> {c70} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a33d0 <e79697> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x55573eb3b530 <e83916> {c70} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55573e428ca0 <e38709> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x55573eb3c120 <e100523> {c71} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8a37f0 <e79707> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x55573eb3c1f0 <e83929> {c71} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55573e428b20 <e38708> {l14} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x55573eb3cd40 <e101819> {c5}  traceChgThis__20 [STATICU]
    1:2:3: TRACEINC 0x55573eb3c310 <e98554> {c84} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a6550 <e79817> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x55573eb3c3e0 <e113462> {c84} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55573e3fd890 <e36007> {c84} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55573eb3cfd0 <e100555> {c85} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a6970 <e79827> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x55573eb3d0a0 <e113463> {c85} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55573e3fda10 <e36008> {c85} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55573eb3d1c0 <e100557> {c89} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a79f0 <e79867> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x55573eb3d290 <e113464> {c89} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55573e3fe010 <e36012> {c89} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x55573eb3d3b0 <e100559> {c90} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8a7e90 <e79877> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x55573eb3d480 <e113465> {c90} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55573e3fe190 <e36013> {c90} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x55573eb3d5a0 <e100561> {c118} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8aef20 <e80117> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x55573eb3d670 <e113466> {c118} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55573e400590 <e36037> {c118} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55573eb3d790 <e100563> {c119} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8af410 <e80127> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x55573eb3d860 <e113467> {c119} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55573e400710 <e36038> {c119} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55573eb3d980 <e100565> {c120} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8af8a0 <e80137> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x55573eb3da50 <e113468> {c120} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55573e400890 <e36039> {c120} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x55573eb3db70 <e100567> {c121} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8afd80 <e80147> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x55573eb3dc40 <e113469> {c121} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55573e400a10 <e36040> {c121} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x55573eb3dd60 <e100569> {c130} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b1e10 <e80217> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x55573eb3de30 <e80214> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55573e401490 <e36047> {c130} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55573eb3df50 <e100571> {c131} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b22c0 <e80227> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x55573eb3e020 <e80224> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55573e401610 <e36048> {c131} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55573eb3e140 <e100573> {c139} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b3f70 <e80287> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x55573eb3e210 <e113470> {c139} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55573e401f10 <e36054> {c139} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x55573eb3e330 <e100575> {c140} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8b4450 <e80297> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x55573eb3e400 <e113471> {c140} @dt=0x55573eab3650@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55573e402090 <e36055> {c140} @dt=0x55573dec2600@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x55573eb3e520 <e100577> {c150} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b6a40 <e80377> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55573eb3e5f0 <e80374> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55573e402c90 <e36063> {c150} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55573eb3e710 <e100579> {c151} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8b6f20 <e80387> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55573eb3e7e0 <e80384> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55573e402e10 <e36064> {c151} @dt=0x55573dee44c0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: CFUNC 0x55573eb3eaf0 <e101821> {c5}  traceChgThis__21 [STATICU]
    1:2:3: TRACEINC 0x55573eb3e900 <e98488> {c7} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e866180 <e79158> {c7} @dt=0x55573dec2600@(G/w1)  clk
    1:2:3:2: VARREF 0x55573eb3e9d0 <e113472> {c7} @dt=0x55573eab3650@(G/wu32/1)  clk [RV] <- VAR 0x55573e2cef00 <e40912> {c7} @dt=0x55573dec2600@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55573eb3ed80 <e100586> {c8} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e867ae0 <e79167> {c8} @dt=0x55573dec2600@(G/w1)  reset
    1:2:3:2: VARREF 0x55573eb3ee50 <e113473> {c8} @dt=0x55573eab3650@(G/wu32/1)  reset [RV] <- VAR 0x55573e2cf2a0 <e40917> {c8} @dt=0x55573dec2600@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55573eb3ef70 <e100588> {c9} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8488c0 <e79177> {c9} @dt=0x55573dec2600@(G/w1)  active
    1:2:3:2: VARREF 0x55573eb3f040 <e113474> {c9} @dt=0x55573eab3650@(G/wu32/1)  active [RV] <- VAR 0x55573e2cf640 <e40923> {c9} @dt=0x55573dec2600@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3f160 <e100590> {c10} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e846400 <e79187> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55573eb3f230 <e79184> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [RV] <- VAR 0x55573e2cf9e0 <e40929> {c10} @dt=0x55573dee44c0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3f350 <e100592> {c13} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e8668e0 <e79197> {c13} @dt=0x55573dee44c0@(G/w32)  address
    1:2:3:2: VARREF 0x55573eb3f420 <e79194> {c13} @dt=0x55573dee44c0@(G/w32)  address [RV] <- VAR 0x55573e2cfd80 <e40935> {c13} @dt=0x55573dee44c0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3f540 <e100594> {c14} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e896c20 <e79207> {c14} @dt=0x55573dec2600@(G/w1)  write
    1:2:3:2: VARREF 0x55573eb3f610 <e113475> {c14} @dt=0x55573eab3650@(G/wu32/1)  write [RV] <- VAR 0x55573e2d0120 <e40941> {c14} @dt=0x55573dec2600@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3f730 <e100596> {c15} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e896f70 <e79217> {c15} @dt=0x55573dec2600@(G/w1)  read
    1:2:3:2: VARREF 0x55573eb3f800 <e113476> {c15} @dt=0x55573eab3650@(G/wu32/1)  read [RV] <- VAR 0x55573e2d04c0 <e40947> {c15} @dt=0x55573dec2600@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3f920 <e100598> {c16} @dt=0x55573dec2600@(G/w1) -> TRACEDECL 0x55573e8972c0 <e79227> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x55573eb3f9f0 <e113477> {c16} @dt=0x55573eab3650@(G/wu32/1)  waitrequest [RV] <- VAR 0x55573e2d0860 <e40953> {c16} @dt=0x55573dec2600@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3fb10 <e100600> {c17} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e897610 <e79237> {c17} @dt=0x55573dee44c0@(G/w32)  writedata
    1:2:3:2: VARREF 0x55573eb3fbe0 <e79234> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [RV] <- VAR 0x55573e2d0c00 <e40959> {c17} @dt=0x55573dee44c0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3fd00 <e100602> {c18} @dt=0x55573dee7ca0@(G/w4) -> TRACEDECL 0x55573e897a30 <e79247> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable
    1:2:3:2: VARREF 0x55573eb3fdd0 <e113478> {c18} @dt=0x55573eb083c0@(G/wu32/4)  byteenable [RV] <- VAR 0x55573e2d0fa0 <e40965> {c18} @dt=0x55573dee7ca0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55573eb3fef0 <e100604> {c19} @dt=0x55573dee44c0@(G/w32) -> TRACEDECL 0x55573e897e50 <e79257> {c19} @dt=0x55573dee44c0@(G/w32)  readdata
    1:2:3:2: VARREF 0x55573eb3ffc0 <e79254> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [RV] <- VAR 0x55573e2d1340 <e40971> {c19} @dt=0x55573dee44c0@(G/w32)  readdata [PI] INPUT [P] PORT
    3: TYPETABLE 0x55573dea25f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x55573e90d220 <e91804> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x55573dec2600 <e32608> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573deefda0 <e32716> {c36} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55573df45fe0 <e33716> {c162} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55573dee7ca0 <e32650> {c18} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55573e9428d0 <e91776> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x55573def9b80 <e32843> {c57} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573def2220 <e32738> {c40} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55573df020b0 <e33118> {c65} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55573df03f60 <e33173> {c67} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x55573eab3650 <e102079> {c86} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e522320 <e102395> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573ead91e0 <e102429> {m65} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eb109b0 <e103833> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eb083c0 <e102473> {p50} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eaeb0e0 <e102401> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eab0b30 <e102505> {c64} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573ead81e0 <e102417> {m69} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eb52f20 <e107736> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eaaf9c0 <e103949> {r54} @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eadac40 <e103035> {c266} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eaafaa0 <e103954> {r54} @dt=this@(G/wu32/24)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eae5720 <e102774> {c68} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eae5800 <e102779> {c370} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eae5360 <e103167> {c504} @dt=this@(G/wu32/30)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573eb20490 <e98883> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dee44c0 <e32617> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e2b6260 <e36108> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dfdcb30 <e31520> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55573e2a0cf0 <e32069> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x55573e0fb3b0 <e27489> {l13} @dt=this@(w32)u[31:0] refdt=0x55573dee44c0(G/w32) [31:0]
    3:1:2: RANGE 0x55573e0fadb0 <e11937> {l13}
    3:1:2:2: CONST 0x55573e2bf4f0 <e38697> {l13} @dt=0x55573e2b6260@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55573e2bf740 <e38707> {l13} @dt=0x55573e2b6260@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55573dfdcb30 <e31520> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e2a0cf0 <e32069> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dec2600 <e32608> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55573dee44c0 <e32617> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee7ca0 <e32650> {c18} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573deefda0 <e32716> {c36} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573def2220 <e32738> {c40} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573def9b80 <e32843> {c57} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df020b0 <e33118> {c65} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55573df03f60 <e33173> {c67} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55573df45fe0 <e33716> {c162} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e2b6260 <e36108> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e9428d0 <e91776> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x55573e90d220 <e91804> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x55573eb20490 <e98883> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x55573eab3650 <e102079> {c86} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e522320 <e102395> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eaeb0e0 <e102401> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573ead81e0 <e102417> {m69} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573ead91e0 <e102429> {m65} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eb083c0 <e102473> {p50} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eab0b30 <e102505> {c64} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eae5720 <e102774> {c68} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eae5800 <e102779> {c370} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eadac40 <e103035> {c266} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eae5360 <e103167> {c504} @dt=this@(G/wu32/30)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eb109b0 <e103833> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eaaf9c0 <e103949> {r54} @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eaafaa0 <e103954> {r54} @dt=this@(G/wu32/24)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573eb52f20 <e107736> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
