{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726793386744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726793386745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 20:49:46 2024 " "Processing started: Thu Sep 19 20:49:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726793386745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793386745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpganes -c fpganes " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpganes -c fpganes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793386745 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_CPURAM.qip " "Tcl Script File test_CPURAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test_CPURAM.qip " "set_global_assignment -name QIP_FILE test_CPURAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1726793386877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1726793386877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726793387282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726793387282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "../hw/pll/pll_25.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25_0002 " "Found entity 1: pll_25_0002" {  } { { "../hw/pll/pll_25/pll_25_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TopModule.v(94) " "Verilog HDL Module Instantiation warning at TopModule.v(94): ignored dangling comma in List of Port Connections" {  } { { "../hw/TopModule.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726793392886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/topmodule.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "../hw/vgaHdmi.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vgaHdmi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392887 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_WRITE_WDATA " "Found entity 2: I2C_WRITE_WDATA" {  } { { "../hw/i2c/I2C_WRITE_WDATA.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392887 ""} { "Info" "ISGN_ENTITY_NAME" "3 I2C_Controller " "Found entity 3: I2C_Controller" {  } { { "../hw/i2c/I2C_Controller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_Controller.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392887 ""} { "Info" "ISGN_ENTITY_NAME" "4 I2C_HDMI_Config " "Found entity 4: I2C_HDMI_Config" {  } { { "../hw/i2c/I2C_HDMI_Config.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_HDMI_Config.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392887 ""} { "Info" "ISGN_ENTITY_NAME" "5 TopModule " "Found entity 5: TopModule" {  } { { "../hw/TopModule.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hw/VGA/i2c.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/hdmi_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/hdmi_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_config " "Found entity 1: hdmi_config" {  } { { "../hw/VGA/hdmi_config.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/hdmi_config.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controllerswrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controllerswrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllersWrapper " "Found entity 1: ControllersWrapper" {  } { { "../hw/Controller/ControllersWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/apu/apu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/apu/apu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APU " "Found entity 1: APU" {  } { { "../hw/APU/APU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppumemorywrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppumemorywrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPUMemoryWrapper " "Found entity 1: PPUMemoryWrapper" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock/vgaclock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock/vgaclock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAClock_0002 " "Found entity 1: VGAClock_0002" {  } { { "../hw/Clocks/VGAClock/VGAClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAClock " "Found entity 1: VGAClock" {  } { { "../hw/Clocks/VGAClock.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPART_tx.sv(83) " "Verilog HDL information at SPART_tx.sv(83): always construct contains both blocking and non-blocking assignments" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726793392897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift SPART_tx.sv(18) " "Verilog HDL Declaration information at SPART_tx.sv(18): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726793392897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPART_tx " "Found entity 1: SPART_tx" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift SHIFT SPART_rx.sv(11) " "Verilog HDL Declaration information at SPART_rx.sv(11): object \"shift\" differs only in case from object \"SHIFT\" in the same scope" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726793392898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPART_rx " "Found entity 1: SPART_rx" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../hw/Controller/spart.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "writing WRITING driver.sv(21) " "Verilog HDL Declaration information at driver.sv(21): object \"writing\" differs only in case from object \"WRITING\" in the same scope" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726793392901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../hw/Controller/Controller.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/bus_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/bus_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_intf " "Found entity 1: bus_intf" {  } { { "../hw/Controller/bus_intf.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/bus_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/baud_rate_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/baud_rate_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "../hw/Controller/baud_rate_gen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/baud_rate_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramRom " "Found entity 1: ProgramRom" {  } { { "../hw/Memory/ProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramRam " "Found entity 1: ProgramRam" {  } { { "../hw/Memory/ProgramRam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/vgaram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/vgaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGARam " "Found entity 1: VGARam" {  } { { "../hw/Memory/VGARam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 NESClock " "Found entity 1: NESClock" {  } { { "../hw/Clocks/NESClock.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock/nesclock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock/nesclock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 NESClock_0002 " "Found entity 1: NESClock_0002" {  } { { "../hw/Clocks/NESClock/NESClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.sv(28) " "Verilog HDL warning at Registers.sv(28): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/Registers.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.sv(41) " "Verilog HDL warning at Registers.sv(41): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/Registers.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../hw/CPU/Registers.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392912 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mem.sv(37) " "Verilog HDL warning at Mem.sv(37): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/Mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mem.sv(45) " "Verilog HDL warning at Mem.sv(45): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/Mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mem.sv(49) " "Verilog HDL warning at Mem.sv(49): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/Mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "../hw/CPU/Mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/enums.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/enums.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enums (SystemVerilog) " "Found design unit 1: Enums (SystemVerilog)" {  } { { "../hw/CPU/Enums.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Enums.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hw/CPU/decoder.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../hw/CPU/CPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_control " "Found entity 1: processor_control" {  } { { "../hw/CPU/control.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Input.sv(39) " "Verilog HDL warning at ALU_Input.sv(39): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/ALU_Input.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU_Input.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392924 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_Input.sv(50) " "Verilog HDL warning at ALU_Input.sv(50): extended using \"x\" or \"z\"" {  } { { "../hw/CPU/ALU_Input.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU_Input.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726793392924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Input " "Found entity 1: ALU_Input" {  } { { "../hw/CPU/ALU_Input.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU_Input.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hw/CPU/ALU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/memorywrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/memorywrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWrapper " "Found entity 1: MemoryWrapper" {  } { { "../hw/Memory/MemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/loadscreenrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/loadscreenrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadScreenRom " "Found entity 1: LoadScreenRom" {  } { { "../hw/Memory/LoadScreenRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/hardwaredecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/hardwaredecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareDecoder " "Found entity 1: HardwareDecoder" {  } { { "../hw/Memory/HardwareDecoder.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/HardwareDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(220) " "Verilog HDL Expression warning at PPU_sprite.sv(220): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 220 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(226) " "Verilog HDL Expression warning at PPU_sprite.sv(226): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(231) " "Verilog HDL Expression warning at PPU_sprite.sv(231): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(236) " "Verilog HDL Expression warning at PPU_sprite.sv(236): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(241) " "Verilog HDL Expression warning at PPU_sprite.sv(241): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(246) " "Verilog HDL Expression warning at PPU_sprite.sv(246): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(251) " "Verilog HDL Expression warning at PPU_sprite.sv(251): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_sprite.sv(256) " "Verilog HDL Expression warning at PPU_sprite.sv(256): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU_sprite " "Found entity 1: PPU_sprite" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_palette_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_palette_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU_palette_mem " "Found entity 1: PPU_palette_mem" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_oam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_oam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU_oam " "Found entity 1: PPU_oam" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_background.sv(211) " "Verilog HDL Expression warning at PPU_background.sv(211): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392935 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_background.sv(281) " "Verilog HDL Expression warning at PPU_background.sv(281): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPU_background.sv(288) " "Verilog HDL information at PPU_background.sv(288): always construct contains both blocking and non-blocking assignments" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 288 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726793392936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU_background.sv(384) " "Verilog HDL Expression warning at PPU_background.sv(384): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 384 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_background.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU_background " "Found entity 1: PPU_background" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(355) " "Verilog HDL Expression warning at PPU.sv(355): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 355 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(529) " "Verilog HDL Expression warning at PPU.sv(529): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 529 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(531) " "Verilog HDL Expression warning at PPU.sv(531): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 531 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(532) " "Verilog HDL Expression warning at PPU.sv(532): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 532 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(539) " "Verilog HDL Expression warning at PPU.sv(539): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 539 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 PPU.sv(545) " "Verilog HDL Expression warning at PPU.sv(545): truncated literal to match 9 bits" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 545 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../hw/VGA/VGA.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/timegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/timegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_gen " "Found entity 1: vga_time_gen" {  } { { "../hw/VGA/TimeGen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 RamReader.sv(27) " "Verilog HDL Expression warning at RamReader.sv(27): truncated literal to match 6 bits" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 RamReader.sv(42) " "Verilog HDL Expression warning at RamReader.sv(42): truncated literal to match 9 bits" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ramreader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ramreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RamReader " "Found entity 1: RamReader" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ram_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ram_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_wrapper " "Found entity 1: RAM_wrapper" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/displayplane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/displayplane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayPlane " "Found entity 1: DisplayPlane" {  } { { "../hw/VGA/DisplayPlane.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/DisplayPlane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/dma/oam_dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/dma/oam_dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OAM_dma " "Found entity 1: OAM_dma" {  } { { "../hw/DMA/OAM_dma.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/DMA/OAM_dma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/characterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/characterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterRom " "Found entity 1: CharacterRom" {  } { { "../hw/Memory/CharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/CharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppuvram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppuvram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPUVram " "Found entity 1: PPUVram" {  } { { "../hw/Memory/PPUVram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUVram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/marioprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/marioprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MarioProgramRom " "Found entity 1: MarioProgramRom" {  } { { "../hw/Memory/MarioProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/gameselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/gameselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameSelect " "Found entity 1: GameSelect" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DonkeyKongProgramRom " "Found entity 1: DonkeyKongProgramRom" {  } { { "../hw/Memory/DonkeyKongProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mariocharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mariocharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MarioCharacterRom " "Found entity 1: MarioCharacterRom" {  } { { "../hw/Memory/MarioCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongcharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongcharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DonkeyKongCharacterRom " "Found entity 1: DonkeyKongCharacterRom" {  } { { "../hw/Memory/DonkeyKongCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmanprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmanprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PacManProgramRom " "Found entity 1: PacManProgramRom" {  } { { "../hw/Memory/PacManProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PacManProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmancharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmancharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PacManCharacterRom " "Found entity 1: PacManCharacterRom" {  } { { "../hw/Memory/PacManCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PacManCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagaprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagaprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 GalagaProgramRom " "Found entity 1: GalagaProgramRom" {  } { { "../hw/Memory/GalagaProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagacharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagacharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 GalagaCharacterRom " "Found entity 1: GalagaCharacterRom" {  } { { "../hw/Memory/GalagaCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/games.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/games.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Games (SystemVerilog) " "Found design unit 1: Games (SystemVerilog)" {  } { { "../hw/Memory/Games.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Games.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2programrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2programrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Defender2ProgramRom " "Found entity 1: Defender2ProgramRom" {  } { { "../hw/Memory/Defender2ProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2characterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2characterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Defender2CharacterRom " "Found entity 1: Defender2CharacterRom" {  } { { "../hw/Memory/Defender2CharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2CharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 GolfProgramRom " "Found entity 1: GolfProgramRom" {  } { { "../hw/Memory/GolfProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfcharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfcharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 GolfCharacterRom " "Found entity 1: GolfCharacterRom" {  } { { "../hw/Memory/GolfCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennisprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennisprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TennisProgramRom " "Found entity 1: TennisProgramRom" {  } { { "../hw/Memory/TennisProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennischaracterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennischaracterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TennisCharacterRom " "Found entity 1: TennisCharacterRom" {  } { { "../hw/Memory/TennisCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PinballProgramRom " "Found entity 1: PinballProgramRom" {  } { { "../hw/Memory/PinballProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballcharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballcharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PinballCharacterRom " "Found entity 1: PinballCharacterRom" {  } { { "../hw/Memory/PinballCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othelloprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othelloprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OthelloProgramRom " "Found entity 1: OthelloProgramRom" {  } { { "../hw/Memory/OthelloProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/OthelloProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othellocharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othellocharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OthelloCharacterRom " "Found entity 1: OthelloCharacterRom" {  } { { "../hw/Memory/OthelloCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/OthelloCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeyprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeyprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 IceHockeyProgramRom " "Found entity 1: IceHockeyProgramRom" {  } { { "../hw/Memory/IceHockeyProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/IceHockeyProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeycharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeycharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 IceHockeyCharacterRom " "Found entity 1: IceHockeyCharacterRom" {  } { { "../hw/Memory/IceHockeyCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/IceHockeyCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmanprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmanprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MsPacManProgramRom " "Found entity 1: MsPacManProgramRom" {  } { { "../hw/Memory/MsPacManProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmancharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmancharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MsPacManCharacterRom " "Found entity 1: MsPacManCharacterRom" {  } { { "../hw/Memory/MsPacManCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emscharacterrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emscharacterrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 emsCharacterRom " "Found entity 1: emsCharacterRom" {  } { { "../hw/Memory/emsCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emsprogramrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emsprogramrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 emsProgramRom " "Found entity 1: emsProgramRom" {  } { { "../hw/Memory/emsProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/usbtouart.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/usbtouart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392978 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpganes.v(237) " "Verilog HDL Module Instantiation warning at fpganes.v(237): ignored dangling comma in List of Port Connections" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 237 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726793392979 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 fpganes.v(421) " "Verilog HDL Expression warning at fpganes.v(421): truncated literal to match 7 bits" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 421 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726793392979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpganes.v 1 1 " "Found 1 design units, including 1 entities, in source file fpganes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpganes " "Found entity 1: fpganes" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitcounter " "Found entity 1: fourbitcounter" {  } { { "../hw/fourbitcounter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecountercontroller " "Found entity 1: gamecountercontroller" {  } { { "../hw/gamecountercontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793392982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_R fpganes.v(105) " "Verilog HDL Implicit Net warning at fpganes.v(105): created implicit net for \"VGA_R\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_G fpganes.v(106) " "Verilog HDL Implicit Net warning at fpganes.v(106): created implicit net for \"VGA_G\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_B fpganes.v(107) " "Verilog HDL Implicit Net warning at fpganes.v(107): created implicit net for \"VGA_B\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N fpganes.v(108) " "Verilog HDL Implicit Net warning at fpganes.v(108): created implicit net for \"VGA_SYNC_N\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK fpganes.v(109) " "Verilog HDL Implicit Net warning at fpganes.v(109): created implicit net for \"VGA_CLK\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HDMI_en fpganes.v(111) " "Verilog HDL Implicit Net warning at fpganes.v(111): created implicit net for \"HDMI_en\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mem fpganes.v(118) " "Verilog HDL Implicit Net warning at fpganes.v(118): created implicit net for \"clk_mem\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpu_ram_read fpganes.v(176) " "Verilog HDL Implicit Net warning at fpganes.v(176): created implicit net for \"cpu_ram_read\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ppu_oam_write fpganes.v(176) " "Verilog HDL Implicit Net warning at fpganes.v(176): created implicit net for \"ppu_oam_write\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_HS fpganes.v(298) " "Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for \"VGA_HS\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_VS fpganes.v(298) " "Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for \"VGA_VS\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N fpganes.v(298) " "Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for \"VGA_BLANK_N\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793392983 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fpganes.v(246) " "Verilog HDL Instantiation warning at fpganes.v(246): instance has no name" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 246 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1726793393088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpganes " "Elaborating entity \"fpganes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726793393130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_R fpganes.v(105) " "Verilog HDL or VHDL warning at fpganes.v(105): object \"VGA_R\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_G fpganes.v(106) " "Verilog HDL or VHDL warning at fpganes.v(106): object \"VGA_G\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_B fpganes.v(107) " "Verilog HDL or VHDL warning at fpganes.v(107): object \"VGA_B\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N fpganes.v(108) " "Verilog HDL or VHDL warning at fpganes.v(108): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK fpganes.v(109) " "Verilog HDL or VHDL warning at fpganes.v(109): object \"VGA_CLK\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDMI_en fpganes.v(111) " "Verilog HDL or VHDL warning at fpganes.v(111): object \"HDMI_en\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gamecounter_inputwire fpganes.v(121) " "Verilog HDL or VHDL warning at fpganes.v(121): object \"gamecounter_inputwire\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_peek_r fpganes.v(329) " "Verilog HDL or VHDL warning at fpganes.v(329): object \"pc_peek_r\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_wr fpganes.v(434) " "Verilog HDL or VHDL warning at fpganes.v(434): object \"port_wr\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cpuram_rd_addr fpganes.v(485) " "Verilog HDL warning at fpganes.v(485): object cpuram_rd_addr used but never assigned" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 485 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuram_wr fpganes.v(488) " "Verilog HDL or VHDL warning at fpganes.v(488): object \"cpuram_wr\" assigned a value but never read" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpganes.v(105) " "Verilog HDL assignment warning at fpganes.v(105): truncated value with size 8 to match size of target (1)" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpganes.v(106) " "Verilog HDL assignment warning at fpganes.v(106): truncated value with size 8 to match size of target (1)" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpganes.v(107) " "Verilog HDL assignment warning at fpganes.v(107): truncated value with size 8 to match size of target (1)" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393132 "|fpganes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fpganes.v(420) " "Verilog HDL assignment warning at fpganes.v(420): truncated value with size 32 to match size of target (7)" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393135 "|fpganes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fpganes.v(479) " "Verilog HDL assignment warning at fpganes.v(479): truncated value with size 32 to match size of target (14)" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393135 "|fpganes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpuram_rd_addr 0 fpganes.v(485) " "Net \"cpuram_rd_addr\" at fpganes.v(485) has no driver or initial value, using a default initial value '0'" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 485 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726793393136 "|fpganes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NESClock NESClock:system_clocks " "Elaborating entity \"NESClock\" for hierarchy \"NESClock:system_clocks\"" {  } { { "fpganes.v" "system_clocks" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NESClock_0002 NESClock:system_clocks\|NESClock_0002:nesclock_inst " "Elaborating entity \"NESClock_0002\" for hierarchy \"NESClock:system_clocks\|NESClock_0002:nesclock_inst\"" {  } { { "../hw/Clocks/NESClock.v" "nesclock_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/Clocks/NESClock/NESClock_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393171 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726793393183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/Clocks/NESClock/NESClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"NESClock:system_clocks\|NESClock_0002:nesclock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.369458 MHz " "Parameter \"output_clock_frequency0\" = \"5.369458 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.789819 MHz " "Parameter \"output_clock_frequency1\" = \"1.789819 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393190 ""}  } { { "../hw/Clocks/NESClock/NESClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793393190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAClock VGAClock:clock0 " "Elaborating entity \"VGAClock\" for hierarchy \"VGAClock:clock0\"" {  } { { "fpganes.v" "clock0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAClock_0002 VGAClock:clock0\|VGAClock_0002:vgaclock_inst " "Elaborating entity \"VGAClock_0002\" for hierarchy \"VGAClock:clock0\|VGAClock_0002:vgaclock_inst\"" {  } { { "../hw/Clocks/VGAClock.v" "vgaclock_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/Clocks/VGAClock/VGAClock_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726793393212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/Clocks/VGAClock/VGAClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGAClock:clock0\|VGAClock_0002:vgaclock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393218 ""}  } { { "../hw/Clocks/VGAClock/VGAClock_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793393218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "fpganes.v" "cpu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem CPU:cpu\|Mem:mem " "Elaborating entity \"Mem\" for hierarchy \"CPU:cpu\|Mem:mem\"" {  } { { "../hw/CPU/CPU.sv" "mem" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Input CPU:cpu\|ALU_Input:aluInputSelector " "Elaborating entity \"ALU_Input\" for hierarchy \"CPU:cpu\|ALU_Input:aluInputSelector\"" {  } { { "../hw/CPU/CPU.sv" "aluInputSelector" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "../hw/CPU/CPU.sv" "alu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers CPU:cpu\|Registers:registers " "Elaborating entity \"Registers\" for hierarchy \"CPU:cpu\|Registers:registers\"" {  } { { "../hw/CPU/CPU.sv" "registers" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore Registers.sv(96) " "Verilog HDL or VHDL warning at Registers.sv(96): object \"ignore\" assigned a value but never read" {  } { { "../hw/CPU/Registers.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393264 "|fpganes|CPU:cpu|Registers:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:cpu\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"CPU:cpu\|decoder:decoder\"" {  } { { "../hw/CPU/CPU.sv" "decoder" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_control CPU:cpu\|processor_control:control " "Elaborating entity \"processor_control\" for hierarchy \"CPU:cpu\|processor_control:control\"" {  } { { "../hw/CPU/CPU.sv" "control" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nop_cycle control.sv(37) " "Verilog HDL or VHDL warning at control.sv(37): object \"nop_cycle\" assigned a value but never read" {  } { { "../hw/CPU/control.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/control.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393315 "|fpganes|CPU:cpu|processor_control:control"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cpu_switchcase.sv(1) " "Verilog HDL Case Statement warning at cpu_switchcase.sv(1): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hw/CPU/cpu_switchcase.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/cpu_switchcase.sv" 1 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1726793393339 "|fpganes|CPU:cpu|processor_control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu_switchcase.sv(1) " "Verilog HDL Case Statement warning at cpu_switchcase.sv(1): incomplete case statement has no default case item" {  } { { "../hw/CPU/cpu_switchcase.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/cpu_switchcase.sv" 1 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726793393340 "|fpganes|CPU:cpu|processor_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM_dma OAM_dma:dma " "Elaborating entity \"OAM_dma\" for hierarchy \"OAM_dma:dma\"" {  } { { "fpganes.v" "dma" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 OAM_dma.sv(82) " "Verilog HDL assignment warning at OAM_dma.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "../hw/DMA/OAM_dma.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/DMA/OAM_dma.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393382 "|fpganes|OAM_dma:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwareDecoder HardwareDecoder:decoder " "Elaborating entity \"HardwareDecoder\" for hierarchy \"HardwareDecoder:decoder\"" {  } { { "fpganes.v" "decoder" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APU APU:apu " "Elaborating entity \"APU\" for hierarchy \"APU:apu\"" {  } { { "fpganes.v" "apu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DMC_REG_1_D APU.sv(69) " "Verilog HDL or VHDL warning at APU.sv(69): object \"DMC_REG_1_D\" assigned a value but never read" {  } { { "../hw/APU/APU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393398 "|fpganes|APU:apu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DMC_REG_2_D APU.sv(70) " "Verilog HDL or VHDL warning at APU.sv(70): object \"DMC_REG_2_D\" assigned a value but never read" {  } { { "../hw/APU/APU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393398 "|fpganes|APU:apu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DMC_REG_3_D APU.sv(71) " "Verilog HDL or VHDL warning at APU.sv(71): object \"DMC_REG_3_D\" assigned a value but never read" {  } { { "../hw/APU/APU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793393398 "|fpganes|APU:apu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopModule TopModule:hdmi " "Elaborating entity \"TopModule\" for hierarchy \"TopModule:hdmi\"" {  } { { "fpganes.v" "hdmi" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25 TopModule:hdmi\|pll_25:pll_25 " "Elaborating entity \"pll_25\" for hierarchy \"TopModule:hdmi\|pll_25:pll_25\"" {  } { { "../hw/TopModule.v" "pll_25" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25_0002 TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst " "Elaborating entity \"pll_25_0002\" for hierarchy \"TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\"" {  } { { "../hw/pll/pll_25.v" "pll_25_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/pll/pll_25/pll_25_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393458 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726793393471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "../hw/pll/pll_25/pll_25_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393475 ""}  } { { "../hw/pll/pll_25/pll_25_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793393475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaHdmi TopModule:hdmi\|vgaHdmi:vgaHdmi " "Elaborating entity \"vgaHdmi\" for hierarchy \"TopModule:hdmi\|vgaHdmi:vgaHdmi\"" {  } { { "../hw/TopModule.v" "vgaHdmi" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config\"" {  } { { "../hw/TopModule.v" "I2C_HDMI_Config" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "../hw/i2c/I2C_HDMI_Config.v" "u0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_HDMI_Config.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"TopModule:hdmi\|I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "../hw/i2c/I2C_Controller.v" "wrd" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_Controller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecountercontroller gamecountercontroller:comb_54 " "Elaborating entity \"gamecountercontroller\" for hierarchy \"gamecountercontroller:comb_54\"" {  } { { "fpganes.v" "comb_54" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gamecountercontroller.v(33) " "Verilog HDL assignment warning at gamecountercontroller.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../hw/gamecountercontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393517 "|fpganes|gamecountercontroller:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gamecountercontroller.v(39) " "Verilog HDL assignment warning at gamecountercontroller.v(39): truncated value with size 32 to match size of target (1)" {  } { { "../hw/gamecountercontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393517 "|fpganes|gamecountercontroller:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gamecountercontroller.v(41) " "Verilog HDL assignment warning at gamecountercontroller.v(41): truncated value with size 32 to match size of target (1)" {  } { { "../hw/gamecountercontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393517 "|fpganes|gamecountercontroller:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gamecountercontroller.v(45) " "Verilog HDL assignment warning at gamecountercontroller.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../hw/gamecountercontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393517 "|fpganes|gamecountercontroller:comb_54"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcounter gamecountercontroller:comb_54\|fourbitcounter:counter " "Elaborating entity \"fourbitcounter\" for hierarchy \"gamecountercontroller:comb_54\|fourbitcounter:counter\"" {  } { { "../hw/gamecountercontroller.v" "counter" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fourbitcounter.v(28) " "Verilog HDL assignment warning at fourbitcounter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../hw/fourbitcounter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393522 "|fpganes|gamecountercontroller:comb_54|fourbitcounter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameSelect GameSelect:sel " "Elaborating entity \"GameSelect\" for hierarchy \"GameSelect:sel\"" {  } { { "fpganes.v" "sel" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(14) " "Verilog HDL assignment warning at GameSelect.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393527 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(50) " "Verilog HDL assignment warning at GameSelect.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393527 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(53) " "Verilog HDL assignment warning at GameSelect.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393527 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(56) " "Verilog HDL assignment warning at GameSelect.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(59) " "Verilog HDL assignment warning at GameSelect.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(62) " "Verilog HDL assignment warning at GameSelect.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(65) " "Verilog HDL assignment warning at GameSelect.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(68) " "Verilog HDL assignment warning at GameSelect.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(71) " "Verilog HDL assignment warning at GameSelect.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameSelect.sv(74) " "Verilog HDL assignment warning at GameSelect.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Memory/GameSelect.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393528 "|fpganes|GameSelect:sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWrapper MemoryWrapper:mem " "Elaborating entity \"MemoryWrapper\" for hierarchy \"MemoryWrapper:mem\"" {  } { { "fpganes.v" "mem" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryWrapper.sv(34) " "Verilog HDL assignment warning at MemoryWrapper.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "../hw/Memory/MemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393537 "|fpganes|MemoryWrapper:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryWrapper.sv(35) " "Verilog HDL assignment warning at MemoryWrapper.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "../hw/Memory/MemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393538 "|fpganes|MemoryWrapper:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryWrapper.sv(36) " "Verilog HDL assignment warning at MemoryWrapper.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "../hw/Memory/MemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793393538 "|fpganes|MemoryWrapper:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MarioProgramRom MemoryWrapper:mem\|MarioProgramRom:mario_rom " "Elaborating entity \"MarioProgramRom\" for hierarchy \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "mario_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/MarioProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/MarioProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/SuperMarioBros/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/SuperMarioBros/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393599 ""}  } { { "../hw/Memory/MarioProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793393599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvj1 " "Found entity 1: altsyncram_vvj1" {  } { { "db/altsyncram_vvj1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793393629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793393629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvj1 MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated " "Elaborating entity \"altsyncram_vvj1\" for hierarchy \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793393812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793393812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated\|decode_8la:rden_decode " "Elaborating entity \"decode_8la\" for hierarchy \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated\|decode_8la:rden_decode\"" {  } { { "db/altsyncram_vvj1.tdf" "rden_decode" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793393840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793393840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"MemoryWrapper:mem\|MarioProgramRom:mario_rom\|altsyncram:altsyncram_component\|altsyncram_vvj1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_vvj1.tdf" "mux2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DonkeyKongProgramRom MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom " "Elaborating entity \"DonkeyKongProgramRom\" for hierarchy \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "dk_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/DonkeyKongProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/DonkeyKongProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/DonkeyKong/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/DonkeyKong/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793393873 ""}  } { { "../hw/Memory/DonkeyKongProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793393873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mhj1 " "Found entity 1: altsyncram_mhj1" {  } { { "db/altsyncram_mhj1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793393901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793393901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mhj1 MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated " "Elaborating entity \"altsyncram_mhj1\" for hierarchy \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793393902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated\|decode_5la:rden_decode " "Elaborating entity \"decode_5la\" for hierarchy \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated\|decode_5la:rden_decode\"" {  } { { "db/altsyncram_mhj1.tdf" "rden_decode" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"MemoryWrapper:mem\|DonkeyKongProgramRom:dk_rom\|altsyncram:altsyncram_component\|altsyncram_mhj1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_mhj1.tdf" "mux2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MsPacManProgramRom MemoryWrapper:mem\|MsPacManProgramRom:pm_rom " "Elaborating entity \"MsPacManProgramRom\" for hierarchy \"MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "pm_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/MsPacManProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/MsPacManProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/MsPacMan/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/MsPacMan/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394061 ""}  } { { "../hw/Memory/MsPacManProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iaj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iaj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iaj1 " "Found entity 1: altsyncram_iaj1" {  } { { "db/altsyncram_iaj1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_iaj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iaj1 MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component\|altsyncram_iaj1:auto_generated " "Elaborating entity \"altsyncram_iaj1\" for hierarchy \"MemoryWrapper:mem\|MsPacManProgramRom:pm_rom\|altsyncram:altsyncram_component\|altsyncram_iaj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GalagaProgramRom MemoryWrapper:mem\|GalagaProgramRom:galaga_rom " "Elaborating entity \"GalagaProgramRom\" for hierarchy \"MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "galaga_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/GalagaProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/GalagaProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/Galaga/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/Galaga/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394276 ""}  } { { "../hw/Memory/GalagaProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2j1 " "Found entity 1: altsyncram_v2j1" {  } { { "db/altsyncram_v2j1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v2j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2j1 MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component\|altsyncram_v2j1:auto_generated " "Elaborating entity \"altsyncram_v2j1\" for hierarchy \"MemoryWrapper:mem\|GalagaProgramRom:galaga_rom\|altsyncram:altsyncram_component\|altsyncram_v2j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Defender2ProgramRom MemoryWrapper:mem\|Defender2ProgramRom:d2_rom " "Elaborating entity \"Defender2ProgramRom\" for hierarchy \"MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "d2_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/Defender2ProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/Defender2ProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/Defender2/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/Defender2/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394491 ""}  } { { "../hw/Memory/Defender2ProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbj1 " "Found entity 1: altsyncram_cbj1" {  } { { "db/altsyncram_cbj1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_cbj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbj1 MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component\|altsyncram_cbj1:auto_generated " "Elaborating entity \"altsyncram_cbj1\" for hierarchy \"MemoryWrapper:mem\|Defender2ProgramRom:d2_rom\|altsyncram:altsyncram_component\|altsyncram_cbj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TennisProgramRom MemoryWrapper:mem\|TennisProgramRom:tennis_rom " "Elaborating entity \"TennisProgramRom\" for hierarchy \"MemoryWrapper:mem\|TennisProgramRom:tennis_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "tennis_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/TennisProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/TennisProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/Tennis/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/Tennis/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394636 ""}  } { { "../hw/Memory/TennisProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4j1 " "Found entity 1: altsyncram_e4j1" {  } { { "db/altsyncram_e4j1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_e4j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e4j1 MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component\|altsyncram_e4j1:auto_generated " "Elaborating entity \"altsyncram_e4j1\" for hierarchy \"MemoryWrapper:mem\|TennisProgramRom:tennis_rom\|altsyncram:altsyncram_component\|altsyncram_e4j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GolfProgramRom MemoryWrapper:mem\|GolfProgramRom:golf_rom " "Elaborating entity \"GolfProgramRom\" for hierarchy \"MemoryWrapper:mem\|GolfProgramRom:golf_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "golf_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/GolfProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/GolfProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/Golf/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/Golf/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394778 ""}  } { { "../hw/Memory/GolfProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ti1 " "Found entity 1: altsyncram_5ti1" {  } { { "db/altsyncram_5ti1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_5ti1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ti1 MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component\|altsyncram_5ti1:auto_generated " "Elaborating entity \"altsyncram_5ti1\" for hierarchy \"MemoryWrapper:mem\|GolfProgramRom:golf_rom\|altsyncram:altsyncram_component\|altsyncram_5ti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PinballProgramRom MemoryWrapper:mem\|PinballProgramRom:pb_rom " "Elaborating entity \"PinballProgramRom\" for hierarchy \"MemoryWrapper:mem\|PinballProgramRom:pb_rom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "pb_rom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/PinballProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/PinballProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/Pinball/prog_rom.mif " "Parameter \"init_file\" = \"../sw/mem_init/Pinball/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793394919 ""}  } { { "../hw/Memory/PinballProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793394919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6j1 " "Found entity 1: altsyncram_v6j1" {  } { { "db/altsyncram_v6j1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v6j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793394954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793394954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6j1 MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component\|altsyncram_v6j1:auto_generated " "Elaborating entity \"altsyncram_v6j1\" for hierarchy \"MemoryWrapper:mem\|PinballProgramRom:pb_rom\|altsyncram:altsyncram_component\|altsyncram_v6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793394955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramRam MemoryWrapper:mem\|ProgramRam:ProgramRam_inst " "Elaborating entity \"ProgramRam\" for hierarchy \"MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "ProgramRam_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/ProgramRam.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/ProgramRam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395074 ""}  } { { "../hw/Memory/ProgramRam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793395074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svl1 " "Found entity 1: altsyncram_svl1" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793395102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793395102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_svl1 MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component\|altsyncram_svl1:auto_generated " "Elaborating entity \"altsyncram_svl1\" for hierarchy \"MemoryWrapper:mem\|ProgramRam:ProgramRam_inst\|altsyncram:altsyncram_component\|altsyncram_svl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emsProgramRom MemoryWrapper:mem\|emsProgramRom:emsrom " "Elaborating entity \"emsProgramRom\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\"" {  } { { "../hw/Memory/MemoryWrapper.sv" "emsrom" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/emsProgramRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/emsProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../sw/mem_init/SuperMarioBros/prog_rom.mif " "Parameter \"init_file\" = \"../../sw/mem_init/SuperMarioBros/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsp " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsp\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395127 ""}  } { { "../hw/Memory/emsProgramRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793395127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95m1 " "Found entity 1: altsyncram_95m1" {  } { { "db/altsyncram_95m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793395158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793395158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95m1 MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated " "Elaborating entity \"altsyncram_95m1\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmn2 " "Found entity 1: altsyncram_rmn2" {  } { { "db/altsyncram_rmn2.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_rmn2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793395206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793395206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmn2 MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|altsyncram_rmn2:altsyncram1 " "Elaborating entity \"altsyncram_rmn2\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|altsyncram_rmn2:altsyncram1\"" {  } { { "db/altsyncram_95m1.tdf" "altsyncram1" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793395286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793395286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|altsyncram_rmn2:altsyncram1\|decode_11a:rden_decode_b " "Elaborating entity \"decode_11a\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|altsyncram_rmn2:altsyncram1\|decode_11a:rden_decode_b\"" {  } { { "db/altsyncram_rmn2.tdf" "rden_decode_b" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_rmn2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_95m1.tdf" "mgl_prim2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_95m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1701671792 " "Parameter \"NODE_NAME\" = \"1701671792\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793395784 ""}  } { { "db/altsyncram_95m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793395784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793395906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MemoryWrapper:mem\|emsProgramRom:emsrom\|altsyncram:altsyncram_component\|altsyncram_95m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU PPU:ppu " "Elaborating entity \"PPU\" for hierarchy \"PPU:ppu\"" {  } { { "fpganes.v" "ppu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_ms_sel PPU.sv(79) " "Verilog HDL or VHDL warning at PPU.sv(79): object \"ppu_ms_sel\" assigned a value but never read" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396197 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "use_grayscale PPU.sv(83) " "Verilog HDL or VHDL warning at PPU.sv(83): object \"use_grayscale\" assigned a value but never read" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396197 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_bg_color PPU.sv(88) " "Verilog HDL or VHDL warning at PPU.sv(88): object \"red_bg_color\" assigned a value but never read" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396197 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_bg_color PPU.sv(89) " "Verilog HDL or VHDL warning at PPU.sv(89): object \"green_bg_color\" assigned a value but never read" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396197 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_bg_color PPU.sv(90) " "Verilog HDL or VHDL warning at PPU.sv(90): object \"blue_bg_color\" assigned a value but never read" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396197 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU.sv(373) " "Verilog HDL assignment warning at PPU.sv(373): truncated value with size 32 to match size of target (8)" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396199 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU.sv(549) " "Verilog HDL assignment warning at PPU.sv(549): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396202 "|fpganes|PPU:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU.sv(554) " "Verilog HDL assignment warning at PPU.sv(554): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396202 "|fpganes|PPU:ppu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU_background PPU:ppu\|PPU_background:bg " "Elaborating entity \"PPU_background\" for hierarchy \"PPU:ppu\|PPU_background:bg\"" {  } { { "../hw/PPU/PPU.sv" "bg" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_shift_reg PPU_background.sv(103) " "Verilog HDL or VHDL warning at PPU_background.sv(103): object \"update_shift_reg\" assigned a value but never read" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396218 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_frame_start PPU_background.sv(105) " "Verilog HDL or VHDL warning at PPU_background.sv(105): object \"new_frame_start\" assigned a value but never read" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396218 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_scanline_start PPU_background.sv(106) " "Verilog HDL or VHDL warning at PPU_background.sv(106): object \"new_scanline_start\" assigned a value but never read" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396218 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPU_background.sv(275) " "Verilog HDL assignment warning at PPU_background.sv(275): truncated value with size 32 to match size of target (1)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396222 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPU_background.sv(277) " "Verilog HDL assignment warning at PPU_background.sv(277): truncated value with size 32 to match size of target (1)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396222 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU_background.sv(350) " "Verilog HDL assignment warning at PPU_background.sv(350): truncated value with size 32 to match size of target (8)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396223 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PPU_background.sv(386) " "Verilog HDL assignment warning at PPU_background.sv(386): truncated value with size 32 to match size of target (3)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396224 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PPU_background.sv(398) " "Verilog HDL assignment warning at PPU_background.sv(398): truncated value with size 32 to match size of target (5)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396224 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PPU_background.sv(421) " "Verilog HDL assignment warning at PPU_background.sv(421): truncated value with size 32 to match size of target (15)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396224 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PPU_background.sv(423) " "Verilog HDL assignment warning at PPU_background.sv(423): truncated value with size 32 to match size of target (15)" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396224 "|fpganes|PPU:ppu|PPU_background:bg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU_sprite PPU:ppu\|PPU_sprite:spr " "Elaborating entity \"PPU_sprite\" for hierarchy \"PPU:ppu\|PPU_sprite:spr\"" {  } { { "../hw/PPU/PPU.sv" "spr" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oam_en PPU_sprite.sv(69) " "Verilog HDL or VHDL warning at PPU_sprite.sv(69): object \"oam_en\" assigned a value but never read" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396241 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oam_rw PPU_sprite.sv(70) " "Verilog HDL or VHDL warning at PPU_sprite.sv(70): object \"oam_rw\" assigned a value but never read" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396241 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oam_data_in PPU_sprite.sv(74) " "Verilog HDL or VHDL warning at PPU_sprite.sv(74): object \"oam_data_in\" assigned a value but never read" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396241 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "oam_data_in_d PPU_sprite.sv(74) " "Verilog HDL warning at PPU_sprite.sv(74): object oam_data_in_d used but never assigned" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726793396241 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secondary_oam_data_in PPU_sprite.sv(75) " "Verilog HDL or VHDL warning at PPU_sprite.sv(75): object \"secondary_oam_data_in\" assigned a value but never read" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396241 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 PPU_sprite.sv(174) " "Verilog HDL assignment warning at PPU_sprite.sv(174): truncated value with size 8 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396242 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i PPU_sprite.sv(165) " "Verilog HDL Always Construct warning at PPU_sprite.sv(165): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726793396244 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(313) " "Verilog HDL assignment warning at PPU_sprite.sv(313): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396247 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(314) " "Verilog HDL assignment warning at PPU_sprite.sv(314): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396247 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(315) " "Verilog HDL assignment warning at PPU_sprite.sv(315): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396247 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(316) " "Verilog HDL assignment warning at PPU_sprite.sv(316): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396247 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(317) " "Verilog HDL assignment warning at PPU_sprite.sv(317): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396248 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(318) " "Verilog HDL assignment warning at PPU_sprite.sv(318): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396248 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(319) " "Verilog HDL assignment warning at PPU_sprite.sv(319): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396248 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_sprite.sv(320) " "Verilog HDL assignment warning at PPU_sprite.sv(320): truncated value with size 32 to match size of target (9)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396248 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PPU_sprite.sv(418) " "Verilog HDL assignment warning at PPU_sprite.sv(418): truncated value with size 32 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396250 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 PPU_sprite.sv(431) " "Verilog HDL assignment warning at PPU_sprite.sv(431): truncated value with size 6 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396250 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PPU_sprite.sv(446) " "Verilog HDL assignment warning at PPU_sprite.sv(446): truncated value with size 32 to match size of target (2)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396250 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 PPU_sprite.sv(453) " "Verilog HDL assignment warning at PPU_sprite.sv(453): truncated value with size 32 to match size of target (7)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396250 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PPU_sprite.sv(465) " "Verilog HDL assignment warning at PPU_sprite.sv(465): truncated value with size 32 to match size of target (2)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PPU_sprite.sv(475) " "Verilog HDL assignment warning at PPU_sprite.sv(475): truncated value with size 32 to match size of target (2)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 PPU_sprite.sv(486) " "Verilog HDL assignment warning at PPU_sprite.sv(486): truncated value with size 32 to match size of target (7)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU_sprite.sv(487) " "Verilog HDL assignment warning at PPU_sprite.sv(487): truncated value with size 32 to match size of target (6)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 PPU_sprite.sv(495) " "Verilog HDL assignment warning at PPU_sprite.sv(495): truncated value with size 6 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 PPU_sprite.sv(500) " "Verilog HDL assignment warning at PPU_sprite.sv(500): truncated value with size 6 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 PPU_sprite.sv(505) " "Verilog HDL assignment warning at PPU_sprite.sv(505): truncated value with size 6 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 PPU_sprite.sv(510) " "Verilog HDL assignment warning at PPU_sprite.sv(510): truncated value with size 6 to match size of target (5)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU_sprite.sv(565) " "Verilog HDL assignment warning at PPU_sprite.sv(565): truncated value with size 32 to match size of target (6)" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396251 "|fpganes|PPU:ppu|PPU_sprite:spr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU_oam PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM " "Elaborating entity \"PPU_oam\" for hierarchy \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\"" {  } { { "../hw/PPU/PPU_sprite.sv" "OAM" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396306 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i PPU_oam.sv(22) " "Verilog HDL Always Construct warning at PPU_oam.sv(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726793396323 "|fpganes|PPU:ppu|PPU_sprite:spr|PPU_oam:OAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU_palette_mem PPU:ppu\|PPU_palette_mem:pal_mem " "Elaborating entity \"PPU_palette_mem\" for hierarchy \"PPU:ppu\|PPU_palette_mem:pal_mem\"" {  } { { "../hw/PPU/PPU.sv" "pal_mem" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396443 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PPU_palette_mem.sv(60) " "Verilog HDL Case Statement warning at PPU_palette_mem.sv(60): incomplete case statement has no default case item" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726793396445 "|fpganes|PPU:ppu|PPU_palette_mem:pal_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPUMemoryWrapper PPUMemoryWrapper:ppumem " "Elaborating entity \"PPUMemoryWrapper\" for hierarchy \"PPUMemoryWrapper:ppumem\"" {  } { { "fpganes.v" "ppumem" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_addr PPUMemoryWrapper.sv(12) " "Verilog HDL or VHDL warning at PPUMemoryWrapper.sv(12): object \"ram_addr\" assigned a value but never read" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726793396453 "|fpganes|PPUMemoryWrapper:ppumem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_q PPUMemoryWrapper.sv(13) " "Verilog HDL warning at PPUMemoryWrapper.sv(13): object ram_q used but never assigned" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726793396453 "|fpganes|PPUMemoryWrapper:ppumem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ems_rom_q PPUMemoryWrapper.sv(13) " "Verilog HDL warning at PPUMemoryWrapper.sv(13): object ems_rom_q used but never assigned" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726793396453 "|fpganes|PPUMemoryWrapper:ppumem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_q 0 PPUMemoryWrapper.sv(13) " "Net \"ram_q\" at PPUMemoryWrapper.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726793396453 "|fpganes|PPUMemoryWrapper:ppumem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ems_rom_q 0 PPUMemoryWrapper.sv(13) " "Net \"ems_rom_q\" at PPUMemoryWrapper.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726793396453 "|fpganes|PPUMemoryWrapper:ppumem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emsCharacterRom PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar " "Elaborating entity \"emsCharacterRom\" for hierarchy \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\"" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "emschar" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/emsCharacterRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/emsCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component " "Instantiated megafunction \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../sw/mem_init/SuperMarioBros/char_rom.mif " "Parameter \"init_file\" = \"../../sw/mem_init/SuperMarioBros/char_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396489 ""}  } { { "../hw/Memory/emsCharacterRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793396489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2m1 " "Found entity 1: altsyncram_a2m1" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793396516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2m1 PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated " "Elaborating entity \"altsyncram_a2m1\" for hierarchy \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hin2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hin2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hin2 " "Found entity 1: altsyncram_hin2" {  } { { "db/altsyncram_hin2.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_hin2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793396546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hin2 PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|altsyncram_hin2:altsyncram1 " "Elaborating entity \"altsyncram_hin2\" for hierarchy \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|altsyncram_hin2:altsyncram1\"" {  } { { "db/altsyncram_a2m1.tdf" "altsyncram1" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a2m1.tdf" "mgl_prim2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"PPUMemoryWrapper:ppumem\|emsCharacterRom:emschar\|altsyncram:altsyncram_component\|altsyncram_a2m1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1701671779 " "Parameter \"NODE_NAME\" = \"1701671779\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396598 ""}  } { { "db/altsyncram_a2m1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793396598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "fpganes.v" "vga" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VGA.sv(37) " "Verilog HDL assignment warning at VGA.sv(37): truncated value with size 32 to match size of target (27)" {  } { { "../hw/VGA/VGA.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396606 "|fpganes|VGA:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayPlane VGA:vga\|DisplayPlane:dp " "Elaborating entity \"DisplayPlane\" for hierarchy \"VGA:vga\|DisplayPlane:dp\"" {  } { { "../hw/VGA/VGA.sv" "dp" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DisplayPlane.sv(21) " "Verilog HDL assignment warning at DisplayPlane.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "../hw/VGA/DisplayPlane.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/DisplayPlane.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396614 "|fpganes|VGA:vga|DisplayPlane:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_wrapper VGA:vga\|RAM_wrapper:ram " "Elaborating entity \"RAM_wrapper\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\"" {  } { { "../hw/VGA/VGA.sv" "ram" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAM_wrapper.sv(17) " "Verilog HDL assignment warning at RAM_wrapper.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396621 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAM_wrapper.sv(18) " "Verilog HDL assignment warning at RAM_wrapper.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396621 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAM_wrapper.sv(19) " "Verilog HDL assignment warning at RAM_wrapper.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396621 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAM_wrapper.sv(20) " "Verilog HDL assignment warning at RAM_wrapper.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793396621 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_ram RAM_wrapper.sv(45) " "Verilog HDL Always Construct warning at RAM_wrapper.sv(45): inferring latch(es) for variable \"vga_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726793396622 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_ram RAM_wrapper.sv(52) " "Inferred latch for \"vga_ram\" at RAM_wrapper.sv(52)" {  } { { "../hw/VGA/RAM_wrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396623 "|fpganes|VGA:vga|RAM_wrapper:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGARam VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0 " "Elaborating entity \"VGARam\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\"" {  } { { "../hw/VGA/RAM_wrapper.sv" "ram_0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/VGARam.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/VGARam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/nes_load_screen.mif " "Parameter \"init_file\" = \"../sw/mem_init/nes_load_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 61440 " "Parameter \"numwords_a\" = \"61440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 61440 " "Parameter \"numwords_b\" = \"61440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793396665 ""}  } { { "../hw/Memory/VGARam.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793396665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kq12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kq12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kq12 " "Found entity 1: altsyncram_kq12" {  } { { "db/altsyncram_kq12.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793396696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kq12 VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated " "Elaborating entity \"altsyncram_kq12\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793396954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_kq12.tdf" "decode2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rfb " "Found entity 1: mux_rfb" {  } { { "db/mux_rfb.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_rfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793396986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793396986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rfb VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated\|mux_rfb:mux3 " "Elaborating entity \"mux_rfb\" for hierarchy \"VGA:vga\|RAM_wrapper:ram\|VGARam:ram_0\|altsyncram:altsyncram_component\|altsyncram_kq12:auto_generated\|mux_rfb:mux3\"" {  } { { "db/altsyncram_kq12.tdf" "mux3" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793396987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadScreenRom VGA:vga\|LoadScreenRom:LoadScreenRom_inst " "Elaborating entity \"LoadScreenRom\" for hierarchy \"VGA:vga\|LoadScreenRom:LoadScreenRom_inst\"" {  } { { "../hw/VGA/VGA.sv" "LoadScreenRom_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/LoadScreenRom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component\"" {  } { { "../hw/Memory/LoadScreenRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sw/mem_init/nes_load_screen.mif " "Parameter \"init_file\" = \"../sw/mem_init/nes_load_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 61440 " "Parameter \"numwords_a\" = \"61440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726793397028 ""}  } { { "../hw/Memory/LoadScreenRom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726793397028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64j1 " "Found entity 1: altsyncram_64j1" {  } { { "db/altsyncram_64j1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_64j1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793397060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64j1 VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component\|altsyncram_64j1:auto_generated " "Elaborating entity \"altsyncram_64j1\" for hierarchy \"VGA:vga\|LoadScreenRom:LoadScreenRom_inst\|altsyncram:altsyncram_component\|altsyncram_64j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamReader VGA:vga\|RamReader:rdr " "Elaborating entity \"RamReader\" for hierarchy \"VGA:vga\|RamReader:rdr\"" {  } { { "../hw/VGA/VGA.sv" "rdr" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RamReader.sv(31) " "Verilog HDL assignment warning at RamReader.sv(31): truncated value with size 32 to match size of target (6)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RamReader.sv(37) " "Verilog HDL assignment warning at RamReader.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RamReader.sv(46) " "Verilog HDL assignment warning at RamReader.sv(46): truncated value with size 32 to match size of target (9)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RamReader.sv(47) " "Verilog HDL assignment warning at RamReader.sv(47): truncated value with size 32 to match size of target (9)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RamReader.sv(60) " "Verilog HDL assignment warning at RamReader.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RamReader.sv(61) " "Verilog HDL assignment warning at RamReader.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "../hw/VGA/RamReader.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397119 "|fpganes|VGA:vga|RamReader:rdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_gen VGA:vga\|vga_time_gen:tg " "Elaborating entity \"vga_time_gen\" for hierarchy \"VGA:vga\|vga_time_gen:tg\"" {  } { { "../hw/VGA/VGA.sv" "tg" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TimeGen.sv(16) " "Verilog HDL assignment warning at TimeGen.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "../hw/VGA/TimeGen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397131 "|fpganes|VGA:vga|vga_time_gen:tg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TimeGen.sv(17) " "Verilog HDL assignment warning at TimeGen.sv(17): truncated value with size 32 to match size of target (10)" {  } { { "../hw/VGA/TimeGen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397131 "|fpganes|VGA:vga|vga_time_gen:tg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllersWrapper ControllersWrapper:ctrls " "Elaborating entity \"ControllersWrapper\" for hierarchy \"ControllersWrapper:ctrls\"" {  } { { "fpganes.v" "ctrls" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397135 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpuram_rd_addr ControllersWrapper.sv(17) " "Output port \"cpuram_rd_addr\" at ControllersWrapper.sv(17) has no driver" {  } { { "../hw/Controller/ControllersWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726793397136 "|fpganes|ControllersWrapper:ctrls"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpuram_rd ControllersWrapper.sv(18) " "Output port \"cpuram_rd\" at ControllersWrapper.sv(18) has no driver" {  } { { "../hw/Controller/ControllersWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726793397136 "|fpganes|ControllersWrapper:ctrls"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writing ControllersWrapper.sv(20) " "Output port \"writing\" at ControllersWrapper.sv(20) has no driver" {  } { { "../hw/Controller/ControllersWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726793397136 "|fpganes|ControllersWrapper:ctrls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ControllersWrapper:ctrls\|Controller:ctrl1 " "Elaborating entity \"Controller\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\"" {  } { { "../hw/Controller/ControllersWrapper.sv" "ctrl1" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\"" {  } { { "../hw/Controller/Controller.sv" "spart0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPART_rx ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx " "Elaborating entity \"SPART_rx\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\"" {  } { { "../hw/Controller/spart.sv" "rx" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPART_rx.sv(82) " "Verilog HDL assignment warning at SPART_rx.sv(82): truncated value with size 32 to match size of target (5)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397152 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPART_rx.sv(96) " "Verilog HDL assignment warning at SPART_rx.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397152 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[0\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[0\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397153 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[1\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[1\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[2\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[2\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[3\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[3\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[4\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[4\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[5\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[5\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[6\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[6\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_buffer\[7\] SPART_rx.sv(115) " "Inferred latch for \"rx_buffer\[7\]\" at SPART_rx.sv(115)" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793397154 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPART_tx ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx " "Elaborating entity \"SPART_tx\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\"" {  } { { "../hw/Controller/spart.sv" "tx" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPART_tx.sv(51) " "Verilog HDL assignment warning at SPART_tx.sv(51): truncated value with size 32 to match size of target (5)" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397160 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPART_tx.sv(59) " "Verilog HDL assignment warning at SPART_tx.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397161 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPART_tx.sv(66) " "Verilog HDL assignment warning at SPART_tx.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "../hw/Controller/SPART_tx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397161 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|baud_rate_gen:baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|baud_rate_gen:baud\"" {  } { { "../hw/Controller/spart.sv" "baud" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 baud_rate_gen.sv(16) " "Verilog HDL assignment warning at baud_rate_gen.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "../hw/Controller/baud_rate_gen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/baud_rate_gen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397167 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_intf ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|bus_intf:bus " "Elaborating entity \"bus_intf\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|bus_intf:bus\"" {  } { { "../hw/Controller/spart.sv" "bus" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\"" {  } { { "../hw/Controller/Controller.sv" "driver0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793397178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 driver.sv(61) " "Verilog HDL assignment warning at driver.sv(61): truncated value with size 32 to match size of target (14)" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397179 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 driver.sv(66) " "Verilog HDL assignment warning at driver.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397179 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 driver.sv(70) " "Verilog HDL assignment warning at driver.sv(70): truncated value with size 32 to match size of target (14)" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397179 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 driver.sv(96) " "Verilog HDL assignment warning at driver.sv(96): truncated value with size 32 to match size of target (1)" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726793397180 "|fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726793397679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.19.20:49:59 Progress: Loading sld8a74ac65/alt_sld_fab_wrapper_hw.tcl " "2024.09.19.20:49:59 Progress: Loading sld8a74ac65/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793399762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793401615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793401764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793404621 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726793405327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8a74ac65/alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726793405826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793405826 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"TopModule:hdmi\|pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "../hw/pll/pll_25/pll_25_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v" 85 0 0 } } { "../hw/pll/pll_25.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v" 20 0 0 } } { "../hw/TopModule.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v" 77 0 0 } } { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 237 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793406648 "|fpganes|TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726793406648 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726793406648 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PPU:ppu\|PPU_palette_mem:pal_mem\|palette_mem " "RAM logic \"PPU:ppu\|PPU_palette_mem:pal_mem\|palette_mem\" is uninferred due to asynchronous read logic" {  } { { "../hw/PPU/PPU_palette_mem.sv" "palette_mem" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726793407339 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726793407339 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[7\]\" " "Converted tri-state node \"data\[7\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[6\]\" " "Converted tri-state node \"data\[6\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[5\]\" " "Converted tri-state node \"data\[5\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[4\]\" " "Converted tri-state node \"data\[4\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[3\]\" " "Converted tri-state node \"data\[3\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[2\]\" " "Converted tri-state node \"data\[2\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[1\]\" " "Converted tri-state node \"data\[1\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[0\]\" " "Converted tri-state node \"data\[0\]\" into a selector" {  } { { "db/altsyncram_svl1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf" 33 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[5\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[5\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[4\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[4\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[3\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[3\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[2\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[2\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[1\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[1\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[0\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[0\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[6\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[6\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[7\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_rx:rx\|rx_data\[7\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[5\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[5\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[4\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[4\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[3\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[3\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[2\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[2\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[1\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[1\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[0\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[0\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[6\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[6\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[7\] " "Converted tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_rx:rx\|rx_data\[7\]\" feeding internal logic into a wire" {  } { { "../hw/Controller/SPART_rx.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[7\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[7\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[6\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[6\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[5\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[5\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[4\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[4\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[3\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[3\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[2\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[2\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[1\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[1\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPUMemoryWrapper:ppumem\|q\[0\] " "Converted tri-state buffer \"PPUMemoryWrapper:ppumem\|q\[0\]\" feeding internal logic into a wire" {  } { { "../hw/Memory/PPUMemoryWrapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[7\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[7\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[6\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[6\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[5\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[5\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[4\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[4\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[3\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[3\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[2\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[2\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[1\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[1\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[0\] " "Converted tri-state buffer \"PPU:ppu\|PPU_palette_mem:pal_mem\|color_out\[0\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_palette_mem.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[13\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[13\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[12\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[12\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[11\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[11\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[10\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[10\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[9\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[9\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[8\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[8\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[7\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[7\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[6\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[6\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[5\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[5\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[4\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[4\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[3\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[3\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[2\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[2\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[1\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[1\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[0\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|vram_addr_out\[0\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_sprite.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[7\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[6\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[5\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[4\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[3\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[2\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[1\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[0\] " "Converted tri-state buffer \"PPU:ppu\|PPU_sprite:spr\|PPU_oam:OAM\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_oam.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[13\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[13\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[12\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[12\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[11\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[11\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[10\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[10\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[9\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[9\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[8\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[8\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[7\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[7\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[6\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[6\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[5\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[5\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[4\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[4\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[3\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[3\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[2\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[2\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[1\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[1\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PPU:ppu\|PPU_background:bg\|vram_addr_out\[0\] " "Converted tri-state buffer \"PPU:ppu\|PPU_background:bg\|vram_addr_out\[0\]\" feeding internal logic into a wire" {  } { { "../hw/PPU/PPU_background.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726793407363 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726793407363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726793420191 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726793420291 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1726793420291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1726793420291 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1726793420291 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[0\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[1\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[0\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[1\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[0\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[1\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[0\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[1\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[1\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[2\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[1\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[2\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[1\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[2\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[1\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[2\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[2\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[3\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[2\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[3\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[2\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[3\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[2\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[3\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[3\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[4\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[3\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[4\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[3\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[4\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[3\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[4\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[4\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[5\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[4\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[5\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[4\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[5\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[4\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[5\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[5\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[6\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[5\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[6\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[5\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[6\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[5\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[6\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[6\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[7\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[6\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[7\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[6\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[7\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[6\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[7\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[7\] ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[8\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl1\|driver:driver0\|databus\[7\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl1\|spart:spart0\|SPART_tx:tx\|tx_buffer\[8\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[7\] ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[8\] " "Converted the fan-out from the tri-state buffer \"ControllersWrapper:ctrls\|Controller:ctrl2\|driver:driver0\|databus\[7\]\" to the node \"ControllersWrapper:ctrls\|Controller:ctrl2\|spart:spart0\|SPART_tx:tx\|tx_buffer\[8\]\" into an OR gate" {  } { { "../hw/Controller/driver.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726793420308 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726793420308 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793423856 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793423856 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726793423856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[0\] GND " "Pin \"HDMI_TX_RGB\[0\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[1\] GND " "Pin \"HDMI_TX_RGB\[1\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[8\] GND " "Pin \"HDMI_TX_RGB\[8\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[9\] GND " "Pin \"HDMI_TX_RGB\[9\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[16\] GND " "Pin \"HDMI_TX_RGB\[16\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_RGB\[17\] GND " "Pin \"HDMI_TX_RGB\[17\]\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_RGB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS VCC " "Pin \"HDMI_TX_VS\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS VCC " "Pin \"HDMI_TX_HS\" is stuck at VCC" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_I2C_SCL GND " "Pin \"HDMI_I2C_SCL\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|HDMI_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "READY GND " "Pin \"READY\" is stuck at GND" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726793423857 "|fpganes|READY"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726793423857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793424116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "154 " "154 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726793430065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793430577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 3 0 0 " "Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726793431719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726793431719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "fpganes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726793432157 "|fpganes|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726793432157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7146 " "Implemented 7146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726793432169 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726793432169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "37 " "Implemented 37 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726793432169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6633 " "Implemented 6633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726793432169 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726793432169 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726793432169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726793432169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 373 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726793432220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 20:50:32 2024 " "Processing ended: Thu Sep 19 20:50:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726793432220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726793432220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726793432220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726793432220 ""}
