// Seed: 722611184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) begin
    if (id_4 && 1 && 1'b0 && 1) begin
      id_13 = 1'h0;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_8 = 1, id_9;
  wire id_10;
  assign id_8 = id_5;
  always force id_2 = id_1;
  module_0(
      id_7, id_3, id_10, id_10, id_6, id_3, id_10, id_10, id_10, id_10, id_10, id_3, id_3
  );
  always begin
    id_8 <= id_2;
    deassign id_3.id_2;
  end
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
