// Seed: 2428082128
program module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wor  id_2
);
  assign id_4 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    input tri id_3,
    output logic id_4,
    input supply1 id_5,
    id_8,
    output tri id_6
);
  initial begin : LABEL_0
    id_4 <= id_8;
    disable id_9;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  wire id_10;
endmodule
module module_2;
  assign id_1 = -1'b0;
  id_2(
      ({-1 <-> id_1 - id_1}), -1 + 1, -1, 1'b0, id_1, id_1
  );
  always id_1 <= 1;
  assign id_1 = -1;
endmodule
