
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000580                       # Number of seconds simulated
sim_ticks                                   579523000                       # Number of ticks simulated
final_tick                                  579523000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157812                       # Simulator instruction rate (inst/s)
host_op_rate                                   306911                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50629956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453296                       # Number of bytes of host memory used
host_seconds                                    11.45                       # Real time elapsed on the host
sim_insts                                     1806354                       # Number of instructions simulated
sim_ops                                       3512977                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             313664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4901                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         173273537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367971590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             541245127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    173273537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        173273537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        173273537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367971590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541245127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000412465250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1054                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 309568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  313728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     579521000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.258449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.570669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.803562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          272     27.04%     27.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          268     26.64%     53.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96      9.54%     63.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           71      7.06%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      5.67%     75.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      3.68%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.58%     82.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.29%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156     15.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1006                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.951613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.030526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    171.110876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             43     69.35%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     14.52%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.84%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     87.10%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.61%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      8.06%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 166205655.340685367584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367971590.428680181503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111540007.903051301837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1054                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58214500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110140000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14706559750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37079.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33055.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13953092.74                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     77660750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168354500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16055.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34805.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       534.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    541.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4072                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97300.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4448220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2341515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20598900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2766600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42585270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119896650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20177280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         43426740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              289554135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            499.642180                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            482399000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1975000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    167137000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     52545750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81434250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    262911000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2834580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1476255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13930140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2505600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             44238840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        96251340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23322720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         52738140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              268013055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.471817                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            477754000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3018000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    205936750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60741500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      86531000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    211075750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  209943                       # Number of BP lookups
system.cpu.branchPred.condPredicted            209943                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10779                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                78986                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24544                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                296                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           78986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              75314                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3672                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1543                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690922                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123589                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1872                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           126                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      215977                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           288                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       579523000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1159047                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             256943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2135302                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      209943                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              99858                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        807281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21828                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1536                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          104                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          647                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    215797                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1077729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.821939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.672971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   461987     42.87%     42.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7765      0.72%     43.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44100      4.09%     47.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39678      3.68%     51.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12207      1.13%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60119      5.58%     58.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14197      1.32%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31998      2.97%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   405678     37.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1077729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181134                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.842291                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234901                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                245301                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    570353                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16260                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10914                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4019768                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10914                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   245311                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  135888                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    574239                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105989                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3968869                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2892                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12892                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78500                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4557578                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8823467                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3925922                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2803533                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018181                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   539397                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65064                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695197                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              130940                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38581                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11490                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3881118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 284                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3762993                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3973                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          368424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       539707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            220                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1077729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.491595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.824949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              293175     27.20%     27.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54135      5.02%     32.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91594      8.50%     40.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91749      8.51%     49.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122241     11.34%     60.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115906     10.75%     71.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105406      9.78%     81.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               78691      7.30%     88.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124832     11.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1077729                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15020     11.66%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   122      0.09%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.01%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    13      0.01%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59413     46.14%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48683     37.81%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1194      0.93%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   677      0.53%     97.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3580      2.78%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9011      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1730790     46.00%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9077      0.24%     46.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1607      0.04%     46.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430121     11.43%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  735      0.02%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19662      0.52%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1993      0.05%     58.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297309      7.90%     66.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                957      0.03%     66.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.27%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8019      0.21%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.53%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247409      6.57%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99258      2.64%     87.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437332     11.62%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25645      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3762993                       # Type of FU issued
system.cpu.iq.rate                           3.246627                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      128773                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034221                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4526309                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2180254                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1676958                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4210152                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2069638                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2044743                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1720911                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2161844                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108006                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53387                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14172                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10914                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93514                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4326                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3881402                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1054                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695197                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               130940                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    601                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3360                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1848                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14420                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3740247                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                678766                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22746                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       802344                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   156302                       # Number of branches executed
system.cpu.iew.exec_stores                     123578                       # Number of stores executed
system.cpu.iew.exec_rate                     3.227002                       # Inst execution rate
system.cpu.iew.wb_sent                        3728907                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3721701                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2474022                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3881293                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.211001                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637422                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          368452                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10863                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1020559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.442209                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.160360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       304864     29.87%     29.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104764     10.27%     40.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        91331      8.95%     49.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48217      4.72%     53.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        98671      9.67%     63.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44890      4.40%     67.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56059      5.49%     73.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48692      4.77%     78.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       223071     21.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1020559                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806354                       # Number of instructions committed
system.cpu.commit.committedOps                3512977                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758578                       # Number of memory references committed
system.cpu.commit.loads                        641810                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139849                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930655                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543213     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208572      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3512977                       # Class of committed instruction
system.cpu.commit.bw_lim_events                223071                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4678917                       # The number of ROB reads
system.cpu.rob.rob_writes                     7821104                       # The number of ROB writes
system.cpu.timesIdled                             788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806354                       # Number of Instructions Simulated
system.cpu.committedOps                       3512977                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.641650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.641650                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.558482                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.558482                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3535811                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1432945                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2780940                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2019034                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    663521                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   804765                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1128565                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2232.833235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2232.833235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.136281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.136281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.203369                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396342                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       565500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          565500                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115748                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       681248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           681248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       681248                       # number of overall hits
system.cpu.dcache.overall_hits::total          681248                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14233                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1024                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15257                       # number of overall misses
system.cpu.dcache.overall_misses::total         15257                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    748060500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    748060500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67885000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67885000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    815945500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    815945500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    815945500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    815945500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       579733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       579733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       696505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       696505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       696505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       696505                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024551                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008769                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021905                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52558.174665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52558.174665                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66293.945312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66293.945312                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53480.074720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53480.074720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53480.074720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53480.074720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11082                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.262500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11920                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11920                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11925                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11925                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2313                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1019                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3332                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    215560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    215560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    215560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    215560500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64513.834847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64513.834847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65103.042198                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65103.042198                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64694.027611                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64694.027611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64694.027611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64694.027611                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.903384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               92766                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1057                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.763482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.903384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            433157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           433157                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       213526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          213526                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       213526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           213526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       213526                       # number of overall hits
system.cpu.icache.overall_hits::total          213526                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2268                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2268                       # number of overall misses
system.cpu.icache.overall_misses::total          2268                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146692997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146692997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146692997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146692997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146692997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146692997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       215794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215794                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010510                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010510                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64679.451940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64679.451940                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64679.451940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64679.451940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64679.451940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64679.451940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2606                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.560976                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1057                       # number of writebacks
system.cpu.icache.writebacks::total              1057                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1570                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1570                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108385997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108385997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108385997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108385997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108385997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108385997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007275                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007275                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69035.666879                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69035.666879                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69035.666879                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69035.666879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69035.666879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69035.666879                       # average overall mshr miss latency
system.cpu.icache.replacements                   1057                       # number of replacements
system.membus.snoop_filter.tot_requests          5959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    579523000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3882                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1057                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1019                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1019                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2313                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  381312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4902                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001836                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042813                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4893     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4902                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11075000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8303248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17569250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
