

================================================================
== Vivado HLS Report for 'flatten_F'
================================================================
* Date:           Thu Mar 19 11:02:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data_4816
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.867|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  243|  243|  243|  243|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- IFM_ROW  |  241|  241|         5|          3|          1|    80|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    268|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    231|    -|
|Register         |        -|      -|     108|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     108|    499|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_235_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln16_1_fu_333_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln16_2_fu_378_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln16_3_fu_413_p2     |     +    |      0|  0|  15|           9|           2|
    |add_ln16_4_fu_418_p2     |     +    |      0|  0|  15|           9|           2|
    |add_ln16_5_fu_448_p2     |     +    |      0|  0|  15|           9|           3|
    |add_ln16_fu_443_p2       |     +    |      0|  0|  15|           9|           3|
    |add_ln203_90_fu_295_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln203_91_fu_311_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln203_92_fu_322_p2   |     +    |      0|  0|  14|          10|           1|
    |add_ln203_93_fu_353_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln203_94_fu_363_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln203_95_fu_373_p2   |     +    |      0|  0|  14|          10|           3|
    |add_ln203_fu_285_p2      |     +    |      0|  0|   8|           8|           8|
    |ifm_fu_241_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_404_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln11_fu_229_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln12_fu_247_p2      |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_346_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln16_1_fu_253_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln16_2_fu_261_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_fu_339_p3    |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 268|         151|          90|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_ifm_0_phi_fu_199_p4           |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_176_p4  |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_222_p4             |   9|          2|    3|          6|
    |idx_0_reg_183                            |   9|          2|    9|         18|
    |idx_1_reg_206                            |   9|          2|    9|         18|
    |ifm_0_reg_195                            |   9|          2|    5|         10|
    |in_V_address0                            |  21|          4|    9|         36|
    |in_V_address1                            |  15|          3|    9|         27|
    |indvar_flatten_reg_172                   |   9|          2|    7|         14|
    |out_V_address0                           |  21|          4|    9|         36|
    |out_V_address1                           |  15|          3|    9|         27|
    |out_V_d0                                 |  21|          4|   48|        192|
    |out_V_d1                                 |  15|          3|   48|        144|
    |r_0_reg_218                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 231|         47|  183|        568|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln11_reg_467                 |   7|   0|    7|          0|
    |add_ln203_90_reg_488             |   8|   0|    8|          0|
    |add_ln203_91_reg_494             |  10|   0|   10|          0|
    |add_ln203_95_reg_534             |  10|   0|   10|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln11_reg_463                |   1|   0|    1|          0|
    |icmp_ln11_reg_463_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln12_reg_472                |   1|   0|    1|          0|
    |idx_0_reg_183                    |   9|   0|    9|          0|
    |idx_1_reg_206                    |   9|   0|    9|          0|
    |ifm_0_reg_195                    |   5|   0|    5|          0|
    |indvar_flatten_reg_172           |   7|   0|    7|          0|
    |r_0_reg_218                      |   3|   0|    3|          0|
    |r_reg_539                        |   3|   0|    3|          0|
    |select_ln11_reg_519              |   9|   0|    9|          0|
    |select_ln16_1_reg_478            |   3|   0|    3|          0|
    |select_ln16_2_reg_483            |   5|   0|    5|          0|
    |select_ln16_reg_511              |   9|   0|    9|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 108|   0|  108|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   flatten_F  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   flatten_F  | return value |
|in_V_address0   | out |    9|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   47|  ap_memory |     in_V     |     array    |
|in_V_address1   | out |    9|  ap_memory |     in_V     |     array    |
|in_V_ce1        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1         |  in |   47|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   48|  ap_memory |     out_V    |     array    |
|out_V_address1  | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1        | out |   48|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

