{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:06:20 2009 " "Info: Processing started: Fri Mar 13 16:06:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test1 EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"test1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 42 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 86 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_25mhz:inst\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/pll_25mhz_altpll.v" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/pll_25mhz_altpll.v" 86 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst2  " "Info: Automatically promoted node inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 464 200 264 512 "inst2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.247 ns register register " "Info: Estimated most critical path is register to register delay of 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\] 1 REG LAB_X24_Y4_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.552 ns) 0.846 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X24_Y4_N0 2 " "Info: 2: + IC(0.294 ns) + CELL(0.552 ns) = 0.846 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.919 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X24_Y4_N0 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 0.919 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.992 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X24_Y4_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 0.992 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.065 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X24_Y4_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.065 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.138 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X24_Y4_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.138 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.211 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X24_Y4_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.211 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.284 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X24_Y4_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.284 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.357 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita7~COUT 9 COMB LAB_X24_Y4_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.357 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.430 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita8~COUT 10 COMB LAB_X24_Y4_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.430 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.503 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita9~COUT 11 COMB LAB_X24_Y4_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.503 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.576 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita10~COUT 12 COMB LAB_X24_Y4_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.576 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.649 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita11~COUT 13 COMB LAB_X24_Y4_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.649 ns; Loc. = LAB_X24_Y4_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.722 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita12~COUT 14 COMB LAB_X24_Y3_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.722 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.795 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita13~COUT 15 COMB LAB_X24_Y3_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.795 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.868 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita14~COUT 16 COMB LAB_X24_Y3_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 1.868 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.941 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita15~COUT 17 COMB LAB_X24_Y3_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 1.941 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.014 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita16~COUT 18 COMB LAB_X24_Y3_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.014 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.087 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita17~COUT 19 COMB LAB_X24_Y3_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.087 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 116 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.160 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita18~COUT 20 COMB LAB_X24_Y3_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.160 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.233 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita19~COUT 21 COMB LAB_X24_Y3_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.233 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.306 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita20~COUT 22 COMB LAB_X24_Y3_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.306 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.379 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita21~COUT 23 COMB LAB_X24_Y3_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.379 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.452 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita22~COUT 24 COMB LAB_X24_Y3_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.452 ns; Loc. = LAB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.525 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita23~COUT 25 COMB LAB_X24_Y3_N0 1 " "Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.525 ns; Loc. = LAB_X24_Y3_N0; Fanout = 1; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 146 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 3.132 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24 26 COMB LAB_X24_Y3_N0 1 " "Info: 26: + IC(0.000 ns) + CELL(0.607 ns) = 3.132 ns; Loc. = LAB_X24_Y3_N0; Fanout = 1; COMB Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_comb_bita24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 151 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.247 ns counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\] 27 REG LAB_X24_Y3_N0 9 " "Info: 27: + IC(0.000 ns) + CELL(0.115 ns) = 3.247 ns; Loc. = LAB_X24_Y3_N0; Fanout = 9; REG Node = 'counter_high:inst1\|lpm_counter:lpm_counter_component\|cntr_kph:auto_generated\|counter_reg_bit\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } } { "db/cntr_kph.tdf" "" { Text "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/db/cntr_kph.tdf" 156 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.953 ns ( 90.95 % ) " "Info: Total cell delay = 2.953 ns ( 90.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.294 ns ( 9.05 % ) " "Info: Total interconnect delay = 0.294 ns ( 9.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0] counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24 counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 " "Warning: Following 11 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 24 " "Info: Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 25 " "Info: Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 46 " "Info: Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 49 " "Info: Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 91 " "Info: Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 90 " "Info: Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 89 " "Info: Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 88 " "Info: Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sw[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 616 -56 112 632 "sw\[7..0\]" "" } { 560 376 440 576 "sw\[0\]" "" } { 608 376 440 624 "sw\[1\]" "" } { 656 376 440 672 "sw\[2\]" "" } { 704 376 440 720 "sw\[3\]" "" } { 752 376 440 768 "sw\[4\]" "" } { 800 376 440 816 "sw\[5\]" "" } { 848 376 440 864 "sw\[6\]" "" } { 896 376 440 912 "sw\[7\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pbb 3.3-V LVCMOS 51 " "Info: Pin pbb uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pbb } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pbb" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 496 -56 112 512 "pbb" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pbb } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pba 3.3-V LVCMOS 34 " "Info: Pin pba uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { pba } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pba" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 456 -56 112 472 "pba" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pba } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25mhz 3.3-V LVCMOS 22 " "Info: Pin clk_25mhz uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { clk_25mhz } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } } { "test1.bdf" "" { Schematic "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.bdf" { { 304 -56 112 320 "clk_25mhz" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.fit.smsg " "Info: Generated suppressed messages file F:/HDD/design/CycloneIII_Eval_Brd_rev2/tests/work/test/test1/test1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:06:27 2009 " "Info: Processing ended: Fri Mar 13 16:06:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
