#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x556c890e6cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556c890e6e80 .scope module, "uart" "uart" 3 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S_AXI_ACLK";
    .port_info 1 /INPUT 1 "S_AXI_ARESETN";
    .port_info 2 /INPUT 4 "S_AXI_AWADDR";
    .port_info 3 /INPUT 1 "S_AXI_AWVALID";
    .port_info 4 /OUTPUT 1 "S_AXI_AWREADY";
    .port_info 5 /INPUT 32 "S_AXI_WDATA";
    .port_info 6 /INPUT 4 "S_AXI_WSTRB";
    .port_info 7 /INPUT 1 "S_AXI_WVALID";
    .port_info 8 /OUTPUT 1 "S_AXI_WREADY";
    .port_info 9 /OUTPUT 2 "S_AXI_BRESP";
    .port_info 10 /OUTPUT 1 "S_AXI_BVALID";
    .port_info 11 /INPUT 1 "S_AXI_BREADY";
    .port_info 12 /INPUT 4 "S_AXI_ARADDR";
    .port_info 13 /INPUT 1 "S_AXI_ARVALID";
    .port_info 14 /OUTPUT 1 "S_AXI_ARREADY";
    .port_info 15 /OUTPUT 32 "S_AXI_RDATA";
    .port_info 16 /OUTPUT 2 "S_AXI_RRESP";
    .port_info 17 /OUTPUT 1 "S_AXI_RVALID";
    .port_info 18 /INPUT 1 "S_AXI_RREADY";
    .port_info 19 /INPUT 1 "UART_RX";
P_0x556c890e7010 .param/l "CLK_FREQ" 0 3 12, +C4<00000101111101011110000100000000>;
P_0x556c890e7050 .param/l "C_S_AXI_ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x556c890e7090 .param/l "C_S_AXI_DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
P_0x556c890e70d0 .param/l "FIFO_DEPTH" 0 3 14, +C4<00000000000000000000000000010000>;
P_0x556c890e7110 .param/l "UART_DATA_WIDTH" 0 3 13, +C4<00000000000000000000000000001000>;
L_0x556c89140900 .functor AND 1, v0x556c891404f0_0, L_0x556c89140830, C4<1>, C4<1>;
L_0x556c891409d0 .functor BUFZ 1, v0x556c8913ffb0_0, C4<0>, C4<0>, C4<0>;
o0x7f83f63ac018 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c89112800_0 .net "S_AXI_ACLK", 0 0, o0x7f83f63ac018;  0 drivers
o0x7f83f63ac048 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556c8913edd0_0 .net "S_AXI_ARADDR", 3 0, o0x7f83f63ac048;  0 drivers
o0x7f83f63ac078 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913eeb0_0 .net "S_AXI_ARESETN", 0 0, o0x7f83f63ac078;  0 drivers
v0x556c8913ef80_0 .var "S_AXI_ARREADY", 0 0;
o0x7f83f63ac0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913f040_0 .net "S_AXI_ARVALID", 0 0, o0x7f83f63ac0d8;  0 drivers
o0x7f83f63ac108 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556c8913f100_0 .net "S_AXI_AWADDR", 3 0, o0x7f83f63ac108;  0 drivers
v0x556c8913f1e0_0 .var "S_AXI_AWREADY", 0 0;
o0x7f83f63ac168 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913f2a0_0 .net "S_AXI_AWVALID", 0 0, o0x7f83f63ac168;  0 drivers
o0x7f83f63ac198 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913f360_0 .net "S_AXI_BREADY", 0 0, o0x7f83f63ac198;  0 drivers
v0x556c8913f420_0 .var "S_AXI_BRESP", 1 0;
v0x556c8913f500_0 .var "S_AXI_BVALID", 0 0;
v0x556c8913f5c0_0 .var "S_AXI_RDATA", 31 0;
o0x7f83f63ac258 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913f6a0_0 .net "S_AXI_RREADY", 0 0, o0x7f83f63ac258;  0 drivers
v0x556c8913f760_0 .var "S_AXI_RRESP", 1 0;
v0x556c8913f840_0 .var "S_AXI_RVALID", 0 0;
o0x7f83f63ac2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556c8913f900_0 .net "S_AXI_WDATA", 31 0, o0x7f83f63ac2e8;  0 drivers
v0x556c8913f9e0_0 .var "S_AXI_WREADY", 0 0;
o0x7f83f63ac348 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556c8913fbb0_0 .net "S_AXI_WSTRB", 3 0, o0x7f83f63ac348;  0 drivers
o0x7f83f63ac378 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913fc90_0 .net "S_AXI_WVALID", 0 0, o0x7f83f63ac378;  0 drivers
o0x7f83f63ac3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556c8913fd50_0 .net "UART_RX", 0 0, o0x7f83f63ac3a8;  0 drivers
v0x556c8913fe10_0 .net *"_ivl_1", 0 0, L_0x556c89140830;  1 drivers
v0x556c8913fed0_0 .var "baud_rate", 31 0;
v0x556c8913ffb0_0 .var "clear_data_ready", 0 0;
v0x556c89140070_0 .var "data_ready", 0 0;
v0x556c89140130_0 .var "fifo_empty", 0 0;
v0x556c891401f0_0 .var "fifo_full", 0 0;
v0x556c891402b0_0 .net "fifo_re", 0 0, L_0x556c891409d0;  1 drivers
v0x556c89140370_0 .net "fifo_we", 0 0, L_0x556c89140900;  1 drivers
v0x556c89140430_0 .var "overrun_error", 0 0;
v0x556c891404f0_0 .var "uart_rx_done", 0 0;
E_0x556c89124ef0 .event posedge, v0x556c89112800_0;
L_0x556c89140830 .reduce/nor v0x556c891401f0_0;
    .scope S_0x556c890e6e80;
T_0 ;
    %wait E_0x556c89124ef0;
    %load/vec4 v0x556c8913eeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 9600, 0, 32;
    %assign/vec4 v0x556c8913fed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c89140070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c89140430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556c89140370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x556c89140130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c89140430_0, 0;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556c89140070_0, 0;
T_0.2 ;
    %load/vec4 v0x556c891402b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x556c89140130_0;
    %nor/r;
    %assign/vec4 v0x556c89140070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c89140430_0, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/home/imp/work/uart/src/uart.sv";
