CORE
main.sv
--module main --bdd
^EXIT=10$
^SIGNAL=0$
^\[Verilog::main.property.my_prop1\] always main.counter <= 10: SUCCESS$
^\[Verilog::main.property.my_prop2\] always main.counter < 10: FAILURE$
--
