// Generated by CIRCT firtool-1.76.0
module FTQ(
  input         clock,
                reset,
                io_flush,
                io_FU_outputs_0_valid,
                io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_predictions_ready,
  input         io_predictions_valid,
                io_predictions_bits_valid,
  input  [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  input  [5:0]  io_predictions_bits_ROB_index,
  input         io_predictions_bits_T_NT,
  input  [2:0]  io_predictions_bits_br_type,
  input  [1:0]  io_predictions_bits_dominant_index,
  input  [31:0] io_predictions_bits_resolved_PC,
  input  [5:0]  io_ROB_index,
  input         io_commit_valid,
  input  [5:0]  io_commit_bits_ROB_index,
  output        io_FTQ_valid,
  output [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  output        io_FTQ_T_NT,
  output [2:0]  io_FTQ_br_type,
  output [1:0]  io_FTQ_dominant_index,
  output [31:0] io_FTQ_resolved_PC,
  output [3:0]  io_FTQ_index
);

  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  reg               FTQ_0_valid;
  reg  [31:0]       FTQ_0_fetch_PC;
  reg  [31:0]       FTQ_0_predicted_PC;
  reg  [5:0]        FTQ_0_ROB_index;
  reg               FTQ_0_T_NT;
  reg  [2:0]        FTQ_0_br_type;
  reg  [1:0]        FTQ_0_dominant_index;
  reg  [31:0]       FTQ_0_resolved_PC;
  reg               FTQ_1_valid;
  reg  [31:0]       FTQ_1_fetch_PC;
  reg  [31:0]       FTQ_1_predicted_PC;
  reg  [5:0]        FTQ_1_ROB_index;
  reg               FTQ_1_T_NT;
  reg  [2:0]        FTQ_1_br_type;
  reg  [1:0]        FTQ_1_dominant_index;
  reg  [31:0]       FTQ_1_resolved_PC;
  reg               FTQ_2_valid;
  reg  [31:0]       FTQ_2_fetch_PC;
  reg  [31:0]       FTQ_2_predicted_PC;
  reg  [5:0]        FTQ_2_ROB_index;
  reg               FTQ_2_T_NT;
  reg  [2:0]        FTQ_2_br_type;
  reg  [1:0]        FTQ_2_dominant_index;
  reg  [31:0]       FTQ_2_resolved_PC;
  reg               FTQ_3_valid;
  reg  [31:0]       FTQ_3_fetch_PC;
  reg  [31:0]       FTQ_3_predicted_PC;
  reg  [5:0]        FTQ_3_ROB_index;
  reg               FTQ_3_T_NT;
  reg  [2:0]        FTQ_3_br_type;
  reg  [1:0]        FTQ_3_dominant_index;
  reg  [31:0]       FTQ_3_resolved_PC;
  reg               FTQ_4_valid;
  reg  [31:0]       FTQ_4_fetch_PC;
  reg  [31:0]       FTQ_4_predicted_PC;
  reg  [5:0]        FTQ_4_ROB_index;
  reg               FTQ_4_T_NT;
  reg  [2:0]        FTQ_4_br_type;
  reg  [1:0]        FTQ_4_dominant_index;
  reg  [31:0]       FTQ_4_resolved_PC;
  reg               FTQ_5_valid;
  reg  [31:0]       FTQ_5_fetch_PC;
  reg  [31:0]       FTQ_5_predicted_PC;
  reg  [5:0]        FTQ_5_ROB_index;
  reg               FTQ_5_T_NT;
  reg  [2:0]        FTQ_5_br_type;
  reg  [1:0]        FTQ_5_dominant_index;
  reg  [31:0]       FTQ_5_resolved_PC;
  reg               FTQ_6_valid;
  reg  [31:0]       FTQ_6_fetch_PC;
  reg  [31:0]       FTQ_6_predicted_PC;
  reg  [5:0]        FTQ_6_ROB_index;
  reg               FTQ_6_T_NT;
  reg  [2:0]        FTQ_6_br_type;
  reg  [1:0]        FTQ_6_dominant_index;
  reg  [31:0]       FTQ_6_resolved_PC;
  reg               FTQ_7_valid;
  reg  [31:0]       FTQ_7_fetch_PC;
  reg  [31:0]       FTQ_7_predicted_PC;
  reg  [5:0]        FTQ_7_ROB_index;
  reg               FTQ_7_T_NT;
  reg  [2:0]        FTQ_7_br_type;
  reg  [1:0]        FTQ_7_dominant_index;
  reg  [31:0]       FTQ_7_resolved_PC;
  reg               FTQ_8_valid;
  reg  [31:0]       FTQ_8_fetch_PC;
  reg  [31:0]       FTQ_8_predicted_PC;
  reg  [5:0]        FTQ_8_ROB_index;
  reg               FTQ_8_T_NT;
  reg  [2:0]        FTQ_8_br_type;
  reg  [1:0]        FTQ_8_dominant_index;
  reg  [31:0]       FTQ_8_resolved_PC;
  reg               FTQ_9_valid;
  reg  [31:0]       FTQ_9_fetch_PC;
  reg  [31:0]       FTQ_9_predicted_PC;
  reg  [5:0]        FTQ_9_ROB_index;
  reg               FTQ_9_T_NT;
  reg  [2:0]        FTQ_9_br_type;
  reg  [1:0]        FTQ_9_dominant_index;
  reg  [31:0]       FTQ_9_resolved_PC;
  reg               FTQ_10_valid;
  reg  [31:0]       FTQ_10_fetch_PC;
  reg  [31:0]       FTQ_10_predicted_PC;
  reg  [5:0]        FTQ_10_ROB_index;
  reg               FTQ_10_T_NT;
  reg  [2:0]        FTQ_10_br_type;
  reg  [1:0]        FTQ_10_dominant_index;
  reg  [31:0]       FTQ_10_resolved_PC;
  reg               FTQ_11_valid;
  reg  [31:0]       FTQ_11_fetch_PC;
  reg  [31:0]       FTQ_11_predicted_PC;
  reg  [5:0]        FTQ_11_ROB_index;
  reg               FTQ_11_T_NT;
  reg  [2:0]        FTQ_11_br_type;
  reg  [1:0]        FTQ_11_dominant_index;
  reg  [31:0]       FTQ_11_resolved_PC;
  reg               FTQ_12_valid;
  reg  [31:0]       FTQ_12_fetch_PC;
  reg  [31:0]       FTQ_12_predicted_PC;
  reg  [5:0]        FTQ_12_ROB_index;
  reg               FTQ_12_T_NT;
  reg  [2:0]        FTQ_12_br_type;
  reg  [1:0]        FTQ_12_dominant_index;
  reg  [31:0]       FTQ_12_resolved_PC;
  reg               FTQ_13_valid;
  reg  [31:0]       FTQ_13_fetch_PC;
  reg  [31:0]       FTQ_13_predicted_PC;
  reg  [5:0]        FTQ_13_ROB_index;
  reg               FTQ_13_T_NT;
  reg  [2:0]        FTQ_13_br_type;
  reg  [1:0]        FTQ_13_dominant_index;
  reg  [31:0]       FTQ_13_resolved_PC;
  reg               FTQ_14_valid;
  reg  [31:0]       FTQ_14_fetch_PC;
  reg  [31:0]       FTQ_14_predicted_PC;
  reg  [5:0]        FTQ_14_ROB_index;
  reg               FTQ_14_T_NT;
  reg  [2:0]        FTQ_14_br_type;
  reg  [1:0]        FTQ_14_dominant_index;
  reg  [31:0]       FTQ_14_resolved_PC;
  reg               FTQ_15_valid;
  reg  [31:0]       FTQ_15_fetch_PC;
  reg  [31:0]       FTQ_15_predicted_PC;
  reg  [5:0]        FTQ_15_ROB_index;
  reg               FTQ_15_T_NT;
  reg  [2:0]        FTQ_15_br_type;
  reg  [1:0]        FTQ_15_dominant_index;
  reg  [31:0]       FTQ_15_resolved_PC;
  wire [15:0][1:0]  _GEN =
    {{FTQ_15_dominant_index},
     {FTQ_14_dominant_index},
     {FTQ_13_dominant_index},
     {FTQ_12_dominant_index},
     {FTQ_11_dominant_index},
     {FTQ_10_dominant_index},
     {FTQ_9_dominant_index},
     {FTQ_8_dominant_index},
     {FTQ_7_dominant_index},
     {FTQ_6_dominant_index},
     {FTQ_5_dominant_index},
     {FTQ_4_dominant_index},
     {FTQ_3_dominant_index},
     {FTQ_2_dominant_index},
     {FTQ_1_dominant_index},
     {FTQ_0_dominant_index}};
  wire [15:0]       _GEN_0 =
    {{FTQ_15_valid},
     {FTQ_14_valid},
     {FTQ_13_valid},
     {FTQ_12_valid},
     {FTQ_11_valid},
     {FTQ_10_valid},
     {FTQ_9_valid},
     {FTQ_8_valid},
     {FTQ_7_valid},
     {FTQ_6_valid},
     {FTQ_5_valid},
     {FTQ_4_valid},
     {FTQ_3_valid},
     {FTQ_2_valid},
     {FTQ_1_valid},
     {FTQ_0_valid}};
  wire [15:0][31:0] _GEN_1 =
    {{FTQ_15_fetch_PC},
     {FTQ_14_fetch_PC},
     {FTQ_13_fetch_PC},
     {FTQ_12_fetch_PC},
     {FTQ_11_fetch_PC},
     {FTQ_10_fetch_PC},
     {FTQ_9_fetch_PC},
     {FTQ_8_fetch_PC},
     {FTQ_7_fetch_PC},
     {FTQ_6_fetch_PC},
     {FTQ_5_fetch_PC},
     {FTQ_4_fetch_PC},
     {FTQ_3_fetch_PC},
     {FTQ_2_fetch_PC},
     {FTQ_1_fetch_PC},
     {FTQ_0_fetch_PC}};
  wire [15:0][31:0] _GEN_2 =
    {{FTQ_15_predicted_PC},
     {FTQ_14_predicted_PC},
     {FTQ_13_predicted_PC},
     {FTQ_12_predicted_PC},
     {FTQ_11_predicted_PC},
     {FTQ_10_predicted_PC},
     {FTQ_9_predicted_PC},
     {FTQ_8_predicted_PC},
     {FTQ_7_predicted_PC},
     {FTQ_6_predicted_PC},
     {FTQ_5_predicted_PC},
     {FTQ_4_predicted_PC},
     {FTQ_3_predicted_PC},
     {FTQ_2_predicted_PC},
     {FTQ_1_predicted_PC},
     {FTQ_0_predicted_PC}};
  wire [15:0][5:0]  _GEN_3 =
    {{FTQ_15_ROB_index},
     {FTQ_14_ROB_index},
     {FTQ_13_ROB_index},
     {FTQ_12_ROB_index},
     {FTQ_11_ROB_index},
     {FTQ_10_ROB_index},
     {FTQ_9_ROB_index},
     {FTQ_8_ROB_index},
     {FTQ_7_ROB_index},
     {FTQ_6_ROB_index},
     {FTQ_5_ROB_index},
     {FTQ_4_ROB_index},
     {FTQ_3_ROB_index},
     {FTQ_2_ROB_index},
     {FTQ_1_ROB_index},
     {FTQ_0_ROB_index}};
  wire [15:0]       _GEN_4 =
    {{FTQ_15_T_NT},
     {FTQ_14_T_NT},
     {FTQ_13_T_NT},
     {FTQ_12_T_NT},
     {FTQ_11_T_NT},
     {FTQ_10_T_NT},
     {FTQ_9_T_NT},
     {FTQ_8_T_NT},
     {FTQ_7_T_NT},
     {FTQ_6_T_NT},
     {FTQ_5_T_NT},
     {FTQ_4_T_NT},
     {FTQ_3_T_NT},
     {FTQ_2_T_NT},
     {FTQ_1_T_NT},
     {FTQ_0_T_NT}};
  wire [15:0][2:0]  _GEN_5 =
    {{FTQ_15_br_type},
     {FTQ_14_br_type},
     {FTQ_13_br_type},
     {FTQ_12_br_type},
     {FTQ_11_br_type},
     {FTQ_10_br_type},
     {FTQ_9_br_type},
     {FTQ_8_br_type},
     {FTQ_7_br_type},
     {FTQ_6_br_type},
     {FTQ_5_br_type},
     {FTQ_4_br_type},
     {FTQ_3_br_type},
     {FTQ_2_br_type},
     {FTQ_1_br_type},
     {FTQ_0_br_type}};
  wire [15:0][31:0] _GEN_6 =
    {{FTQ_15_resolved_PC},
     {FTQ_14_resolved_PC},
     {FTQ_13_resolved_PC},
     {FTQ_12_resolved_PC},
     {FTQ_11_resolved_PC},
     {FTQ_10_resolved_PC},
     {FTQ_9_resolved_PC},
     {FTQ_8_resolved_PC},
     {FTQ_7_resolved_PC},
     {FTQ_6_resolved_PC},
     {FTQ_5_resolved_PC},
     {FTQ_4_resolved_PC},
     {FTQ_3_resolved_PC},
     {FTQ_2_resolved_PC},
     {FTQ_1_resolved_PC},
     {FTQ_0_resolved_PC}};
  wire              dq =
    _GEN_0[front_index] & io_commit_valid
    & _GEN_3[front_index] == io_commit_bits_ROB_index;
  wire              full =
    front_pointer[4] != back_pointer[4] & front_index == back_index;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
      FTQ_0_valid <= 1'h0;
      FTQ_0_fetch_PC <= 32'h0;
      FTQ_0_predicted_PC <= 32'h0;
      FTQ_0_ROB_index <= 6'h0;
      FTQ_0_T_NT <= 1'h0;
      FTQ_0_br_type <= 3'h0;
      FTQ_0_dominant_index <= 2'h0;
      FTQ_0_resolved_PC <= 32'h0;
      FTQ_1_valid <= 1'h0;
      FTQ_1_fetch_PC <= 32'h0;
      FTQ_1_predicted_PC <= 32'h0;
      FTQ_1_ROB_index <= 6'h0;
      FTQ_1_T_NT <= 1'h0;
      FTQ_1_br_type <= 3'h0;
      FTQ_1_dominant_index <= 2'h0;
      FTQ_1_resolved_PC <= 32'h0;
      FTQ_2_valid <= 1'h0;
      FTQ_2_fetch_PC <= 32'h0;
      FTQ_2_predicted_PC <= 32'h0;
      FTQ_2_ROB_index <= 6'h0;
      FTQ_2_T_NT <= 1'h0;
      FTQ_2_br_type <= 3'h0;
      FTQ_2_dominant_index <= 2'h0;
      FTQ_2_resolved_PC <= 32'h0;
      FTQ_3_valid <= 1'h0;
      FTQ_3_fetch_PC <= 32'h0;
      FTQ_3_predicted_PC <= 32'h0;
      FTQ_3_ROB_index <= 6'h0;
      FTQ_3_T_NT <= 1'h0;
      FTQ_3_br_type <= 3'h0;
      FTQ_3_dominant_index <= 2'h0;
      FTQ_3_resolved_PC <= 32'h0;
      FTQ_4_valid <= 1'h0;
      FTQ_4_fetch_PC <= 32'h0;
      FTQ_4_predicted_PC <= 32'h0;
      FTQ_4_ROB_index <= 6'h0;
      FTQ_4_T_NT <= 1'h0;
      FTQ_4_br_type <= 3'h0;
      FTQ_4_dominant_index <= 2'h0;
      FTQ_4_resolved_PC <= 32'h0;
      FTQ_5_valid <= 1'h0;
      FTQ_5_fetch_PC <= 32'h0;
      FTQ_5_predicted_PC <= 32'h0;
      FTQ_5_ROB_index <= 6'h0;
      FTQ_5_T_NT <= 1'h0;
      FTQ_5_br_type <= 3'h0;
      FTQ_5_dominant_index <= 2'h0;
      FTQ_5_resolved_PC <= 32'h0;
      FTQ_6_valid <= 1'h0;
      FTQ_6_fetch_PC <= 32'h0;
      FTQ_6_predicted_PC <= 32'h0;
      FTQ_6_ROB_index <= 6'h0;
      FTQ_6_T_NT <= 1'h0;
      FTQ_6_br_type <= 3'h0;
      FTQ_6_dominant_index <= 2'h0;
      FTQ_6_resolved_PC <= 32'h0;
      FTQ_7_valid <= 1'h0;
      FTQ_7_fetch_PC <= 32'h0;
      FTQ_7_predicted_PC <= 32'h0;
      FTQ_7_ROB_index <= 6'h0;
      FTQ_7_T_NT <= 1'h0;
      FTQ_7_br_type <= 3'h0;
      FTQ_7_dominant_index <= 2'h0;
      FTQ_7_resolved_PC <= 32'h0;
      FTQ_8_valid <= 1'h0;
      FTQ_8_fetch_PC <= 32'h0;
      FTQ_8_predicted_PC <= 32'h0;
      FTQ_8_ROB_index <= 6'h0;
      FTQ_8_T_NT <= 1'h0;
      FTQ_8_br_type <= 3'h0;
      FTQ_8_dominant_index <= 2'h0;
      FTQ_8_resolved_PC <= 32'h0;
      FTQ_9_valid <= 1'h0;
      FTQ_9_fetch_PC <= 32'h0;
      FTQ_9_predicted_PC <= 32'h0;
      FTQ_9_ROB_index <= 6'h0;
      FTQ_9_T_NT <= 1'h0;
      FTQ_9_br_type <= 3'h0;
      FTQ_9_dominant_index <= 2'h0;
      FTQ_9_resolved_PC <= 32'h0;
      FTQ_10_valid <= 1'h0;
      FTQ_10_fetch_PC <= 32'h0;
      FTQ_10_predicted_PC <= 32'h0;
      FTQ_10_ROB_index <= 6'h0;
      FTQ_10_T_NT <= 1'h0;
      FTQ_10_br_type <= 3'h0;
      FTQ_10_dominant_index <= 2'h0;
      FTQ_10_resolved_PC <= 32'h0;
      FTQ_11_valid <= 1'h0;
      FTQ_11_fetch_PC <= 32'h0;
      FTQ_11_predicted_PC <= 32'h0;
      FTQ_11_ROB_index <= 6'h0;
      FTQ_11_T_NT <= 1'h0;
      FTQ_11_br_type <= 3'h0;
      FTQ_11_dominant_index <= 2'h0;
      FTQ_11_resolved_PC <= 32'h0;
      FTQ_12_valid <= 1'h0;
      FTQ_12_fetch_PC <= 32'h0;
      FTQ_12_predicted_PC <= 32'h0;
      FTQ_12_ROB_index <= 6'h0;
      FTQ_12_T_NT <= 1'h0;
      FTQ_12_br_type <= 3'h0;
      FTQ_12_dominant_index <= 2'h0;
      FTQ_12_resolved_PC <= 32'h0;
      FTQ_13_valid <= 1'h0;
      FTQ_13_fetch_PC <= 32'h0;
      FTQ_13_predicted_PC <= 32'h0;
      FTQ_13_ROB_index <= 6'h0;
      FTQ_13_T_NT <= 1'h0;
      FTQ_13_br_type <= 3'h0;
      FTQ_13_dominant_index <= 2'h0;
      FTQ_13_resolved_PC <= 32'h0;
      FTQ_14_valid <= 1'h0;
      FTQ_14_fetch_PC <= 32'h0;
      FTQ_14_predicted_PC <= 32'h0;
      FTQ_14_ROB_index <= 6'h0;
      FTQ_14_T_NT <= 1'h0;
      FTQ_14_br_type <= 3'h0;
      FTQ_14_dominant_index <= 2'h0;
      FTQ_14_resolved_PC <= 32'h0;
      FTQ_15_valid <= 1'h0;
      FTQ_15_fetch_PC <= 32'h0;
      FTQ_15_predicted_PC <= 32'h0;
      FTQ_15_ROB_index <= 6'h0;
      FTQ_15_T_NT <= 1'h0;
      FTQ_15_br_type <= 3'h0;
      FTQ_15_dominant_index <= 2'h0;
      FTQ_15_resolved_PC <= 32'h0;
    end
    else begin
      automatic logic _GEN_7;
      automatic logic _GEN_8;
      automatic logic _GEN_9;
      automatic logic _GEN_10;
      automatic logic _GEN_11;
      automatic logic _GEN_12;
      automatic logic _GEN_13;
      automatic logic _GEN_14;
      automatic logic _GEN_15;
      automatic logic _GEN_16;
      automatic logic _GEN_17;
      automatic logic _GEN_18;
      automatic logic _GEN_19;
      automatic logic _GEN_20;
      automatic logic _GEN_21;
      automatic logic _GEN_22;
      automatic logic _GEN_23;
      automatic logic _GEN_24;
      automatic logic _GEN_25;
      automatic logic _GEN_26;
      automatic logic _GEN_27;
      automatic logic _GEN_28;
      automatic logic _GEN_29;
      automatic logic _GEN_30;
      automatic logic _GEN_31;
      automatic logic _GEN_32;
      automatic logic _GEN_33;
      automatic logic _GEN_34;
      automatic logic _GEN_35;
      automatic logic _GEN_36;
      automatic logic _GEN_37;
      automatic logic _GEN_38;
      automatic logic _GEN_39 =
        io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= _GEN[io_FU_outputs_0_bits_FTQ_index]
        & io_FU_outputs_0_bits_branch_taken;
      automatic logic _GEN_40;
      automatic logic _GEN_41;
      automatic logic _GEN_42;
      automatic logic _GEN_43;
      automatic logic _GEN_44;
      automatic logic _GEN_45;
      automatic logic _GEN_46;
      automatic logic _GEN_47;
      automatic logic _GEN_48;
      automatic logic _GEN_49;
      automatic logic _GEN_50;
      automatic logic _GEN_51;
      automatic logic _GEN_52;
      automatic logic _GEN_53;
      automatic logic _GEN_54;
      automatic logic _GEN_55;
      automatic logic _GEN_56 = io_flush | dq & front_index == 4'h0;
      automatic logic _GEN_57 = io_flush | dq & front_index == 4'h1;
      automatic logic _GEN_58 = io_flush | dq & front_index == 4'h2;
      automatic logic _GEN_59 = io_flush | dq & front_index == 4'h3;
      automatic logic _GEN_60 = io_flush | dq & front_index == 4'h4;
      automatic logic _GEN_61 = io_flush | dq & front_index == 4'h5;
      automatic logic _GEN_62 = io_flush | dq & front_index == 4'h6;
      automatic logic _GEN_63 = io_flush | dq & front_index == 4'h7;
      automatic logic _GEN_64 = io_flush | dq & front_index == 4'h8;
      automatic logic _GEN_65 = io_flush | dq & front_index == 4'h9;
      automatic logic _GEN_66 = io_flush | dq & front_index == 4'hA;
      automatic logic _GEN_67 = io_flush | dq & front_index == 4'hB;
      automatic logic _GEN_68 = io_flush | dq & front_index == 4'hC;
      automatic logic _GEN_69 = io_flush | dq & front_index == 4'hD;
      automatic logic _GEN_70 = io_flush | dq & front_index == 4'hE;
      automatic logic _GEN_71 = io_flush | dq & (&front_index);
      _GEN_7 = io_predictions_valid & ~full;
      _GEN_8 = back_index == 4'h0;
      _GEN_9 = _GEN_7 & _GEN_8;
      _GEN_10 = back_index == 4'h1;
      _GEN_11 = _GEN_7 & _GEN_10;
      _GEN_12 = back_index == 4'h2;
      _GEN_13 = _GEN_7 & _GEN_12;
      _GEN_14 = back_index == 4'h3;
      _GEN_15 = _GEN_7 & _GEN_14;
      _GEN_16 = back_index == 4'h4;
      _GEN_17 = _GEN_7 & _GEN_16;
      _GEN_18 = back_index == 4'h5;
      _GEN_19 = _GEN_7 & _GEN_18;
      _GEN_20 = back_index == 4'h6;
      _GEN_21 = _GEN_7 & _GEN_20;
      _GEN_22 = back_index == 4'h7;
      _GEN_23 = _GEN_7 & _GEN_22;
      _GEN_24 = back_index == 4'h8;
      _GEN_25 = _GEN_7 & _GEN_24;
      _GEN_26 = back_index == 4'h9;
      _GEN_27 = _GEN_7 & _GEN_26;
      _GEN_28 = back_index == 4'hA;
      _GEN_29 = _GEN_7 & _GEN_28;
      _GEN_30 = back_index == 4'hB;
      _GEN_31 = _GEN_7 & _GEN_30;
      _GEN_32 = back_index == 4'hC;
      _GEN_33 = _GEN_7 & _GEN_32;
      _GEN_34 = back_index == 4'hD;
      _GEN_35 = _GEN_7 & _GEN_34;
      _GEN_36 = back_index == 4'hE;
      _GEN_37 = _GEN_7 & _GEN_36;
      _GEN_38 = _GEN_7 & (&back_index);
      _GEN_40 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h0;
      _GEN_41 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h1;
      _GEN_42 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h2;
      _GEN_43 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h3;
      _GEN_44 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h4;
      _GEN_45 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h5;
      _GEN_46 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h6;
      _GEN_47 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h7;
      _GEN_48 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h8;
      _GEN_49 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h9;
      _GEN_50 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hA;
      _GEN_51 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hB;
      _GEN_52 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hC;
      _GEN_53 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hD;
      _GEN_54 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hE;
      _GEN_55 = _GEN_39 & (&io_FU_outputs_0_bits_FTQ_index);
      if (io_flush) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        if (dq)
          front_pointer <= front_pointer + 5'h1;
        if (_GEN_7)
          back_pointer <= back_pointer + 5'h1;
      end
      FTQ_0_valid <=
        ~_GEN_56
        & (_GEN_7
             ? _GEN_8 | (_GEN_8 ? io_predictions_bits_valid : FTQ_0_valid)
             : FTQ_0_valid);
      if (_GEN_56) begin
        FTQ_0_fetch_PC <= 32'h0;
        FTQ_0_predicted_PC <= 32'h0;
        FTQ_0_ROB_index <= 6'h0;
        FTQ_0_br_type <= 3'h0;
        FTQ_0_dominant_index <= 2'h0;
        FTQ_0_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_9) begin
          FTQ_0_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_0_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_0_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_8)
          FTQ_0_ROB_index <= io_ROB_index;
        if (_GEN_40) begin
          FTQ_0_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_0_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_9) begin
          FTQ_0_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_0_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_0_T_NT <=
        ~_GEN_56 & (_GEN_40 | (_GEN_9 ? io_predictions_bits_T_NT : FTQ_0_T_NT));
      FTQ_1_valid <=
        ~_GEN_57
        & (_GEN_7
             ? _GEN_10 | (_GEN_10 ? io_predictions_bits_valid : FTQ_1_valid)
             : FTQ_1_valid);
      if (_GEN_57) begin
        FTQ_1_fetch_PC <= 32'h0;
        FTQ_1_predicted_PC <= 32'h0;
        FTQ_1_ROB_index <= 6'h0;
        FTQ_1_br_type <= 3'h0;
        FTQ_1_dominant_index <= 2'h0;
        FTQ_1_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_11) begin
          FTQ_1_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_1_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_1_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_10)
          FTQ_1_ROB_index <= io_ROB_index;
        if (_GEN_41) begin
          FTQ_1_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_1_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_11) begin
          FTQ_1_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_1_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_1_T_NT <=
        ~_GEN_57 & (_GEN_41 | (_GEN_11 ? io_predictions_bits_T_NT : FTQ_1_T_NT));
      FTQ_2_valid <=
        ~_GEN_58
        & (_GEN_7
             ? _GEN_12 | (_GEN_12 ? io_predictions_bits_valid : FTQ_2_valid)
             : FTQ_2_valid);
      if (_GEN_58) begin
        FTQ_2_fetch_PC <= 32'h0;
        FTQ_2_predicted_PC <= 32'h0;
        FTQ_2_ROB_index <= 6'h0;
        FTQ_2_br_type <= 3'h0;
        FTQ_2_dominant_index <= 2'h0;
        FTQ_2_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_13) begin
          FTQ_2_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_2_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_2_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_12)
          FTQ_2_ROB_index <= io_ROB_index;
        if (_GEN_42) begin
          FTQ_2_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_2_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_13) begin
          FTQ_2_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_2_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_2_T_NT <=
        ~_GEN_58 & (_GEN_42 | (_GEN_13 ? io_predictions_bits_T_NT : FTQ_2_T_NT));
      FTQ_3_valid <=
        ~_GEN_59
        & (_GEN_7
             ? _GEN_14 | (_GEN_14 ? io_predictions_bits_valid : FTQ_3_valid)
             : FTQ_3_valid);
      if (_GEN_59) begin
        FTQ_3_fetch_PC <= 32'h0;
        FTQ_3_predicted_PC <= 32'h0;
        FTQ_3_ROB_index <= 6'h0;
        FTQ_3_br_type <= 3'h0;
        FTQ_3_dominant_index <= 2'h0;
        FTQ_3_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_15) begin
          FTQ_3_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_3_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_3_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_14)
          FTQ_3_ROB_index <= io_ROB_index;
        if (_GEN_43) begin
          FTQ_3_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_3_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_15) begin
          FTQ_3_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_3_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_3_T_NT <=
        ~_GEN_59 & (_GEN_43 | (_GEN_15 ? io_predictions_bits_T_NT : FTQ_3_T_NT));
      FTQ_4_valid <=
        ~_GEN_60
        & (_GEN_7
             ? _GEN_16 | (_GEN_16 ? io_predictions_bits_valid : FTQ_4_valid)
             : FTQ_4_valid);
      if (_GEN_60) begin
        FTQ_4_fetch_PC <= 32'h0;
        FTQ_4_predicted_PC <= 32'h0;
        FTQ_4_ROB_index <= 6'h0;
        FTQ_4_br_type <= 3'h0;
        FTQ_4_dominant_index <= 2'h0;
        FTQ_4_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_17) begin
          FTQ_4_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_4_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_4_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_16)
          FTQ_4_ROB_index <= io_ROB_index;
        if (_GEN_44) begin
          FTQ_4_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_4_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_17) begin
          FTQ_4_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_4_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_4_T_NT <=
        ~_GEN_60 & (_GEN_44 | (_GEN_17 ? io_predictions_bits_T_NT : FTQ_4_T_NT));
      FTQ_5_valid <=
        ~_GEN_61
        & (_GEN_7
             ? _GEN_18 | (_GEN_18 ? io_predictions_bits_valid : FTQ_5_valid)
             : FTQ_5_valid);
      if (_GEN_61) begin
        FTQ_5_fetch_PC <= 32'h0;
        FTQ_5_predicted_PC <= 32'h0;
        FTQ_5_ROB_index <= 6'h0;
        FTQ_5_br_type <= 3'h0;
        FTQ_5_dominant_index <= 2'h0;
        FTQ_5_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_19) begin
          FTQ_5_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_5_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_5_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_18)
          FTQ_5_ROB_index <= io_ROB_index;
        if (_GEN_45) begin
          FTQ_5_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_5_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_19) begin
          FTQ_5_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_5_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_5_T_NT <=
        ~_GEN_61 & (_GEN_45 | (_GEN_19 ? io_predictions_bits_T_NT : FTQ_5_T_NT));
      FTQ_6_valid <=
        ~_GEN_62
        & (_GEN_7
             ? _GEN_20 | (_GEN_20 ? io_predictions_bits_valid : FTQ_6_valid)
             : FTQ_6_valid);
      if (_GEN_62) begin
        FTQ_6_fetch_PC <= 32'h0;
        FTQ_6_predicted_PC <= 32'h0;
        FTQ_6_ROB_index <= 6'h0;
        FTQ_6_br_type <= 3'h0;
        FTQ_6_dominant_index <= 2'h0;
        FTQ_6_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_21) begin
          FTQ_6_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_6_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_6_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_20)
          FTQ_6_ROB_index <= io_ROB_index;
        if (_GEN_46) begin
          FTQ_6_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_6_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_21) begin
          FTQ_6_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_6_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_6_T_NT <=
        ~_GEN_62 & (_GEN_46 | (_GEN_21 ? io_predictions_bits_T_NT : FTQ_6_T_NT));
      FTQ_7_valid <=
        ~_GEN_63
        & (_GEN_7
             ? _GEN_22 | (_GEN_22 ? io_predictions_bits_valid : FTQ_7_valid)
             : FTQ_7_valid);
      if (_GEN_63) begin
        FTQ_7_fetch_PC <= 32'h0;
        FTQ_7_predicted_PC <= 32'h0;
        FTQ_7_ROB_index <= 6'h0;
        FTQ_7_br_type <= 3'h0;
        FTQ_7_dominant_index <= 2'h0;
        FTQ_7_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_23) begin
          FTQ_7_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_7_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_7_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_22)
          FTQ_7_ROB_index <= io_ROB_index;
        if (_GEN_47) begin
          FTQ_7_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_7_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_23) begin
          FTQ_7_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_7_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_7_T_NT <=
        ~_GEN_63 & (_GEN_47 | (_GEN_23 ? io_predictions_bits_T_NT : FTQ_7_T_NT));
      FTQ_8_valid <=
        ~_GEN_64
        & (_GEN_7
             ? _GEN_24 | (_GEN_24 ? io_predictions_bits_valid : FTQ_8_valid)
             : FTQ_8_valid);
      if (_GEN_64) begin
        FTQ_8_fetch_PC <= 32'h0;
        FTQ_8_predicted_PC <= 32'h0;
        FTQ_8_ROB_index <= 6'h0;
        FTQ_8_br_type <= 3'h0;
        FTQ_8_dominant_index <= 2'h0;
        FTQ_8_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_25) begin
          FTQ_8_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_8_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_8_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_24)
          FTQ_8_ROB_index <= io_ROB_index;
        if (_GEN_48) begin
          FTQ_8_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_8_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_25) begin
          FTQ_8_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_8_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_8_T_NT <=
        ~_GEN_64 & (_GEN_48 | (_GEN_25 ? io_predictions_bits_T_NT : FTQ_8_T_NT));
      FTQ_9_valid <=
        ~_GEN_65
        & (_GEN_7
             ? _GEN_26 | (_GEN_26 ? io_predictions_bits_valid : FTQ_9_valid)
             : FTQ_9_valid);
      if (_GEN_65) begin
        FTQ_9_fetch_PC <= 32'h0;
        FTQ_9_predicted_PC <= 32'h0;
        FTQ_9_ROB_index <= 6'h0;
        FTQ_9_br_type <= 3'h0;
        FTQ_9_dominant_index <= 2'h0;
        FTQ_9_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_27) begin
          FTQ_9_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_9_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_9_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_26)
          FTQ_9_ROB_index <= io_ROB_index;
        if (_GEN_49) begin
          FTQ_9_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_9_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_27) begin
          FTQ_9_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_9_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_9_T_NT <=
        ~_GEN_65 & (_GEN_49 | (_GEN_27 ? io_predictions_bits_T_NT : FTQ_9_T_NT));
      FTQ_10_valid <=
        ~_GEN_66
        & (_GEN_7
             ? _GEN_28 | (_GEN_28 ? io_predictions_bits_valid : FTQ_10_valid)
             : FTQ_10_valid);
      if (_GEN_66) begin
        FTQ_10_fetch_PC <= 32'h0;
        FTQ_10_predicted_PC <= 32'h0;
        FTQ_10_ROB_index <= 6'h0;
        FTQ_10_br_type <= 3'h0;
        FTQ_10_dominant_index <= 2'h0;
        FTQ_10_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_29) begin
          FTQ_10_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_10_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_10_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_28)
          FTQ_10_ROB_index <= io_ROB_index;
        if (_GEN_50) begin
          FTQ_10_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_10_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_29) begin
          FTQ_10_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_10_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_10_T_NT <=
        ~_GEN_66 & (_GEN_50 | (_GEN_29 ? io_predictions_bits_T_NT : FTQ_10_T_NT));
      FTQ_11_valid <=
        ~_GEN_67
        & (_GEN_7
             ? _GEN_30 | (_GEN_30 ? io_predictions_bits_valid : FTQ_11_valid)
             : FTQ_11_valid);
      if (_GEN_67) begin
        FTQ_11_fetch_PC <= 32'h0;
        FTQ_11_predicted_PC <= 32'h0;
        FTQ_11_ROB_index <= 6'h0;
        FTQ_11_br_type <= 3'h0;
        FTQ_11_dominant_index <= 2'h0;
        FTQ_11_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_31) begin
          FTQ_11_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_11_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_11_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_30)
          FTQ_11_ROB_index <= io_ROB_index;
        if (_GEN_51) begin
          FTQ_11_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_11_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_31) begin
          FTQ_11_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_11_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_11_T_NT <=
        ~_GEN_67 & (_GEN_51 | (_GEN_31 ? io_predictions_bits_T_NT : FTQ_11_T_NT));
      FTQ_12_valid <=
        ~_GEN_68
        & (_GEN_7
             ? _GEN_32 | (_GEN_32 ? io_predictions_bits_valid : FTQ_12_valid)
             : FTQ_12_valid);
      if (_GEN_68) begin
        FTQ_12_fetch_PC <= 32'h0;
        FTQ_12_predicted_PC <= 32'h0;
        FTQ_12_ROB_index <= 6'h0;
        FTQ_12_br_type <= 3'h0;
        FTQ_12_dominant_index <= 2'h0;
        FTQ_12_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_33) begin
          FTQ_12_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_12_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_12_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_32)
          FTQ_12_ROB_index <= io_ROB_index;
        if (_GEN_52) begin
          FTQ_12_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_12_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_33) begin
          FTQ_12_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_12_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_12_T_NT <=
        ~_GEN_68 & (_GEN_52 | (_GEN_33 ? io_predictions_bits_T_NT : FTQ_12_T_NT));
      FTQ_13_valid <=
        ~_GEN_69
        & (_GEN_7
             ? _GEN_34 | (_GEN_34 ? io_predictions_bits_valid : FTQ_13_valid)
             : FTQ_13_valid);
      if (_GEN_69) begin
        FTQ_13_fetch_PC <= 32'h0;
        FTQ_13_predicted_PC <= 32'h0;
        FTQ_13_ROB_index <= 6'h0;
        FTQ_13_br_type <= 3'h0;
        FTQ_13_dominant_index <= 2'h0;
        FTQ_13_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_35) begin
          FTQ_13_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_13_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_13_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_34)
          FTQ_13_ROB_index <= io_ROB_index;
        if (_GEN_53) begin
          FTQ_13_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_13_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_35) begin
          FTQ_13_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_13_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_13_T_NT <=
        ~_GEN_69 & (_GEN_53 | (_GEN_35 ? io_predictions_bits_T_NT : FTQ_13_T_NT));
      FTQ_14_valid <=
        ~_GEN_70
        & (_GEN_7
             ? _GEN_36 | (_GEN_36 ? io_predictions_bits_valid : FTQ_14_valid)
             : FTQ_14_valid);
      if (_GEN_70) begin
        FTQ_14_fetch_PC <= 32'h0;
        FTQ_14_predicted_PC <= 32'h0;
        FTQ_14_ROB_index <= 6'h0;
        FTQ_14_br_type <= 3'h0;
        FTQ_14_dominant_index <= 2'h0;
        FTQ_14_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_37) begin
          FTQ_14_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_14_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_14_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_36)
          FTQ_14_ROB_index <= io_ROB_index;
        if (_GEN_54) begin
          FTQ_14_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_14_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_37) begin
          FTQ_14_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_14_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_14_T_NT <=
        ~_GEN_70 & (_GEN_54 | (_GEN_37 ? io_predictions_bits_T_NT : FTQ_14_T_NT));
      FTQ_15_valid <=
        ~_GEN_71
        & (_GEN_7
             ? (&back_index) | ((&back_index) ? io_predictions_bits_valid : FTQ_15_valid)
             : FTQ_15_valid);
      if (_GEN_71) begin
        FTQ_15_fetch_PC <= 32'h0;
        FTQ_15_predicted_PC <= 32'h0;
        FTQ_15_ROB_index <= 6'h0;
        FTQ_15_br_type <= 3'h0;
        FTQ_15_dominant_index <= 2'h0;
        FTQ_15_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_38) begin
          FTQ_15_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_15_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_15_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & (&back_index))
          FTQ_15_ROB_index <= io_ROB_index;
        if (_GEN_55) begin
          FTQ_15_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_15_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_38) begin
          FTQ_15_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_15_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_15_T_NT <=
        ~_GEN_71 & (_GEN_55 | (_GEN_38 ? io_predictions_bits_T_NT : FTQ_15_T_NT));
    end
  end // always @(posedge)
  assign io_predictions_ready = ~full;
  assign io_FTQ_valid = _GEN_0[front_index];
  assign io_FTQ_fetch_PC = _GEN_1[front_index];
  assign io_FTQ_predicted_PC = _GEN_2[front_index];
  assign io_FTQ_T_NT = _GEN_4[front_index];
  assign io_FTQ_br_type = _GEN_5[front_index];
  assign io_FTQ_dominant_index = _GEN[front_index];
  assign io_FTQ_resolved_PC = _GEN_6[front_index];
  assign io_FTQ_index = back_index;
endmodule

