void F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_2 ;\r\nstruct V_3 V_4 ;\r\nF_2 ( V_5 ) ;\r\nV_1 = F_3 () ;\r\nif ( V_1 & V_6 ) {\r\nV_7 [ 0 ] . V_8 =\r\nV_9 [ F_4 ( 0 ) ] . V_8 ;\r\nV_9 [ 0 ] . V_8 =\r\nV_9 [ F_4 ( V_10 ) ] . V_8 ;\r\n} else {\r\nV_7 [ 0 ] . V_8 =\r\nV_9 [ F_4 ( 0 ) ] . V_8 ;\r\nV_7 [ 1 ] . V_8 =\r\nV_9 [ F_4 ( 0x400000 ) ] . V_8 ;\r\nV_9 [ F_4 ( 0 ) ] . V_8 =\r\nV_9 [ F_4 ( V_10 ) ] . V_8 ;\r\nV_2 = V_10 + 0x400000 ;\r\nV_9 [ F_4 ( 0x400000 ) ] . V_8 =\r\nV_9 [ F_4 ( V_2 ) ] . V_8 ;\r\n}\r\nF_5 () ;\r\nV_4 . V_11 = F_6 ( F_7 ( 0 ) ) ;\r\nV_4 . V_12 = V_13 - 1 ;\r\nF_8 ( & V_4 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nunsigned long V_1 ;\r\nstruct V_3 V_4 ;\r\nV_4 . V_11 = ( unsigned long ) F_7 ( 0 ) ;\r\nV_4 . V_12 = V_13 - 1 ;\r\nF_8 ( & V_4 ) ;\r\nV_1 = F_3 () ;\r\nif ( V_1 & V_6 ) {\r\nV_9 [ F_4 ( 0 ) ] . V_8 =\r\nV_7 [ 0 ] . V_8 ;\r\n} else {\r\nV_9 [ F_4 ( 0 ) ] . V_8 =\r\nV_7 [ 0 ] . V_8 ;\r\nV_9 [ F_4 ( 0x400000 ) ] . V_8 =\r\nV_7 [ 1 ] . V_8 ;\r\n}\r\nF_5 () ;\r\nF_10 ( V_5 ) ;\r\n}
