hmLoadTopic({
hmKeywords:"Arithmetic,BreakPoint,BugCheck,CallPal,Classification,Delivery,Detection,Dfault,Dispatch,DStream,Dtb_miss_double_4,Dtb_miss_native,Dtb_miss_single,DtbAcv,ExceptionClass_EV6,FaultDispatcher,Fen,FloatingPoint,FPCR,General,IllegalInstruction,InternalProcessorError,Interrupt,ItbAcv,ItbMiss,MachineCheck,MemoryFault,MT_FPCR,OpcDec,OpcDecFault,PALVector,PalVectorId_EV6,Panic,PendingEventKind,PerformanceMonitor,Preparation,PrivilegeViolation,ReservedOperand,Reset,Semantics,SoftwareTrap,SubsettedInstruction,SystemService,Unalign,VectorResolution",
hmTitle:"7.3 ExceptionClass Classification",
hmDescription:"Beyond the high-level PendingEventKind, every event carries a fine-grained ExceptionClass_EV6 classification that determines the specific PAL vector and delivery semantics. The...",
hmPrevLink:"chapter-7_2-terminology-and-cl.html",
hmNextLink:"7_4-exception-detection-points.html",
hmParentLink:"chapter-7---interrupt-and-ipi-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-7---interrupt-and-ipi-.html\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 7 - Exceptions, Faults, and Interrupts > 7.3 ExceptionClass Classification",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">7.3 ExceptionClass Classification<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Beyond the high-level PendingEventKind, every event carries a fine-grained ExceptionClass_EV6 classification that determines the specific PAL vector and delivery semantics. The full classification set:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">enum&nbsp;class&nbsp;ExceptionClass_EV6&nbsp;:&nbsp;quint8&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;None,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Reset,&nbsp;\/\/&nbsp;RESET&nbsp;(anytime)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;MachineCheck,&nbsp;\/\/&nbsp;MCHK&nbsp;(anytime,&nbsp;highest&nbsp;priority)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;InternalProcessorError,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;BugCheck,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Arithmetic,&nbsp;\/\/&nbsp;ARITH&nbsp;(anytime)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Interrupt,&nbsp;\/\/&nbsp;INTERRUPT&nbsp;(anytime)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;DStream,&nbsp;\/\/&nbsp;D-stream&nbsp;errors<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;ItbMiss,&nbsp;\/\/&nbsp;ITB_MISS&nbsp;(instruction&nbsp;TLB)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;ItbAcv,&nbsp;\/\/&nbsp;ITB&nbsp;access&nbsp;violation<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;OpcDec,&nbsp;\/\/&nbsp;OPCDEC&nbsp;(illegal&nbsp;instruction)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;OpcDecFault,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Fen,&nbsp;\/\/&nbsp;FEN&nbsp;(FP&nbsp;enable&nbsp;fault)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Unalign,&nbsp;\/\/&nbsp;Alignment&nbsp;fault<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Dfault,&nbsp;\/\/&nbsp;Data&nbsp;fault&nbsp;(general)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;DtbAcv,&nbsp;\/\/&nbsp;DTB&nbsp;access&nbsp;violation<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Dtb_miss_double_4,&nbsp;\/\/&nbsp;DTB&nbsp;double&nbsp;miss&nbsp;(level&nbsp;4)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Dtb_miss_single,&nbsp;\/\/&nbsp;DTB&nbsp;single&nbsp;miss<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Dtb_miss_native,&nbsp;\/\/&nbsp;DTB&nbsp;native&nbsp;miss<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;MT_FPCR,&nbsp;\/\/&nbsp;FPCR&nbsp;write&nbsp;side-effect<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;IllegalInstruction,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;MemoryFault,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;SoftwareTrap,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;BreakPoint,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Panic,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;General,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;SubsettedInstruction,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;SystemService,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;PerformanceMonitor,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;PrivilegeViolation,&nbsp;\/\/&nbsp;PAL&nbsp;mode&nbsp;violation<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;ReservedOperand,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;CallPal&nbsp;\/\/&nbsp;CALL_PAL&nbsp;dispatch<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">};<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Each ExceptionClass maps to a specific PAL vector ID (PalVectorId_EV6) during event preparation. The FaultDispatcher resolves the vector at delivery time, not at detection time.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: exceptionLib\/ExceptionClass_EV6.h; palLib_EV6\/PalVectorId_refined.h.<\/span><\/p>\n\r"
})
