// Seed: 4094749755
`timescale 1ps / 1 ps
`define pp_4 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  initial id_4 = 1;
  assign id_4 = id_4 ? 1 | 1 : id_4;
  logic id_5;
  type_9 id_6 (
      id_2,
      1'b0
  );
endmodule
module module_1 (
    input id_0
);
  logic id_4;
  type_6(
      id_0 ? 1 : 1'd0, 1, 1'b0, id_0, 1, 1, 1, 1, ~id_2
  );
endmodule
