$date
	Thu Aug 31 11:44:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AXI4_read_Testbench $end
$var wire 2 ! read_resp [1:0] $end
$var wire 1 " read_resp_valid $end
$var wire 1 # read_enable $end
$var wire 1 $ read_data_ready $end
$var wire 2 % read_address [1:0] $end
$var wire 1 & read_addr_ready $end
$var wire 32 ' rdata_out [31:0] $end
$var parameter 32 ( ADDRESS_WIDTH $end
$var reg 1 ) axi_clk $end
$var reg 32 * intermediate_wire [31:0] $end
$var reg 2 + read_addr [1:0] $end
$var reg 1 , read_addr_valid $end
$var reg 32 - read_data [31:0] $end
$var reg 1 . read_data_valid $end
$var reg 1 / read_resp_ready $end
$var reg 1 0 resetn $end
$var integer 32 1 i [31:0] $end
$scope module uut $end
$var wire 2 2 addr_out [1:0] $end
$var wire 1 ) axi_clk $end
$var wire 32 3 data_out [31:0] $end
$var wire 1 # data_valid $end
$var wire 2 4 read_addr [1:0] $end
$var wire 1 , read_addr_valid $end
$var wire 32 5 read_data [31:0] $end
$var wire 1 . read_data_valid $end
$var wire 2 6 read_resp [1:0] $end
$var wire 1 / read_resp_ready $end
$var wire 1 0 resetn $end
$var parameter 32 7 ADDRESS_WIDTH $end
$var reg 1 8 addr_done $end
$var reg 2 9 addr_latch [1:0] $end
$var reg 1 : data_done $end
$var reg 32 ; data_latch [31:0] $end
$var reg 1 & read_addr_ready $end
$var reg 1 $ read_data_ready $end
$var reg 1 " read_resp_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 7
b10 (
$end
#0
$dumpvars
b0 ;
0:
b0 9
08
b0 6
bx 5
b0 4
b0 3
b0 2
bx 1
00
0/
0.
bx -
0,
b0 +
b0 *
1)
b0 '
0&
b0 %
0$
0#
0"
b0 !
$end
#5
0)
#10
1)
10
#15
0)
#20
1)
#25
0)
#30
1$
1&
1)
1.
1,
#35
0)
#40
1#
0&
0$
1:
18
bx '
bx 3
bx ;
1)
#45
0)
#50
0#
b1011010010110100101101001011010 -
b1011010010110100101101001011010 5
1"
0:
08
1$
1&
1)
#55
0)
#60
1#
0&
0$
1:
18
b1011010010110100101101001011010 '
b1011010010110100101101001011010 3
b1011010010110100101101001011010 ;
1)
#65
0)
#70
0#
0:
08
1$
1&
1)
#75
0)
#80
1#
0&
0$
1:
18
1)
#85
0)
#90
0#
0:
08
1$
1&
1)
#95
0)
#100
1#
0&
0$
1:
18
1)
#105
0)
#110
0#
0:
08
1$
1&
1)
#115
0)
#120
1#
0&
0$
1:
18
0.
0,
1)
#125
0)
#130
0#
0:
08
1)
#135
0)
#140
1)
#145
0)
#150
1)
#155
0)
#160
1)
#165
0)
#170
1)
#175
0)
#180
1)
#185
0)
#190
1)
#195
0)
#200
1)
#205
0)
#210
1)
#215
0)
#220
1.
1,
b1 +
b1 4
1)
#225
0)
#230
1$
1&
1)
#235
0)
#240
1#
0&
0$
1:
18
b1 %
b1 2
b1 9
1)
#245
0)
#250
0#
b10100101101001011010010110100101 -
b10100101101001011010010110100101 5
0:
08
1$
1&
1)
#255
0)
#260
1#
0&
0$
1:
18
b10100101101001011010010110100101 '
b10100101101001011010010110100101 3
b10100101101001011010010110100101 ;
1)
#265
0)
#270
0#
0:
08
1$
1&
1)
#275
0)
#280
1#
0&
0$
1:
18
1)
#285
0)
#290
0#
0:
08
1$
1&
1)
#295
0)
#300
1#
0&
0$
1:
18
1)
#305
0)
#310
0#
0:
08
1$
1&
1)
#315
0)
#320
1#
0&
0$
1:
18
0.
0,
1)
#325
0)
#330
0#
0:
08
1)
#335
0)
#340
1)
#345
0)
#350
1)
#355
0)
#360
1)
#365
0)
#370
1)
#375
0)
#380
1)
#385
0)
#390
1)
#395
0)
#400
1)
#405
0)
#410
1)
#415
0)
#420
1)
#425
0)
#430
1)
