// Seed: 1969944356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_8(
      .id_0(id_5), .id_1(1 - id_2)
  );
  assign id_6 = -1'b0;
  assign module_1.id_8 = 0;
  assign id_4 = id_6;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2[-1] = -1;
  parameter id_7 = id_3;
  reg id_8, id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6
  );
  always id_8 <= id_7;
  id_11(
      .id_0(1), .id_1(-1), .id_2(-1), .id_3(id_6), .id_4(id_4[-1] - id_10), .id_5(1)
  );
endmodule
