<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>PnR Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">PnR Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">PnR Summaries</a></li>-->
<li><a href="#PnR_Details" style=" font-size: 16px;">PnR Details</a>
<li><a href="#Resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#Resource_Usage_Summary" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#I/O_Bank_Usage_Summary" style=" font-size: 14px;">I/O Bank Usage Summary</a></li>
<li><a href="#Global_Clock_Usage_Summary" style=" font-size: 14px;">Clock Resource Usage Summary</a></li>
<li><a href="#Global_Clock_Signals" style=" font-size: 14px;">Global Clock Signals</a></li>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">PnR Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>PnR Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 31 00:21:48 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="PnR_Details">PnR Details</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<table class="summary_table">
<tr>
<td class="label">Place & Route Process</td>
<td>Running placement:
   Placement Phase 0: CPU time = 0h 0m 0.098s, Elapsed time = 0h 0m 0.096s
   Placement Phase 1: CPU time = 0h 0m 0.041s, Elapsed time = 0h 0m 0.038s
   Placement Phase 2: CPU time = 0h 0m 0.133s, Elapsed time = 0h 0m 0.142s
   Placement Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
   Total Placement: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 1s
Running routing:
   Routing Phase 0: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s
   Routing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.068s
   Routing Phase 2: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 0.816s
   Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
   Total Routing: CPU time = 0h 0m 0.891s, Elapsed time = 0h 0m 0.885s
Generate output files:
   CPU time = 0h 0m 0.288s, Elapsed time = 0h 0m 0.351s
</td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 645MB</td>
</tr>
</table>
<br/>
<h1><a name="Resource">Resource</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<h2><a name="Resource_Usage_Summary">Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>818/1152</td>
<td>71%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --LUT,ALU,ROM16</td>
<td>806(728 LUT, 78 ALU, 0 ROM16)</td>
<td>-</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --SSRAM(RAM16)</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td class="label">Register</td>
<td>304/957</td>
<td>32%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as Latch</td>
<td>0/864</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as FF</td>
<td>300/864</td>
<td>35%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as Latch</td>
<td>0/93</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as FF</td>
<td>4/93</td>
<td>5%</td>
</tr>
<tr>
<td class="label">CLS</td>
<td>475/576</td>
<td>83%</td>
</tr>
<tr>
<td class="label">I/O Port</td>
<td>13/41</td>
<td>32%</td>
</tr>
<tr>
<td class="label">I/O Buf</td>
<td>13</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Input Buf</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Output Buf</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Inout Buf</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 SP<br/>2 pROM<br/></td>
<td>100%</td>
</tr>
</table>
<h2><a name="I/O_Bank_Usage_Summary">I/O Bank Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Bank</b></td>
<td><b>Usage</b></td><td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">bank 0</td>
<td>2/18</td><td>12%</td>
</tr>
<tr>
<td class="label">bank 1</td>
<td>11/23</td><td>48%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Usage_Summary">Clock Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Clock Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">PRIMARY</td>
<td>1/8</td>
<td>13%</td>
</tr>
<tr>
<td class="label">LW</td>
<td>1/8</td>
<td>13%</td>
</tr>
<tr>
<td class="label">GCLK_PIN</td>
<td>1/3</td>
<td>34%</td>
</tr>
<tr>
<td class="label">rPLL</td>
<td>1/1</td>
<td>100%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Signals">Global Clock Signals:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Signal</b></td>
<td><b>Global Clock</b></td>
<td><b>Location</b></td>
</tr>
<tr>
<td class="label">clk</td>
<td>PRIMARY</td>
<td> LEFT RIGHT</td>
</tr>
<tr>
<td class="label">userResetn</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">clkin_d</td>
<td>HCLK</td>
<td>BANK2_BANK3_HCLK0</td>
</tr>
</table>
<br/>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>BankVccio</b></td>
</tr>
<tr>
<td class="label">keyA</td>
<td>-</td>
<td>13/1</td>
<td>Y</td>
<td>in</td>
<td>IOR10[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">keyB</td>
<td>-</td>
<td>44/0</td>
<td>Y</td>
<td>in</td>
<td>IOT13[A]</td>
<td>JTAGSEL_N</td>
<td>LVTTL33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">KBD_CLK</td>
<td>-</td>
<td>29/1</td>
<td>Y</td>
<td>in</td>
<td>IOR6[E]</td>
<td>FASTRD_N/D3</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">KBD_DATA</td>
<td>-</td>
<td>19/1</td>
<td>Y</td>
<td>in</td>
<td>IOR6[J]</td>
<td>DOUT/WE_N</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">UART_RX0</td>
<td>-</td>
<td>16/1</td>
<td>Y</td>
<td>in</td>
<td>IOR6[F]</td>
<td>-</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">clkin</td>
<td>-</td>
<td>47/0</td>
<td>Y</td>
<td>in</td>
<td>IOT10[A]</td>
<td>GCLKT_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">UART_TX0</td>
<td>-</td>
<td>17/1</td>
<td>Y</td>
<td>out</td>
<td>IOR6[G]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">debug0</td>
<td>-</td>
<td>11/1</td>
<td>Y</td>
<td>out</td>
<td>IOR3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">debug1</td>
<td>-</td>
<td>9/1</td>
<td>Y</td>
<td>out</td>
<td>IOR2[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">debug2</td>
<td>-</td>
<td>10/1</td>
<td>Y</td>
<td>out</td>
<td>IOR2[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">pixel</td>
<td>-</td>
<td>23/1</td>
<td>Y</td>
<td>out</td>
<td>IOR8[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">hsync</td>
<td>-</td>
<td>22/1</td>
<td>Y</td>
<td>out</td>
<td>IOR9[A]</td>
<td>SI/D2</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">vsync</td>
<td>-</td>
<td>18/1</td>
<td>Y</td>
<td>out</td>
<td>IOR6[H]</td>
<td>-</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Bank Vccio</b></td>
</tr>
<tr>
<td class="label">4/0</td>
<td>-</td>
<td>in</td>
<td>IOT7[A]</td>
<td>TMS/SPMI_SDATA</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">3/0</td>
<td>-</td>
<td>in</td>
<td>IOT7[B]</td>
<td>TCK/SPMI_EN/VCCEN</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">5/0</td>
<td>-</td>
<td>in</td>
<td>IOT8[A]</td>
<td>TDI/SPMI_SCLK</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">7/0</td>
<td>-</td>
<td>out</td>
<td>IOT8[B]</td>
<td>TDO</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">6/0</td>
<td>-</td>
<td>in</td>
<td>IOT9[A]</td>
<td>SCLK/SPMI_CLK</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">48/0</td>
<td>-</td>
<td>in</td>
<td>IOT9[B]</td>
<td>RECONFIG_N</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">47/0</td>
<td>clkin</td>
<td>in</td>
<td>IOT10[A]</td>
<td>GCLKT_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">8/0</td>
<td>-</td>
<td>in</td>
<td>IOT10[B]</td>
<td>GCLKC_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">46/0</td>
<td>-</td>
<td>in</td>
<td>IOT12[A]</td>
<td>DONE</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">45/0</td>
<td>-</td>
<td>in</td>
<td>IOT12[B]</td>
<td>READY</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">44/0</td>
<td>keyB</td>
<td>in</td>
<td>IOT13[A]</td>
<td>JTAGSEL_N</td>
<td>LVTTL33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">43/0</td>
<td>-</td>
<td>in</td>
<td>IOT14[A]</td>
<td>MODE0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">42/0</td>
<td>-</td>
<td>in</td>
<td>IOT14[B]</td>
<td>MODE1</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">41/0</td>
<td>-</td>
<td>in</td>
<td>IOT15[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">40/0</td>
<td>-</td>
<td>in</td>
<td>IOT16[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">39/0</td>
<td>-</td>
<td>in</td>
<td>IOT16[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">38/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">35/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">9/1</td>
<td>debug1</td>
<td>out</td>
<td>IOR2[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">10/1</td>
<td>debug2</td>
<td>out</td>
<td>IOR2[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">11/1</td>
<td>debug0</td>
<td>out</td>
<td>IOR3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">34/1</td>
<td>-</td>
<td>in</td>
<td>IOR3[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">33/1</td>
<td>-</td>
<td>in</td>
<td>IOR5[A]</td>
<td>GCLKT_2/RPLL_T_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">32/1</td>
<td>-</td>
<td>in</td>
<td>IOR5[B]</td>
<td>GCLKC_2/RPLL_C_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">31/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[A]</td>
<td>MI/D7</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">14/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[B]</td>
<td>MO/D6</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">30/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[C]</td>
<td>MCS_N/D5</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">15/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[D]</td>
<td>MCLK/D4</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">29/1</td>
<td>KBD_CLK</td>
<td>in</td>
<td>IOR6[E]</td>
<td>FASTRD_N/D3</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">16/1</td>
<td>UART_RX0</td>
<td>in</td>
<td>IOR6[F]</td>
<td>-</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">17/1</td>
<td>UART_TX0</td>
<td>out</td>
<td>IOR6[G]</td>
<td>-</td>
<td>LVTTL33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">18/1</td>
<td>vsync</td>
<td>out</td>
<td>IOR6[H]</td>
<td>-</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">28/1</td>
<td>-</td>
<td>in</td>
<td>IOR6[I]</td>
<td>DIN/CLKHOLD_N</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">19/1</td>
<td>KBD_DATA</td>
<td>in</td>
<td>IOR6[J]</td>
<td>DOUT/WE_N</td>
<td>LVTTL33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">27/1</td>
<td>-</td>
<td>in</td>
<td>IOR7[A]</td>
<td>GCLKT_3/SSPI_CS_N/D0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">21/1</td>
<td>-</td>
<td>in</td>
<td>IOR7[B]</td>
<td>GCLKC_3</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">24/1</td>
<td>-</td>
<td>in</td>
<td>IOR8[A]</td>
<td>SO/D1</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">23/1</td>
<td>pixel</td>
<td>out</td>
<td>IOR8[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">22/1</td>
<td>hsync</td>
<td>out</td>
<td>IOR9[A]</td>
<td>SI/D2</td>
<td>LVTTL33</td>
<td>16</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">20/1</td>
<td>-</td>
<td>in</td>
<td>IOR10[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">13/1</td>
<td>keyA</td>
<td>in</td>
<td>IOR10[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>NONE</td>
<td>NA</td>
<td>3.3</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
