Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Tue Dec 10 16:26:02 2024
| Host             : eecs-digital-18 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.560        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.485        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |       12 |       --- |             --- |
| Slice Logic             |     0.004 |     3118 |       --- |             --- |
|   LUT as Logic          |     0.004 |     1445 |     32600 |            4.43 |
|   CARRY4                |    <0.001 |       72 |      8150 |            0.88 |
|   Register              |    <0.001 |     1023 |     65200 |            1.57 |
|   F7/F8 Muxes           |    <0.001 |       79 |     32600 |            0.24 |
|   LUT as Shift Register |    <0.001 |       12 |      9600 |            0.13 |
|   Others                |     0.000 |      246 |       --- |             --- |
| Signals                 |     0.005 |     2903 |       --- |             --- |
| Block RAM               |     0.007 |       48 |        75 |           64.00 |
| MMCM                    |     0.211 |        2 |         5 |           40.00 |
| PLL                     |     0.101 |        1 |         5 |           20.00 |
| DSPs                    |    <0.001 |        1 |       120 |            0.83 |
| I/O                     |     0.146 |       76 |       210 |           36.19 |
| Static Power            |     0.075 |          |           |                 |
| Total                   |     0.560 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.036 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.183 |       0.170 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+----------------------------------+-----------------+
| Clock                 | Domain                           | Constraint (ns) |
+-----------------------+----------------------------------+-----------------+
| clk_100_cw_fast       | wizard_migcam/clk_100_cw_fast    |            10.0 |
| clk_camera_cw_fast    | wizard_migcam/clk_camera_cw_fast |             5.0 |
| clk_out1_clk_wiz_half | wizard_sad/clk_out1_clk_wiz_half |            20.0 |
| clk_pixel_cw_hdmi     | wizard_hdmi/clk_pixel_cw_hdmi    |            13.5 |
| clk_tmds_cw_hdmi      | wizard_hdmi/clk_tmds_cw_hdmi     |             2.7 |
| clk_xc_cw_fast        | wizard_migcam/clk_xc_cw_fast     |            40.0 |
| clkfbout_clk_wiz_half | wizard_sad/clkfbout_clk_wiz_half |            10.0 |
| clkfbout_cw_fast      | wizard_migcam/clkfbout_cw_fast   |            10.0 |
| clkfbout_cw_hdmi      | wizard_hdmi/clkfbout_cw_hdmi     |            50.0 |
| gclk                  | clk_100mhz                       |            10.0 |
+-----------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_level              |     0.485 |
|   IOBUF_sda            |     0.003 |
|   crw                  |     0.003 |
|     sccb_c             |     0.002 |
|   frame_buffer_onboard |     0.001 |
|     U0                 |     0.001 |
|       inst_blk_mem_gen |     0.001 |
|   frame_buffer_sad     |     0.002 |
|     U0                 |     0.002 |
|       inst_blk_mem_gen |     0.002 |
|   frame_buffer_spi     |     0.001 |
|     U0                 |     0.001 |
|       inst_blk_mem_gen |     0.001 |
|   lb_onboard           |     0.002 |
|   lb_spi               |     0.002 |
|   sad_module           |     0.005 |
|   wizard_hdmi          |     0.105 |
|   wizard_migcam        |     0.102 |
|   wizard_sad           |     0.106 |
+------------------------+-----------+


