{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/disp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/generic_dpram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_acc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_alu_src_sel.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_b_register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_cache_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_comp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_cy_select.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_decoder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_divide.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_dptr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_fpga_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_icache.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_indi_addr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_int.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_multiply.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_ports.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_psw.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_ram_256x8_two_bist.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_ram_64x32_dual_bist.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_ram_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_sfr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_sp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_tc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_tc2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_timescale.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/src/oc8051_wb_iinterface.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "src"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/AAA/Downloads/Gowin_OC8051_V1.0/Gowin_OC8051_V1.0/ref_design/FPGA_RefDesign/DK_START_GW5A25_V2.0/oc8051/impl/temp/rtl_parser.result",
 "Top" : "oc8051_fpga_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}