module wideexpr_00448(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[4]?$signed(s2):+(+(($signed(~^(1'b1)))>=(-((ctrl[4]?2'b10:s1)))))))<=(3'sb001);
  assign y1 = ~((2'b00)&((ctrl[7]?~^(+(((ctrl[3]?$signed(4'b0001):((3'sb110)^(4'sb1000))&($signed(s1))))>>>(((ctrl[4]?$signed(s5):6'sb000100))+($signed((ctrl[1]?u3:u0)))))):u2)));
  assign y2 = {(ctrl[6]?{$signed(|($signed({4{s3}}))),~|(($unsigned((3'sb010)<<(2'sb10)))&(((2'sb01)^(u5))!=({4'b1010,4'sb0001})))}:{3{-({3'sb111,4'sb1110,{1{$signed(6'sb011010)}}})}})};
  assign y3 = &(s3);
  assign y4 = {1{(s4)-(5'sb11000)}};
  assign y5 = {2{(4'sb1111)^~(-((ctrl[6]?s1:+($signed($signed((4'sb1001)>>(s2)))))))}};
  assign y6 = {3{(ctrl[0]?$signed(s3):(ctrl[5]?s1:5'sb01011))}};
  assign y7 = 4'sb0000;
endmodule
