$date
	Fri Apr 12 08:18:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$scope module tff $end
$var wire 1 " T $end
$var wire 1 $ T_bar $end
$var wire 1 # clk $end
$var reg 1 % D $end
$var reg 1 ! Q $end
$scope module D_ff $end
$var wire 1 % D $end
$var wire 1 # clk $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
1$
x#
0"
x!
$end
#10
0$
1"
#20
1$
0"
#30
