// Seed: 1265636092
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8
);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  assign id_4 = 1;
  module_0(
      id_4, id_1, id_1, id_4, id_3, id_5, id_6, id_4, id_3
  );
  assign id_4 = id_1;
endmodule
