//===-- X86RaisedValueTracker.cpp -------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the implementation of X86RaisedValueTracker
// class for use by llvm-mctoll.
//
//===----------------------------------------------------------------------===//

#include "X86RaisedValueTracker.h"
#include "X86RegisterUtils.h"

using namespace X86RegisterUtils;

X86RaisedValueTracker::X86RaisedValueTracker(
    X86MachineInstructionRaiser *MIRaiser) {
  x86MIRaiser = MIRaiser;
  // Initialize entries for function register arguments in physToValueMap
  // Only first 6 arguments are passed as registers
  unsigned RegArgCount = X86RegisterUtils::GPR64ArgRegs64Bit.size();
  MachineFunction &MF = x86MIRaiser->getMF();
  Function *CurFunction = x86MIRaiser->getRaisedFunction();

  for (auto &Arg : CurFunction->args()) {
    unsigned ArgNum = Arg.getArgNo();
    if (ArgNum > RegArgCount)
      break;
    Type *ArgTy = Arg.getType();
    // TODO : Handle non-integer argument types
    assert(ArgTy->isIntegerTy() &&
           "Unhandled argument type in raised function type");
    unsigned ArgTySzInBits = ArgTy->getPrimitiveSizeInBits();
    physRegDefsInMBB[X86RegisterUtils::GPR64ArgRegs64Bit[ArgNum]][0] =
        std::make_pair(ArgTySzInBits, nullptr);
  }
  // Walk all blocks to initialize physRegDefsInMBB based on register defs.
  for (MachineBasicBlock &MBB : MF) {
    int MBBNo = MBB.getNumber();
    // Walk MachineInsts of the MachineBasicBlock
    for (MachineBasicBlock::iterator mbbIter = MBB.instr_begin(),
                                     mbbEnd = MBB.instr_end();
         mbbIter != mbbEnd; mbbIter++) {
      MachineInstr &MI = *mbbIter;
      // Look at all defs - explicit and implicit.
      unsigned NumDefs = MI.getNumDefs();

      for (unsigned i = 0, e = MI.getNumOperands(); NumDefs && i != e; ++i) {
        MachineOperand &MO = MI.getOperand(i);
        if (!MO.isReg() || !MO.isDef())
          continue;

        unsigned int PhysReg = MO.getReg();
        // EFLAGS bits are modeled as 1-bit registers. So, nothing to do if
        // Physreg is EFLAGS
        if ((PhysReg == X86::EFLAGS) || (PhysReg == X86::FPSW) ||
            (PhysReg == X86::FPCW))
          continue;

        unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);
        // No value assigned yet for the definition of SuperReg in CurMBBNo.
        // The value will be updated as the block is raised.
        uint8_t PhysRegSzInBits = 0;
        if (X86RegisterUtils::is64BitPhysReg(PhysReg))
          PhysRegSzInBits = 64;
        else if (X86RegisterUtils::is32BitPhysReg(PhysReg))
          PhysRegSzInBits = 32;
        else if (X86RegisterUtils::is16BitPhysReg(PhysReg))
          PhysRegSzInBits = 16;
        else if (X86RegisterUtils::is8BitPhysReg(PhysReg))
          PhysRegSzInBits = 8;
        else
          assert(false && "Unexpected Physical register encountered");

        physRegDefsInMBB[SuperReg][MBBNo] =
            std::make_pair(PhysRegSzInBits, nullptr);
      }
    }
  }
}

// Record Val as the most recent definition of PhysReg in BasicBlock
// corresponding to MachinebasicBlock with number MBBNo. This is nothing but
// local value numbering (i.e., value numbering within the block
// corresponding to MBBNo.
bool X86RaisedValueTracker::setPhysRegSSAValue(unsigned int PhysReg, int MBBNo,
                                               Value *Val) {
  assert((PhysReg != X86::NoRegister) &&
         "Attempt to set value of an invalid register");
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);
  physRegDefsInMBB[SuperReg][MBBNo].second = Val;
  physRegDefsInMBB[SuperReg][MBBNo].first =
      X86RegisterUtils::getPhysRegSizeInBits(PhysReg);

  assert((physRegDefsInMBB[SuperReg][MBBNo].first != 0) &&
         "Found incorrect size of physical register");
  return true;
}

// Find the defined value of SuperReg in MBBNo. Return the reaching definition
// <MBBNo, Value> pair of SuperReg into MBBNo. If the basic block with number
// MBBNo does not define SuperReg, return <MBBNo, nullptr>. Note that this
// function does NOT walk the predecessors of MBBNo to find reaching definition
// of SuperReg.

std::pair<int, Value *>
X86RaisedValueTracker::getInBlockReachingDef(unsigned int PhysReg, int MBBNo) {
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);

  // TODO : Support outside of GPRs need to be implemented.
  // Find the per-block definitions SuperReg
  PhysRegMBBValueDefMap::iterator PhysRegBBValDefIter =
      physRegDefsInMBB.find(SuperReg);
  // If per-block definition map exists
  if (PhysRegBBValDefIter != physRegDefsInMBB.end()) {
    // Find if there is a definition in MBB with number MBBNo
    MBBNoToValueMap mbbToValMap = PhysRegBBValDefIter->second;
    MBBNoToValueMap::iterator mbbToValMapIter = mbbToValMap.find(MBBNo);
    if (mbbToValMapIter != mbbToValMap.end()) {
      assert((mbbToValMapIter->second.first != 0) &&
             "Found incorrect size of physical register");
      return std::make_pair(mbbToValMapIter->first,
                            mbbToValMapIter->second.second);
    }
  }
  // MachineBasicBlock with MBBNo does not define SuperReg.
  // This is indicated by specifying INVALID_MBB
  return std::make_pair(INVALID_MBB, nullptr);
}

// This function looks for reaching definitions of PhysReg from all the
// predecessors of block MBBNo by walking its predecessors. Returns a vector of
// reaching definitions only if there is a reaching definition along all the
// predecessors.

std::vector<std::pair<int, Value *>>
X86RaisedValueTracker::getGlobalReachingDefs(unsigned int PhysReg, int MBBNo) {
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);
  std::vector<std::pair<int, Value *>> ReachingDefs;
  // Recursively walk the predecessors of current block to get
  // the reaching definition for PhysReg.

  MachineFunction &MF = x86MIRaiser->getMF();
  MachineBasicBlock *CurMBB = MF.getBlockNumbered(MBBNo);

  // For each of the predecessors find if SuperReg has a definition in its
  // reach tree.
  for (auto P : CurMBB->predecessors()) {
    SmallVector<MachineBasicBlock *, 8> WorkList;
    // No blocks visited in this walk up the predecessor P
    BitVector BlockVisited(MF.getNumBlockIDs(), false);

    // Start at predecessor P
    WorkList.push_back(P);

    while (!WorkList.empty()) {
      MachineBasicBlock *PredMBB = WorkList.pop_back_val();
      int CurPredMBBNo = PredMBB->getNumber();
      if (!BlockVisited[CurPredMBBNo]) {
        // Mark block as visited
        BlockVisited.set(CurPredMBBNo);
        const std::pair<int, Value *> ReachInfo =
            getInBlockReachingDef(SuperReg, CurPredMBBNo);

        // if reach info found or if CurPredMBB has a definition of SuperReg,
        // record it
        if (ReachInfo.first != INVALID_MBB)
          ReachingDefs.push_back(ReachInfo);
        else {
          // Reach info not found, continue walking the predecessors of CurBB.
          for (auto P : PredMBB->predecessors()) {
            // push_back the block which was not visited.
            if (!BlockVisited[P->getNumber()])
              WorkList.push_back(P);
          }
        }
      }
    }
  }

  // Clean up any duplicate entries in ReachingDefs
  if (ReachingDefs.size() > 1) {
    std::sort(ReachingDefs.begin(), ReachingDefs.end());
    auto LastElem = std::unique(ReachingDefs.begin(), ReachingDefs.end());
    ReachingDefs.erase(LastElem, ReachingDefs.end());
  }

  return ReachingDefs;
}

// Get last defined value of PhysReg in MBBNo. Returns nullptr if no definition
// is found. NOTE: If this function is called while raising MBBNo, this returns
// a value representing most recent definition of PhysReg as of current
// translation state. If this function is called after raising MBBNo, this
// returns a value representing the last definition of PhysReg in the block.

Value *X86RaisedValueTracker::getInBlockPhysRegDefVal(unsigned int PhysReg,
                                                      int MBBNo) {
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);

  // TODO : Support outside of GPRs need to be implemented.
  // Find the per-block definitions SuperReg
  PhysRegMBBValueDefMap::iterator PhysRegBBValDefIter =
      physRegDefsInMBB.find(SuperReg);
  // If per-block definition map exists
  if (PhysRegBBValDefIter != physRegDefsInMBB.end()) {
    // Find if there is a definition in MBB with number MBBNo
    MBBNoToValueMap mbbToValMap = PhysRegBBValDefIter->second;
    MBBNoToValueMap::iterator mbbToValMapIter = mbbToValMap.find(MBBNo);
    if (mbbToValMapIter != mbbToValMap.end()) {
      assert((mbbToValMapIter->second.first != 0) &&
             "Found incorrect size of physical register");
      return mbbToValMapIter->second.second;
    }
  }
  // MachineBasicBlock with MBBNo does not define SuperReg.
  return nullptr;
}

// Get size of PhysReg last defined in MBBNo.
// NOTE: If this function is called while raising MBBNo, this returns a size
// of PhysReg most recently defined during the translation of the block numbered
// MBBNo. If this function is called after raising MBBNo, this returns the size
// of PhysReg last defined in MBBNo.

unsigned X86RaisedValueTracker::getInBlockPhysRegSize(unsigned int PhysReg,
                                                      int MBBNo) {
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);

  // TODO : Support outside of GPRs need to be implemented.
  // Find the per-block definitions SuperReg
  PhysRegMBBValueDefMap::iterator PhysRegBBValDefIter =
      physRegDefsInMBB.find(SuperReg);
  // If per-block definition map exists
  if (PhysRegBBValDefIter != physRegDefsInMBB.end()) {
    // Find if there is a definition in MBB with number MBBNo
    MBBNoToValueMap mbbToValMap = PhysRegBBValDefIter->second;
    MBBNoToValueMap::iterator mbbToValMapIter = mbbToValMap.find(MBBNo);
    if (mbbToValMapIter != mbbToValMap.end()) {
      assert((mbbToValMapIter->second.first != 0) &&
             "Found incorrect size of physical register");
      return mbbToValMapIter->second.first;
    }
  }
  // MachineBasicBlock with MBBNo does not define SuperReg.
  return 0;
}

// Get the reaching definition of PhysReg. This function looks for
// reaching definition in block MBBNo. If not found, walks its predecessors
// to find all reaching definitions. If the reaching definitions are different
// the register is promoted to a stack slot. In other words, a stack slot is
// created, all the reaching definitions are stored in the basic blocks that
// define them. In the current basic block, use of this register is raised
// as load from the the stack slot.
Value *X86RaisedValueTracker::getReachingDef(unsigned int PhysReg, int MBBNo) {
  MachineFunction &MF = x86MIRaiser->getMF();
  LLVMContext &Ctxt(MF.getFunction().getContext());
  // Always convert PhysReg to the 64-bit version.
  unsigned int SuperReg = x86MIRaiser->find64BitSuperReg(PhysReg);
  Value *RetValue = nullptr;

  std::vector<std::pair<int, Value *>> ReachingDefs;
  // Look for the most recent definition of SuperReg in current block.
  const std::pair<int, Value *> LocalDef =
      getInBlockReachingDef(SuperReg, MBBNo);

  if (LocalDef.second != nullptr) {
    assert((LocalDef.first == MBBNo) && "Inconsistent local def info found");
    RetValue = LocalDef.second;
  } else {
    const ModuleRaiser *MR = x86MIRaiser->getModuleRaiser();
    ReachingDefs = getGlobalReachingDefs(PhysReg, MBBNo);
    // If there are more than one distinct incoming reaching defs
    if (ReachingDefs.size() > 1) {
      // 1. Allocate 64-bit stack slot
      // 2. store each of the incoming values in that stack slot. cast the value
      // as needed.
      // 3. load from the stack slot
      // 4. Return loaded value - RetValue

      // 1. Allocate 64-bit stack slot
      const DataLayout &DL = MR->getModule()->getDataLayout();
      unsigned allocaAddrSpace = DL.getAllocaAddrSpace();
      Type *AllocTy = Type::getInt64Ty(Ctxt);
      unsigned int typeAlignment = DL.getPrefTypeAlignment(AllocTy);

      // Create alloca instruction to allocate stack slot
      AllocaInst *Alloca =
          new AllocaInst(AllocTy, allocaAddrSpace, 0, typeAlignment, "");

      // Create a stack slot associated with the alloca instruction of size 8
      unsigned int StackFrameIndex = MF.getFrameInfo().CreateStackObject(
          typeAlignment, DL.getPrefTypeAlignment(AllocTy),
          false /* isSpillSlot */, Alloca);

      // Compute size of new stack object.
      const MachineFrameInfo &MFI = MF.getFrameInfo();
      // Size of currently allocated object size
      int64_t ObjectSize = MFI.getObjectSize(StackFrameIndex);
      // Get the offset of the top of stack. Note that stack objects in MFI are
      // not sorted by offset. So we need to walk the stack objects to find the
      // offset of the top stack object.
      int64_t StackTopOffset = 0;
      for (int StackIndex = MFI.getObjectIndexBegin();
           StackIndex < MFI.getObjectIndexEnd(); StackIndex++) {
        int64_t ObjOffset = MFI.getObjectOffset(StackIndex);
        if (ObjOffset < StackTopOffset)
          StackTopOffset = ObjOffset;
      }
      int64_t Offset = StackTopOffset - ObjectSize;

      // Set object size.
      MF.getFrameInfo().setObjectOffset(StackFrameIndex, Offset);

      // Add the alloca instruction to entry block
      x86MIRaiser->insertAllocaInEntryBlock(Alloca);

      // If PhysReg is defined in MBBNo, store the defined value in the
      // newly created stack slot.
      std::pair<int, Value *> MBBNoRDPair =
          getInBlockReachingDef(PhysReg, MBBNo);
      Value *DefValue = MBBNoRDPair.second;
      if (DefValue != nullptr) {
        StoreInst *StInst = new StoreInst(DefValue, Alloca);
        x86MIRaiser->getRaisedFunction()
            ->getEntryBlock()
            .getInstList()
            .push_back(StInst);
      }
      // The store instruction simply stores value defined on stack. No defines
      // are affected. So, no PhysReg to SSA mapping needs to be updated.

      // 2. Store each of the reaching definitions at the end of corresponding
      // blocks that define them in that stack slot. Cast the value as needed.
      for (auto const &MBBVal : ReachingDefs) {
        // Find the BasicBlock corresponding to MachineBasicBlock in MBBVal
        // map.
        if (MBBVal.second == nullptr) {
          // This is an incoming edge from a block that is not yet
          // raised. Record this in the set of incomplete promotions that will
          // be handled after all blocks are raised.
          x86MIRaiser->recordDefsToPromote(PhysReg, MBBVal.first, Alloca);
        } else {
          StoreInst *StInst = x86MIRaiser->promotePhysregToStackSlot(
              PhysReg, MBBVal.second, MBBVal.first, Alloca);
          assert(StInst != nullptr &&
                 "Failed to promote reaching definition to stack slot");
        }
      }
      // 3. load from the stack slot for use in current block
      Instruction *LdReachingVal = new LoadInst(Alloca);
      // Insert load instruction
      x86MIRaiser->getRaisedBasicBlock(MF.getBlockNumbered(MBBNo))
          ->getInstList()
          .push_back(LdReachingVal);
      // Stack slots are always 64-bit. So, make sure that the loaded value has
      // the type that can be represented by PhysReg.
      Type *RegType = (isEflagBit(PhysReg))
                          ? Type::getInt1Ty(Ctxt)
                          : x86MIRaiser->getPhysRegType(PhysReg);
      Type *LdReachingValType = LdReachingVal->getType();
      assert(LdReachingValType->isIntegerTy() &&
             "Unhandled type mismatch of reaching register definition");
      if (RegType != LdReachingValType) {
        // Create cast instruction
        Instruction *CInst = CastInst::Create(
            CastInst::getCastOpcode(LdReachingVal, false, RegType, false),
            LdReachingVal, RegType);
        // Insert the cast instruction
        x86MIRaiser->getRaisedBasicBlock(MF.getBlockNumbered(MBBNo))
            ->getInstList()
            .push_back(CInst);
        LdReachingVal = CInst;
      }
      RetValue = LdReachingVal;
      // Record that PhysReg is now defined as load from stack location in
      // current MBB with MBBNo.
      setPhysRegSSAValue(PhysReg, MBBNo, RetValue);
    } else if (ReachingDefs.size() == 1)
      // Just return the value of the single reaching definition
      RetValue = ReachingDefs[0].second;
  }

  return RetValue;
}

// Set the value of FlagBit to BitVal based on the value of Result.
// If the test corresponding to FlagBit is true, it is set, else it is cleared.
// MBBNo is the MachineBasicBlock number in which the translation is being done
// that affects this flag change.
bool X86RaisedValueTracker::testAndSetEflagSSAValue(unsigned int FlagBit,
                                                    int MBBNo, Value *TestVal) {
  assert((FlagBit >= X86RegisterUtils::EFLAGS::CF) &&
         (FlagBit < X86RegisterUtils::EFLAGS::UNDEFINED) &&
         "Unknown EFLAGS bit specified");

  MachineFunction &MF = x86MIRaiser->getMF();
  LLVMContext &Ctx = MF.getFunction().getContext();

  BasicBlock *RaisedBB =
      x86MIRaiser->getRaisedBasicBlock(MF.getBlockNumbered(MBBNo));

  unsigned int ResTyNumBits = TestVal->getType()->getPrimitiveSizeInBits();
  Value *ZeroVal = ConstantInt::get(Ctx, APInt(ResTyNumBits, 0));
  switch (FlagBit) {
  case X86RegisterUtils::EFLAGS::ZF: {
    // Set ZF - test if SubInst is zero
    Instruction *ZFTest =
        new ICmpInst(CmpInst::Predicate::ICMP_EQ, TestVal, ZeroVal,
                     X86RegisterUtils::getEflagName(FlagBit));

    RaisedBB->getInstList().push_back(ZFTest);
    physRegDefsInMBB[FlagBit][MBBNo].second = ZFTest;
  } break;
  case X86RegisterUtils::EFLAGS::SF: {
    // Set SF - test if SubInst is signed
    Value *ShiftVal = ConstantInt::get(Ctx, APInt(ResTyNumBits, 1));
    // Compute (1 << ResTyNumBits - 1)
    Value *HighBitSetVal =
        ConstantInt::get(Ctx, APInt(ResTyNumBits, ResTyNumBits - 1));
    Instruction *ShiftLeft = BinaryOperator::CreateShl(ShiftVal, HighBitSetVal);
    RaisedBB->getInstList().push_back(ShiftLeft);

    // Create the instruction
    //      and SubInst, ShiftLeft
    Instruction *AndInst = BinaryOperator::CreateAnd(ShiftLeft, TestVal);
    RaisedBB->getInstList().push_back(AndInst);
    // Compare result of logical and operation to find if bit 31 is set SF
    // accordingly
    Instruction *SFTest =
        new ICmpInst(CmpInst::Predicate::ICMP_EQ, AndInst, ShiftLeft,
                     X86RegisterUtils::getEflagName(FlagBit));
    RaisedBB->getInstList().push_back(SFTest);
    physRegDefsInMBB[FlagBit][MBBNo].second = SFTest;
  } break;
  case X86RegisterUtils::EFLAGS::CF: {
    // Set CF to 0 - test if SubInst is zero
    // NOTE: This is only a partial test to set CF. This only implements setting
    // of CF if source of NEG is 0. Other cases need to be added.
    Instruction *CFTest =
        new ICmpInst(CmpInst::Predicate::ICMP_NE, TestVal, ZeroVal,
                     X86RegisterUtils::getEflagName(FlagBit));

    RaisedBB->getInstList().push_back(CFTest);
    physRegDefsInMBB[FlagBit][MBBNo].second = CFTest;
  } break;
  // TODO: Add code to test for other flags
  default:
    assert(false && "Unhandled EFLAGS bit specified");
  }
  // EFLAGS bit size is 1
  physRegDefsInMBB[FlagBit][MBBNo].first = 1;
  return true;
}

// Set FlagBit to 1 if Set is true else to 0.
bool X86RaisedValueTracker::setEflagValue(unsigned int FlagBit, int MBBNo,
                                          bool Set) {
  assert((FlagBit >= X86RegisterUtils::EFLAGS::CF) &&
         (FlagBit < X86RegisterUtils::EFLAGS::UNDEFINED) &&
         "Unknown EFLAGS bit specified");
  LLVMContext &Ctx = x86MIRaiser->getMF().getFunction().getContext();
  Value *Val = Set ? ConstantInt::getTrue(Ctx) : ConstantInt::getFalse(Ctx);
  Val->setName(X86RegisterUtils::getEflagName(FlagBit));
  physRegDefsInMBB[FlagBit][MBBNo].second = Val;
  // EFLAGS bit size is 1
  physRegDefsInMBB[FlagBit][MBBNo].first = 1;
  return true;
}

// Call getReachingDef.
Value *X86RaisedValueTracker::getEflagReachingDef(unsigned int FlagBit,
                                                  int MBBNo) {
  assert((FlagBit >= X86RegisterUtils::EFLAGS::CF) &&
         (FlagBit < X86RegisterUtils::EFLAGS::UNDEFINED) &&
         "Unknown EFLAGS bit specified");
  return getReachingDef(FlagBit, MBBNo);
}
