
Funkempfaenger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000003f0  00000484  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080010a  0080010a  0000048e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000048e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004c0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000188  00000000  00000000  00000500  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000132f  00000000  00000000  00000688  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000515  00000000  00000000  000019b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a54  00000000  00000000  00001ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003d4  00000000  00000000  00002920  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000503  00000000  00000000  00002cf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a4b  00000000  00000000  000031f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000158  00000000  00000000  00003c42  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	83 c0       	rjmp	.+262    	; 0x114 <__vector_3>
   e:	00 00       	nop
  10:	8b c0       	rjmp	.+278    	; 0x128 <__vector_4>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	43 c0       	rjmp	.+134    	; 0xc8 <__vector_16>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e0 ef       	ldi	r30, 0xF0	; 240
  a0:	f3 e0       	ldi	r31, 0x03	; 3
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	aa 30       	cpi	r26, 0x0A	; 10
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	aa e0       	ldi	r26, 0x0A	; 10
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a4 31       	cpi	r26, 0x14	; 20
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	6a d0       	rcall	.+212    	; 0x198 <main>
  c4:	93 c1       	rjmp	.+806    	; 0x3ec <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <__vector_16>:
uint8_t tx_address[5] = {0xD7,0xD7,0xD7,0xD7,0xD7};
uint8_t rx_address[5] = {0xE7,0xE7,0xE7,0xE7,0xE7};
extern volatile int tombler = 0;
	
/* ------------------------------------------------------------------------- */
ISR (TIMER0_OVF_vect){
  c8:	1f 92       	push	r1
  ca:	0f 92       	push	r0
  cc:	0f b6       	in	r0, 0x3f	; 63
  ce:	0f 92       	push	r0
  d0:	11 24       	eor	r1, r1
  d2:	2f 93       	push	r18
  d4:	8f 93       	push	r24
  d6:	9f 93       	push	r25

	tombler = tombler + 1;
  d8:	80 91 0a 01 	lds	r24, 0x010A
  dc:	90 91 0b 01 	lds	r25, 0x010B
  e0:	01 96       	adiw	r24, 0x01	; 1
  e2:	90 93 0b 01 	sts	0x010B, r25
  e6:	80 93 0a 01 	sts	0x010A, r24
	if(tombler == 300){
  ea:	80 91 0a 01 	lds	r24, 0x010A
  ee:	90 91 0b 01 	lds	r25, 0x010B
  f2:	8c 32       	cpi	r24, 0x2C	; 44
  f4:	91 40       	sbci	r25, 0x01	; 1
  f6:	31 f4       	brne	.+12     	; 0x104 <__vector_16+0x3c>
		if ( (data_array[5] & 0x80) == 1 ){
	
			PORTB |= ~PORTB4;
	
		}
		else{ PORTB &= ~(1<<PORTB4);}
  f8:	c4 98       	cbi	0x18, 4	; 24
		if ( (data_array[5] & 0x40) == 1 ){
	
			PORTB |= ~PORTB5;
	
		}
		else{ PORTB &= ~(1<<PORTB5);}
  fa:	c5 98       	cbi	0x18, 5	; 24
		
		tombler = 0;
  fc:	10 92 0b 01 	sts	0x010B, r1
 100:	10 92 0a 01 	sts	0x010A, r1
		
	}
	
}
 104:	9f 91       	pop	r25
 106:	8f 91       	pop	r24
 108:	2f 91       	pop	r18
 10a:	0f 90       	pop	r0
 10c:	0f be       	out	0x3f, r0	; 63
 10e:	0f 90       	pop	r0
 110:	1f 90       	pop	r1
 112:	18 95       	reti

00000114 <__vector_3>:

/* ------------------------------------------------------------------------- */

ISR(INT2_vect){
 114:	1f 92       	push	r1
 116:	0f 92       	push	r0
 118:	0f b6       	in	r0, 0x3f	; 63
 11a:	0f 92       	push	r0
 11c:	11 24       	eor	r1, r1
	
	//forwardsecure();
	
}
 11e:	0f 90       	pop	r0
 120:	0f be       	out	0x3f, r0	; 63
 122:	0f 90       	pop	r0
 124:	1f 90       	pop	r1
 126:	18 95       	reti

00000128 <__vector_4>:

/* ------------------------------------------------------------------------- */

ISR(INT3_vect){
 128:	1f 92       	push	r1
 12a:	0f 92       	push	r0
 12c:	0f b6       	in	r0, 0x3f	; 63
 12e:	0f 92       	push	r0
 130:	11 24       	eor	r1, r1
	
	//backwardsecure();
	
}
 132:	0f 90       	pop	r0
 134:	0f be       	out	0x3f, r0	; 63
 136:	0f 90       	pop	r0
 138:	1f 90       	pop	r1
 13a:	18 95       	reti

0000013c <twi_transmit>:
// Version:	 1.1
//////////////////////////////////////////

void twi_transmit(int twi_adress, char mode, int data){
	//Shift to left due to 7Bit Adress Format. Right Bit -> R/W Bit
	twi_adress = (twi_adress << 0x01);
 13c:	9c 01       	movw	r18, r24
 13e:	22 0f       	add	r18, r18
 140:	33 1f       	adc	r19, r19
	
	//TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);										// Startcondition senden
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWEA);										// Startcondition senden
 142:	84 e6       	ldi	r24, 0x64	; 100
 144:	80 93 74 00 	sts	0x0074, r24
	//PORTF |= (1<<PORTD0);
	while (!(TWCR &(1<<TWINT)));												// Warten bis gesendet
 148:	e4 e7       	ldi	r30, 0x74	; 116
 14a:	f0 e0       	ldi	r31, 0x00	; 0
 14c:	90 81       	ld	r25, Z
 14e:	99 23       	and	r25, r25
 150:	ec f7       	brge	.-6      	; 0x14c <twi_transmit+0x10>
	//PORTF &= ~(1<<PORTD0);

		
	TWDR = twi_adress;																// Adresse Laden
 152:	20 93 73 00 	sts	0x0073, r18
	TWCR = (1<<TWINT) | (1<<TWEN);												// Senden beginnen
 156:	84 e8       	ldi	r24, 0x84	; 132
 158:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR &(1<<TWINT)));												// Warten bis gesendet
 15c:	e4 e7       	ldi	r30, 0x74	; 116
 15e:	f0 e0       	ldi	r31, 0x00	; 0
 160:	80 81       	ld	r24, Z
 162:	88 23       	and	r24, r24
 164:	ec f7       	brge	.-6      	; 0x160 <twi_transmit+0x24>
		
	TWDR = data;																// Datenbyte 1 Laden
 166:	40 93 73 00 	sts	0x0073, r20
	TWCR = (1<<TWINT) | (1<<TWEN);												// Senden beginnen
 16a:	84 e8       	ldi	r24, 0x84	; 132
 16c:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR &(1<<TWINT)));												// Warten bis gesendet
 170:	e4 e7       	ldi	r30, 0x74	; 116
 172:	f0 e0       	ldi	r31, 0x00	; 0
 174:	80 81       	ld	r24, Z
 176:	88 23       	and	r24, r24
 178:	ec f7       	brge	.-6      	; 0x174 <twi_transmit+0x38>

	TWDR = 0xBB;																// Datenbyte 2 Laden
 17a:	8b eb       	ldi	r24, 0xBB	; 187
 17c:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);												// Senden beginnen
 180:	84 e8       	ldi	r24, 0x84	; 132
 182:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR &(1<<TWINT)));												// Warten bis gesendet
 186:	e4 e7       	ldi	r30, 0x74	; 116
 188:	f0 e0       	ldi	r31, 0x00	; 0
 18a:	80 81       	ld	r24, Z
 18c:	88 23       	and	r24, r24
 18e:	ec f7       	brge	.-6      	; 0x18a <twi_transmit+0x4e>

	//TWDR = (data & 0x00FF);														// Datenbyte 3 Laden
	//TWCR = (1<<TWINT) | (1<<TWEN);												// Senden beginnen
	//while (!(TWCR &(1<<TWINT)));												// Warten bis gesendet

	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);										// Stopcondition senden
 190:	84 e9       	ldi	r24, 0x94	; 148
 192:	80 93 74 00 	sts	0x0074, r24
 196:	08 95       	ret

00000198 <main>:

/* ------------------------------------------------------------------------- */

int main(){
	
	DDRF = 0xFF;
 198:	8f ef       	ldi	r24, 0xFF	; 255
 19a:	80 93 61 00 	sts	0x0061, r24
	PORTF = 0x01;
 19e:	91 e0       	ldi	r25, 0x01	; 1
 1a0:	90 93 62 00 	sts	0x0062, r25
	DDRC = 0xFF;
 1a4:	84 bb       	out	0x14, r24	; 20
	PORTC = 0x00;
 1a6:	15 ba       	out	0x15, r1	; 21
	DDRA = 0x00;
 1a8:	1a ba       	out	0x1a, r1	; 26
	PORTA = 0x00;
 1aa:	1b ba       	out	0x1b, r1	; 27
	DDRB = 0xFF;
 1ac:	87 bb       	out	0x17, r24	; 23
	PORTB = 0x00;
 1ae:	18 ba       	out	0x18, r1	; 24
	
	TCCR0 |= (1<<CS00) | (1<<CS02);												// Taktteiler um den Faktor 1024
 1b0:	83 b7       	in	r24, 0x33	; 51
 1b2:	85 60       	ori	r24, 0x05	; 5
 1b4:	83 bf       	out	0x33, r24	; 51
	EIMSK = (1<<INT2) | (1<<INT3);												// Interrupt auf INT2 und 3 aktivieren
 1b6:	8c e0       	ldi	r24, 0x0C	; 12
 1b8:	89 bf       	out	0x39, r24	; 57
	EICRA = (1<<ISC21) | (0<<ISC20) | (1<<ISC31) | (0<<ISC30);					// Auf negative flanke triggern beim interrupt
 1ba:	80 ea       	ldi	r24, 0xA0	; 160
 1bc:	80 93 6a 00 	sts	0x006A, r24
	TIMSK |= (1<<TOIE0);														// Timer interrupt aktivieren
 1c0:	87 b7       	in	r24, 0x37	; 55
 1c2:	81 60       	ori	r24, 0x01	; 1
 1c4:	87 bf       	out	0x37, r24	; 55
	sei();																		// Globale Interrupts beim Atmega128a aktivieren
 1c6:	78 94       	sei
	
	nrf24_init();																// Funkmodul Initialisieren
 1c8:	26 d0       	rcall	.+76     	; 0x216 <nrf24_init>
	nrf24_config(2,6);															// Den Chanel vom Funkmodul wählen und Anzahl der Byte zum übertragen angeben
 1ca:	66 e0       	ldi	r22, 0x06	; 6
 1cc:	82 e0       	ldi	r24, 0x02	; 2
 1ce:	8e d0       	rcall	.+284    	; 0x2ec <nrf24_config>
	nrf24_tx_address(tx_address);												// Sendeadresse festlegen ( Muss mit empfängeradresse(rx) des anden geräts übereinstimmen)
 1d0:	85 e0       	ldi	r24, 0x05	; 5
 1d2:	91 e0       	ldi	r25, 0x01	; 1
 1d4:	dc d0       	rcall	.+440    	; 0x38e <nrf24_tx_address>
	nrf24_rx_address(rx_address);												// Empfangsadresse festlegen ( Muss mit sendeadresse(tx) des anden geräts übereinstimmen)
 1d6:	80 e0       	ldi	r24, 0x00	; 0
 1d8:	91 e0       	ldi	r25, 0x01	; 1
 1da:	cb d0       	rcall	.+406    	; 0x372 <nrf24_rx_address>
	TWBR |= 100;
 1dc:	e0 e7       	ldi	r30, 0x70	; 112
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	84 66       	ori	r24, 0x64	; 100
 1e4:	80 83       	st	Z, r24


	while(1) {
		
	twi_transmit(0x0A, data_array[2], 0xF0);		
 1e6:	cd e0       	ldi	r28, 0x0D	; 13
 1e8:	d1 e0       	ldi	r29, 0x01	; 1
 1ea:	40 ef       	ldi	r20, 0xF0	; 240
 1ec:	50 e0       	ldi	r21, 0x00	; 0
 1ee:	6a 81       	ldd	r22, Y+2	; 0x02
 1f0:	8a e0       	ldi	r24, 0x0A	; 10
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	a3 df       	rcall	.-186    	; 0x13c <twi_transmit>
	twi_transmit(0x0B, data_array[2], 0xF0);
 1f6:	40 ef       	ldi	r20, 0xF0	; 240
 1f8:	50 e0       	ldi	r21, 0x00	; 0
 1fa:	6a 81       	ldd	r22, Y+2	; 0x02
 1fc:	8b e0       	ldi	r24, 0x0B	; 11
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	9d df       	rcall	.-198    	; 0x13c <twi_transmit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 202:	2f ef       	ldi	r18, 0xFF	; 255
 204:	81 ee       	ldi	r24, 0xE1	; 225
 206:	94 e0       	ldi	r25, 0x04	; 4
 208:	21 50       	subi	r18, 0x01	; 1
 20a:	80 40       	sbci	r24, 0x00	; 0
 20c:	90 40       	sbci	r25, 0x00	; 0
 20e:	e1 f7       	brne	.-8      	; 0x208 <main+0x70>
 210:	00 c0       	rjmp	.+0      	; 0x212 <main+0x7a>
 212:	00 00       	nop
 214:	ea cf       	rjmp	.-44     	; 0x1ea <main+0x52>

00000216 <nrf24_init>:
{
    uint8_t rv;
    nrf24_readRegister(OBSERVE_TX,&rv,1);
    rv = rv & 0x0F;
    return rv;
}
 216:	c9 d0       	rcall	.+402    	; 0x3aa <nrf24_setupPins>
 218:	80 e0       	ldi	r24, 0x00	; 0
 21a:	cd d0       	rcall	.+410    	; 0x3b6 <nrf24_ce_digitalWrite>
 21c:	81 e0       	ldi	r24, 0x01	; 1
 21e:	d1 c0       	rjmp	.+418    	; 0x3c2 <nrf24_csn_digitalWrite>
 220:	08 95       	ret

00000222 <spi_transfer>:
 222:	ef 92       	push	r14
 224:	ff 92       	push	r15
 226:	1f 93       	push	r17
 228:	cf 93       	push	r28
 22a:	df 93       	push	r29
 22c:	e8 2e       	mov	r14, r24
 22e:	80 e0       	ldi	r24, 0x00	; 0
 230:	ce d0       	rcall	.+412    	; 0x3ce <nrf24_sck_digitalWrite>
 232:	c7 e0       	ldi	r28, 0x07	; 7
 234:	d0 e0       	ldi	r29, 0x00	; 0
 236:	10 e0       	ldi	r17, 0x00	; 0
 238:	f1 2c       	mov	r15, r1
 23a:	97 01       	movw	r18, r14
 23c:	0c 2e       	mov	r0, r28
 23e:	02 c0       	rjmp	.+4      	; 0x244 <spi_transfer+0x22>
 240:	35 95       	asr	r19
 242:	27 95       	ror	r18
 244:	0a 94       	dec	r0
 246:	e2 f7       	brpl	.-8      	; 0x240 <spi_transfer+0x1e>
 248:	20 ff       	sbrs	r18, 0
 24a:	03 c0       	rjmp	.+6      	; 0x252 <spi_transfer+0x30>
 24c:	81 e0       	ldi	r24, 0x01	; 1
 24e:	c5 d0       	rcall	.+394    	; 0x3da <nrf24_mosi_digitalWrite>
 250:	02 c0       	rjmp	.+4      	; 0x256 <spi_transfer+0x34>
 252:	80 e0       	ldi	r24, 0x00	; 0
 254:	c2 d0       	rcall	.+388    	; 0x3da <nrf24_mosi_digitalWrite>
 256:	81 e0       	ldi	r24, 0x01	; 1
 258:	ba d0       	rcall	.+372    	; 0x3ce <nrf24_sck_digitalWrite>
 25a:	11 0f       	add	r17, r17
 25c:	c4 d0       	rcall	.+392    	; 0x3e6 <nrf24_miso_digitalRead>
 25e:	81 11       	cpse	r24, r1
 260:	11 60       	ori	r17, 0x01	; 1
 262:	80 e0       	ldi	r24, 0x00	; 0
 264:	b4 d0       	rcall	.+360    	; 0x3ce <nrf24_sck_digitalWrite>
 266:	21 97       	sbiw	r28, 0x01	; 1
 268:	40 f7       	brcc	.-48     	; 0x23a <spi_transfer+0x18>
 26a:	81 2f       	mov	r24, r17
 26c:	df 91       	pop	r29
 26e:	cf 91       	pop	r28
 270:	1f 91       	pop	r17
 272:	ff 90       	pop	r15
 274:	ef 90       	pop	r14
 276:	08 95       	ret

00000278 <nrf24_transmitSync>:
 278:	0f 93       	push	r16
 27a:	1f 93       	push	r17
 27c:	cf 93       	push	r28
 27e:	df 93       	push	r29
 280:	66 23       	and	r22, r22
 282:	69 f0       	breq	.+26     	; 0x29e <nrf24_transmitSync+0x26>
 284:	ec 01       	movw	r28, r24
 286:	61 50       	subi	r22, 0x01	; 1
 288:	06 2f       	mov	r16, r22
 28a:	10 e0       	ldi	r17, 0x00	; 0
 28c:	0f 5f       	subi	r16, 0xFF	; 255
 28e:	1f 4f       	sbci	r17, 0xFF	; 255
 290:	08 0f       	add	r16, r24
 292:	19 1f       	adc	r17, r25
 294:	89 91       	ld	r24, Y+
 296:	c5 df       	rcall	.-118    	; 0x222 <spi_transfer>
 298:	c0 17       	cp	r28, r16
 29a:	d1 07       	cpc	r29, r17
 29c:	d9 f7       	brne	.-10     	; 0x294 <nrf24_transmitSync+0x1c>
 29e:	df 91       	pop	r29
 2a0:	cf 91       	pop	r28
 2a2:	1f 91       	pop	r17
 2a4:	0f 91       	pop	r16
 2a6:	08 95       	ret

000002a8 <nrf24_configRegister>:
 2a8:	cf 93       	push	r28
 2aa:	df 93       	push	r29
 2ac:	c8 2f       	mov	r28, r24
 2ae:	d6 2f       	mov	r29, r22
 2b0:	80 e0       	ldi	r24, 0x00	; 0
 2b2:	87 d0       	rcall	.+270    	; 0x3c2 <nrf24_csn_digitalWrite>
 2b4:	8c 2f       	mov	r24, r28
 2b6:	8f 71       	andi	r24, 0x1F	; 31
 2b8:	80 62       	ori	r24, 0x20	; 32
 2ba:	b3 df       	rcall	.-154    	; 0x222 <spi_transfer>
 2bc:	8d 2f       	mov	r24, r29
 2be:	b1 df       	rcall	.-158    	; 0x222 <spi_transfer>
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	7f d0       	rcall	.+254    	; 0x3c2 <nrf24_csn_digitalWrite>
 2c4:	df 91       	pop	r29
 2c6:	cf 91       	pop	r28
 2c8:	08 95       	ret

000002ca <nrf24_powerUpRx>:
 2ca:	80 e0       	ldi	r24, 0x00	; 0
 2cc:	7a d0       	rcall	.+244    	; 0x3c2 <nrf24_csn_digitalWrite>
 2ce:	82 ee       	ldi	r24, 0xE2	; 226
 2d0:	a8 df       	rcall	.-176    	; 0x222 <spi_transfer>
 2d2:	81 e0       	ldi	r24, 0x01	; 1
 2d4:	76 d0       	rcall	.+236    	; 0x3c2 <nrf24_csn_digitalWrite>
 2d6:	60 e7       	ldi	r22, 0x70	; 112
 2d8:	87 e0       	ldi	r24, 0x07	; 7
 2da:	e6 df       	rcall	.-52     	; 0x2a8 <nrf24_configRegister>
 2dc:	80 e0       	ldi	r24, 0x00	; 0
 2de:	6b d0       	rcall	.+214    	; 0x3b6 <nrf24_ce_digitalWrite>
 2e0:	6b e0       	ldi	r22, 0x0B	; 11
 2e2:	80 e0       	ldi	r24, 0x00	; 0
 2e4:	e1 df       	rcall	.-62     	; 0x2a8 <nrf24_configRegister>
 2e6:	81 e0       	ldi	r24, 0x01	; 1
 2e8:	66 c0       	rjmp	.+204    	; 0x3b6 <nrf24_ce_digitalWrite>
 2ea:	08 95       	ret

000002ec <nrf24_config>:
 2ec:	60 93 13 01 	sts	0x0113, r22
 2f0:	68 2f       	mov	r22, r24
 2f2:	85 e0       	ldi	r24, 0x05	; 5
 2f4:	d9 df       	rcall	.-78     	; 0x2a8 <nrf24_configRegister>
 2f6:	60 e0       	ldi	r22, 0x00	; 0
 2f8:	81 e1       	ldi	r24, 0x11	; 17
 2fa:	d6 df       	rcall	.-84     	; 0x2a8 <nrf24_configRegister>
 2fc:	60 91 13 01 	lds	r22, 0x0113
 300:	82 e1       	ldi	r24, 0x12	; 18
 302:	d2 df       	rcall	.-92     	; 0x2a8 <nrf24_configRegister>
 304:	60 e0       	ldi	r22, 0x00	; 0
 306:	83 e1       	ldi	r24, 0x13	; 19
 308:	cf df       	rcall	.-98     	; 0x2a8 <nrf24_configRegister>
 30a:	60 e0       	ldi	r22, 0x00	; 0
 30c:	84 e1       	ldi	r24, 0x14	; 20
 30e:	cc df       	rcall	.-104    	; 0x2a8 <nrf24_configRegister>
 310:	60 e0       	ldi	r22, 0x00	; 0
 312:	85 e1       	ldi	r24, 0x15	; 21
 314:	c9 df       	rcall	.-110    	; 0x2a8 <nrf24_configRegister>
 316:	60 e0       	ldi	r22, 0x00	; 0
 318:	86 e1       	ldi	r24, 0x16	; 22
 31a:	c6 df       	rcall	.-116    	; 0x2a8 <nrf24_configRegister>
 31c:	66 e0       	ldi	r22, 0x06	; 6
 31e:	86 e0       	ldi	r24, 0x06	; 6
 320:	c3 df       	rcall	.-122    	; 0x2a8 <nrf24_configRegister>
 322:	68 e0       	ldi	r22, 0x08	; 8
 324:	80 e0       	ldi	r24, 0x00	; 0
 326:	c0 df       	rcall	.-128    	; 0x2a8 <nrf24_configRegister>
 328:	63 e0       	ldi	r22, 0x03	; 3
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	bd df       	rcall	.-134    	; 0x2a8 <nrf24_configRegister>
 32e:	63 e0       	ldi	r22, 0x03	; 3
 330:	82 e0       	ldi	r24, 0x02	; 2
 332:	ba df       	rcall	.-140    	; 0x2a8 <nrf24_configRegister>
 334:	6f e4       	ldi	r22, 0x4F	; 79
 336:	84 e0       	ldi	r24, 0x04	; 4
 338:	b7 df       	rcall	.-146    	; 0x2a8 <nrf24_configRegister>
 33a:	60 e0       	ldi	r22, 0x00	; 0
 33c:	8c e1       	ldi	r24, 0x1C	; 28
 33e:	b4 df       	rcall	.-152    	; 0x2a8 <nrf24_configRegister>
 340:	c4 cf       	rjmp	.-120    	; 0x2ca <nrf24_powerUpRx>
 342:	08 95       	ret

00000344 <nrf24_writeRegister>:
    nrf24_csn_digitalWrite(HIGH);
}

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
 344:	0f 93       	push	r16
 346:	1f 93       	push	r17
 348:	cf 93       	push	r28
 34a:	df 93       	push	r29
 34c:	c8 2f       	mov	r28, r24
 34e:	8b 01       	movw	r16, r22
 350:	d4 2f       	mov	r29, r20
    nrf24_csn_digitalWrite(LOW);
 352:	80 e0       	ldi	r24, 0x00	; 0
 354:	36 d0       	rcall	.+108    	; 0x3c2 <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
 356:	8c 2f       	mov	r24, r28
 358:	8f 71       	andi	r24, 0x1F	; 31
 35a:	80 62       	ori	r24, 0x20	; 32
 35c:	62 df       	rcall	.-316    	; 0x222 <spi_transfer>
    nrf24_transmitSync(value,len);
 35e:	6d 2f       	mov	r22, r29
 360:	c8 01       	movw	r24, r16
 362:	8a df       	rcall	.-236    	; 0x278 <nrf24_transmitSync>
    nrf24_csn_digitalWrite(HIGH);
 364:	81 e0       	ldi	r24, 0x01	; 1
 366:	2d d0       	rcall	.+90     	; 0x3c2 <nrf24_csn_digitalWrite>
}
 368:	df 91       	pop	r29
 36a:	cf 91       	pop	r28
 36c:	1f 91       	pop	r17
 36e:	0f 91       	pop	r16
 370:	08 95       	ret

00000372 <nrf24_rx_address>:
    nrf24_powerUpRx();
}

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
 372:	cf 93       	push	r28
 374:	df 93       	push	r29
 376:	ec 01       	movw	r28, r24
    nrf24_ce_digitalWrite(LOW);
 378:	80 e0       	ldi	r24, 0x00	; 0
 37a:	1d d0       	rcall	.+58     	; 0x3b6 <nrf24_ce_digitalWrite>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
 37c:	45 e0       	ldi	r20, 0x05	; 5
 37e:	be 01       	movw	r22, r28
 380:	8b e0       	ldi	r24, 0x0B	; 11
 382:	e0 df       	rcall	.-64     	; 0x344 <nrf24_writeRegister>
    nrf24_ce_digitalWrite(HIGH);
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	17 d0       	rcall	.+46     	; 0x3b6 <nrf24_ce_digitalWrite>
}
 388:	df 91       	pop	r29
 38a:	cf 91       	pop	r28
 38c:	08 95       	ret

0000038e <nrf24_tx_address>:
    return payload_len;
}

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
 38e:	cf 93       	push	r28
 390:	df 93       	push	r29
 392:	ec 01       	movw	r28, r24
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
    nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
 394:	45 e0       	ldi	r20, 0x05	; 5
 396:	bc 01       	movw	r22, r24
 398:	8a e0       	ldi	r24, 0x0A	; 10
 39a:	d4 df       	rcall	.-88     	; 0x344 <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
 39c:	45 e0       	ldi	r20, 0x05	; 5
 39e:	be 01       	movw	r22, r28
 3a0:	80 e1       	ldi	r24, 0x10	; 16
 3a2:	d0 df       	rcall	.-96     	; 0x344 <nrf24_writeRegister>
}
 3a4:	df 91       	pop	r29
 3a6:	cf 91       	pop	r28
 3a8:	08 95       	ret

000003aa <nrf24_setupPins>:
#define check_bit(reg,bit) (reg&(1<<bit))

/* ------------------------------------------------------------------------- */
void nrf24_setupPins()
{
    set_bit(DDRE,6); // CE output
 3aa:	16 9a       	sbi	0x02, 6	; 2
    set_bit(DDRB,0); // CSN output
 3ac:	b8 9a       	sbi	0x17, 0	; 23
    set_bit(DDRB,1); // SCK output
 3ae:	b9 9a       	sbi	0x17, 1	; 23
    set_bit(DDRB,2); // MOSI output
 3b0:	ba 9a       	sbi	0x17, 2	; 23
    clr_bit(DDRB,3); // MISO input
 3b2:	bb 98       	cbi	0x17, 3	; 23
 3b4:	08 95       	ret

000003b6 <nrf24_ce_digitalWrite>:
}
/* ------------------------------------------------------------------------- */
void nrf24_ce_digitalWrite(uint8_t state)
{
    if(state)
 3b6:	88 23       	and	r24, r24
 3b8:	11 f0       	breq	.+4      	; 0x3be <nrf24_ce_digitalWrite+0x8>
    {
        set_bit(PORTE,6);
 3ba:	1e 9a       	sbi	0x03, 6	; 3
 3bc:	08 95       	ret
    }
    else
    {
        clr_bit(PORTE,6);
 3be:	1e 98       	cbi	0x03, 6	; 3
 3c0:	08 95       	ret

000003c2 <nrf24_csn_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_csn_digitalWrite(uint8_t state)
{
    if(state)
 3c2:	88 23       	and	r24, r24
 3c4:	11 f0       	breq	.+4      	; 0x3ca <nrf24_csn_digitalWrite+0x8>
    {
        set_bit(PORTB,0);
 3c6:	c0 9a       	sbi	0x18, 0	; 24
 3c8:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,0);
 3ca:	c0 98       	cbi	0x18, 0	; 24
 3cc:	08 95       	ret

000003ce <nrf24_sck_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_sck_digitalWrite(uint8_t state)
{
    if(state)
 3ce:	88 23       	and	r24, r24
 3d0:	11 f0       	breq	.+4      	; 0x3d6 <nrf24_sck_digitalWrite+0x8>
    {
        set_bit(PORTB,1);
 3d2:	c1 9a       	sbi	0x18, 1	; 24
 3d4:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,1);
 3d6:	c1 98       	cbi	0x18, 1	; 24
 3d8:	08 95       	ret

000003da <nrf24_mosi_digitalWrite>:
    }
}
/* ------------------------------------------------------------------------- */
void nrf24_mosi_digitalWrite(uint8_t state)
{
    if(state)
 3da:	88 23       	and	r24, r24
 3dc:	11 f0       	breq	.+4      	; 0x3e2 <nrf24_mosi_digitalWrite+0x8>
    {
        set_bit(PORTB,2);
 3de:	c2 9a       	sbi	0x18, 2	; 24
 3e0:	08 95       	ret
    }
    else
    {
        clr_bit(PORTB,2);
 3e2:	c2 98       	cbi	0x18, 2	; 24
 3e4:	08 95       	ret

000003e6 <nrf24_miso_digitalRead>:
    }
}
/* ------------------------------------------------------------------------- */
uint8_t nrf24_miso_digitalRead()
{
    return check_bit(PINB,3);
 3e6:	86 b3       	in	r24, 0x16	; 22
}
 3e8:	88 70       	andi	r24, 0x08	; 8
 3ea:	08 95       	ret

000003ec <_exit>:
 3ec:	f8 94       	cli

000003ee <__stop_program>:
 3ee:	ff cf       	rjmp	.-2      	; 0x3ee <__stop_program>
