GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\components.v'
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v'
Analyzing Verilog file 'C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v'
Undeclared symbol 'manual_reset', assumed default net type 'wire'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":97)
Undeclared symbol 'COLOR_DS', assumed default net type 'wire'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":109)
WARN  (EX3792) : Literal value 'd50000 truncated to fit in 6 bits("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":183)
WARN  (EX3792) : Literal value 'd500000 truncated to fit in 9 bits("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":188)
WARN  (EX3792) : Literal value 'd500000 truncated to fit in 13 bits("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":193)
Compiling module 'top_module'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":168)
Compiling module 'FREQ_DIVIDER(DIV_WIDTH=32)'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\components.v":13)
WARN  (EX3670) : Actual bit length 6 differs from formal bit length 32 for port 'divider'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":183)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 32 for port 'divider'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":188)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 32 for port 'divider'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":193)
WARN  (EX3073) : Port 'STCP' remains unconnected for this instance("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":114)
Compiling module 'LOAD_CUBE_DATA(GRAPHICS_FILE="mem_cube_test.mem")'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":47)
Compiling module 'ROM(INIT_FILE="mem_cube_test.mem",READ_MODE="B")'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v":1)
Extracting RAM for identifier 'mem'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\memory.v":14)
Compiling module 'LOAD_DATA(DATA_WIDTH=56)'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":31)
Compiling module 'LOAD_DATA(DATA_WIDTH=24)'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":31)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":127)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":147)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":157)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":161)
WARN  (EX1998) : Net 'reset' does not have a driver("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":64)
WARN  (EX1998) : Net 'manual_reset' does not have a driver("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":97)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'frame_number'("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":202)
NOTE  (EX0101) : Current top module is "top_module"
WARN  (EX0211) : The output port "R_DS" of module "LOAD_CUBE_DATA(GRAPHICS_FILE="mem_cube_test.mem")" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":55)
WARN  (EX0211) : The output port "G_DS" of module "LOAD_CUBE_DATA(GRAPHICS_FILE="mem_cube_test.mem")" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":56)
WARN  (EX0211) : The output port "B_DS" of module "LOAD_CUBE_DATA(GRAPHICS_FILE="mem_cube_test.mem")" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":57)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "FREQ_DIVIDER" instantiated to "DIV1" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":185)
WARN  (NL0002) : The module "FREQ_DIVIDER" instantiated to "DIV2" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":190)
WARN  (NL0002) : The module "FREQ_DIVIDER" instantiated to "DIV3" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":195)
WARN  (NL0002) : The module "LOAD_CUBE_DATA" instantiated to "LOADER" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":211)
WARN  (NL0002) : The module "LOAD_DATA" instantiated to "COLORS_REG" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":114)
WARN  (NL0002) : The module "LOAD_DATA" instantiated to "CONTROL_REG" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":103)
WARN  (NL0002) : The module "ROM" instantiated to "MEM1" is swept in optimizing("C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\verilog\sr_components.v":92)
[95%] Generate netlist file "C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\impl\gwsynthesis\Prototype1.vg" completed
[100%] Generate report file "C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\impl\gwsynthesis\Prototype1_syn.rpt.html" completed
GowinSynthesis finish
