// Seed: 1889347589
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2
    , id_17,
    output wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    output supply0 id_12,
    output wand id_13,
    output wor id_14,
    output tri id_15
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  tri1 id_8;
  generate
    assign id_8 = id_5;
  endgenerate
  assign id_0 = {1{1}};
  module_0(
      id_2, id_0, id_5, id_0, id_3, id_8, id_5, id_5, id_3, id_3, id_3, id_8, id_0, id_8, id_0, id_8
  );
  assign id_0 = 1;
endmodule
