// Seed: 1608878513
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    output wire  id_2
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output wand id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5,
    input tri0 id_6,
    input tri id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    input supply0 id_12,
    input wire id_13,
    output wire id_14,
    input tri0 id_15,
    output wor id_16
);
  always_latch
    if (1);
    else #1 id_2 += id_6 - ~1;
  module_0(
      id_6, id_5, id_2
  );
endmodule
