# pipeline
Final project for Fundamental Experiment of Digital Logic and Processor
