// Seed: 12498173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 'h0 : -1 'b0] id_10;
  ;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  tri0  id_7
);
  wire id_9;
  ;
  logic id_10, id_11;
  initial begin : LABEL_0
    id_1 <= (-1);
  end
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10
  );
  assign id_11 = 1'b0;
  tri0  id_12 = -1;
  logic id_13 = 1;
  localparam id_14 = -1;
  parameter id_15 = 1;
endmodule
