<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v</a>
time_elapsed: 0.005s
ram usage: 9680 KB
</pre>
<pre class="log">


fatal: unknown compiler directive &#39;`outfile&#39;
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v:10</a>:17-25:
   | 
   |   file = $fopen(`outfile);
   |                 ^^^^^^^^  


error: Expected expression, found ) instead
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v:10</a>:25-26:
   | 
   |   file = $fopen(`outfile);
   |                         ^ 


fatal: Found closing `end` without an earlier opening `begin`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v:29</a>:1-4:
   | 
   | end
   | ^^^


fatal: Found closing `end` which is not the complement to the previous opening `(`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v:29</a>:1-4:
   | 
   | end
   | ^^^


error: Expected `endmodule`, but found `always` instead
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full_tb.v:31</a>:1-7:
   | 
   | always @(negedge clock)
   | ^^^^^^                 


</pre>
</body>