#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x152f04ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152f05160 .scope module, "Abejaruco_tb" "Abejaruco_tb" 3 9;
 .timescale -9 -12;
v0x142e0dc40_0 .var "clk", 0 0;
v0x142e0dcd0_0 .var/i "i", 31 0;
v0x142e0dd60_0 .var "reset", 0 0;
S_0x152f064c0 .scope module, "uut" "Abejaruco" 3 19, 4 29 0, S_0x152f05160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
P_0x152f3ef20 .param/str "PROGRAM" 0 4 29, "../../programs/random_binary.o";
v0x142e0cca0_0 .net "clk", 0 0, v0x142e0dc40_0;  1 drivers
v0x142e0cd80_0 .var "data_cache_access", 0 0;
v0x142e0ce10_0 .var "data_cache_address", 31 0;
v0x142e0cea0_0 .var "data_cache_byte_op", 0 0;
v0x142e0cf50_0 .var "data_cache_data_in", 31 0;
v0x142e0d020_0 .net "data_cache_data_out", 31 0, v0x142e09e50_0;  1 drivers
o0x1480409d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142e0d0b0_0 .net "data_cache_data_ready", 0 0, o0x1480409d0;  0 drivers
v0x142e0d160_0 .net "data_cache_mem_address", 31 0, v0x142e0a7f0_0;  1 drivers
v0x142e0d230_0 .net "data_cache_mem_data_in", 127 0, v0x142e0a880_0;  1 drivers
v0x142e0d340_0 .net "data_cache_mem_data_out", 127 0, v0x142e0c5a0_0;  1 drivers
v0x142e0d410_0 .net "data_cache_mem_data_ready", 0 0, v0x142e0c670_0;  1 drivers
v0x142e0d4e0_0 .net "data_cache_mem_enable", 0 0, v0x142e0aa30_0;  1 drivers
v0x142e0d570_0 .net "data_cache_mem_op", 0 0, v0x142e0aac0_0;  1 drivers
v0x142e0d640_0 .net "data_cache_mem_op_init", 0 0, v0x142e0ac00_0;  1 drivers
v0x142e0d710_0 .var "data_cache_op", 0 0;
v0x142e0d7a0_0 .net "data_cache_op_done", 0 0, v0x142e0ab60_0;  1 drivers
L_0x138008058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e0d870_0 .net "data_cache_reset", 0 0, L_0x138008058;  1 drivers
L_0x138008010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e0da00_0 .net "mem_enable", 0 0, L_0x138008010;  1 drivers
v0x142e0da90_0 .net "memory_in_use", 0 0, v0x142e0c840_0;  1 drivers
v0x142e0db20_0 .net "reset", 0 0, v0x142e0dd60_0;  1 drivers
v0x142e0dbb0_0 .var "rm0", 31 0;
E_0x152f0f5b0 .event anyedge, v0x142e09c20_0;
S_0x152f06630 .scope module, "data_cache" "Cache" 4 100, 5 25 0, S_0x152f064c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "access";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "op";
    .port_info 6 /INPUT 1 "byte_op";
    .port_info 7 /INPUT 1 "mem_data_ready";
    .port_info 8 /INPUT 128 "mem_data_out";
    .port_info 9 /INPUT 1 "memory_in_use";
    .port_info 10 /OUTPUT 32 "data_out";
    .port_info 11 /OUTPUT 1 "data_ready";
    .port_info 12 /OUTPUT 1 "mem_enable";
    .port_info 13 /OUTPUT 1 "mem_op";
    .port_info 14 /OUTPUT 1 "mem_op_init";
    .port_info 15 /OUTPUT 1 "mem_op_done";
    .port_info 16 /OUTPUT 128 "mem_data_in";
    .port_info 17 /OUTPUT 32 "mem_address";
P_0x152f622e0 .param/l "ADDRESS_WIDTH" 0 5 54, +C4<00000000000000000000000000100000>;
P_0x152f62320 .param/l "END_BYTE_OFFSET" 0 5 69, +C4<00000000000000000000000000000000>;
P_0x152f62360 .param/l "END_TAG" 0 5 65, +C4<00000000000000000000000000000000100>;
P_0x152f623a0 .param/l "END_WORD_OFFSET" 0 5 67, +C4<0000000000000000000000000000000000010>;
P_0x152f623e0 .param/l "FULL_OFFSET_WIDTH" 0 5 60, +C4<000000000000000000000000000000100>;
P_0x152f62420 .param/l "INIT_BYTE_OFFSET" 0 5 68, +C4<00000000000000000000000000000000000001>;
P_0x152f62460 .param/l "INIT_TAG" 0 5 64, +C4<000000000000000000000000000011111>;
P_0x152f624a0 .param/l "INIT_WORD_OFFSET" 0 5 66, +C4<000000000000000000000000000000000011>;
P_0x152f624e0 .param/l "LINE_SIZE" 0 5 56, +C4<00000000000000000000000010000000>;
P_0x152f62520 .param/l "NUM_LINES" 0 5 57, +C4<00000000000000000000000000000100>;
P_0x152f62560 .param/l "TAG_WIDTH" 0 5 61, +C4<0000000000000000000000000000011100>;
P_0x152f625a0 .param/l "WORDS_PER_LINE" 0 5 59, +C4<00000000000000000000000000000100>;
P_0x152f625e0 .param/l "WORD_WIDTH" 0 5 55, +C4<00000000000000000000000000100000>;
v0x142e09a10_0 .net "access", 0 0, v0x142e0cd80_0;  1 drivers
v0x142e09ac0_0 .net "address", 31 0, v0x142e0ce10_0;  1 drivers
v0x142e09b70_0 .net "byte_op", 0 0, v0x142e0cea0_0;  1 drivers
v0x142e09c20_0 .net "clk", 0 0, v0x142e0dc40_0;  alias, 1 drivers
v0x142e09cc0 .array "data_array", 15 0, 31 0;
v0x142e09da0_0 .net "data_in", 31 0, v0x142e0cf50_0;  1 drivers
v0x142e09e50_0 .var "data_out", 31 0;
v0x142e09f00_0 .net "data_ready", 0 0, o0x1480409d0;  alias, 0 drivers
v0x142e09fa0_0 .var "dirty_array", 3 0;
v0x142e0a0b0_0 .var "hit", 0 0;
v0x142e0a150_0 .net "hit0", 0 0, L_0x142e0df50;  1 drivers
v0x142e0a200_0 .net "hit1", 0 0, L_0x142e0e390;  1 drivers
v0x142e0a290_0 .net "hit2", 0 0, L_0x142e0e7d0;  1 drivers
v0x142e0a320_0 .net "hit3", 0 0, L_0x142e0ec40;  1 drivers
v0x142e0a3d0_0 .net "hit_signals", 3 0, L_0x142e0efa0;  1 drivers
v0x142e0a480_0 .var/i "i", 31 0;
v0x142e0a510_0 .var/i "j", 31 0;
v0x142e0a6a0_0 .net "line_number", 1 0, v0x142e09630_0;  1 drivers
v0x142e0a760 .array "lru_counters", 0 3, 1 0;
v0x142e0a7f0_0 .var "mem_address", 31 0;
v0x142e0a880_0 .var "mem_data_in", 127 0;
v0x142e0a910_0 .net "mem_data_out", 127 0, v0x142e0c5a0_0;  alias, 1 drivers
v0x142e0a9a0_0 .net "mem_data_ready", 0 0, v0x142e0c670_0;  alias, 1 drivers
v0x142e0aa30_0 .var "mem_enable", 0 0;
v0x142e0aac0_0 .var "mem_op", 0 0;
v0x142e0ab60_0 .var "mem_op_done", 0 0;
v0x142e0ac00_0 .var "mem_op_init", 0 0;
v0x142e0aca0_0 .net "memory_in_use", 0 0, v0x142e0c840_0;  alias, 1 drivers
v0x142e0ad40_0 .net "op", 0 0, v0x142e0d710_0;  1 drivers
v0x142e0ade0_0 .var/i "replace_index", 31 0;
v0x142e0ae90_0 .net "reset", 0 0, L_0x138008058;  alias, 1 drivers
v0x142e0af30 .array "tag_array", 0 3, 27 0;
v0x142e0b070_0 .var "valid_array", 3 0;
E_0x152f26200 .event posedge, v0x142e0ae90_0, v0x142e09c20_0;
L_0x142e0e0b0 .part v0x142e0ce10_0, 4, 28;
L_0x142e0e1d0 .part v0x142e0b070_0, 0, 1;
L_0x142e0e4f0 .part v0x142e0ce10_0, 4, 28;
L_0x142e0e590 .part v0x142e0b070_0, 1, 1;
L_0x142e0e930 .part v0x142e0ce10_0, 4, 28;
L_0x142e0eac0 .part v0x142e0b070_0, 2, 1;
L_0x142e0eda0 .part v0x142e0ce10_0, 4, 28;
L_0x142e0ee40 .part v0x142e0b070_0, 3, 1;
L_0x142e0efa0 .concat [ 1 1 1 1], L_0x142e0ec40, L_0x142e0e7d0, L_0x142e0e390, L_0x142e0df50;
S_0x152f07b70 .scope module, "comp0" "tag_comparator" 5 84, 6 22 0, S_0x152f06630;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x152f274e0 .param/l "TAG_WIDTH" 0 6 28, +C4<0000000000000000000000000000011100>;
v0x152f0b0a0_0 .net *"_ivl_0", 0 0, L_0x142e0de70;  1 drivers
L_0x1380080a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e078a0_0 .net/2u *"_ivl_2", 0 0, L_0x1380080a0;  1 drivers
v0x142e07960_0 .net "hit", 0 0, L_0x142e0df50;  alias, 1 drivers
v0x142e07a10_0 .net "input_tag", 27 0, L_0x142e0e0b0;  1 drivers
v0x142e0af30_0 .array/port v0x142e0af30, 0;
v0x142e07ac0_0 .net "stored_tag", 27 0, v0x142e0af30_0;  1 drivers
v0x142e07bb0_0 .net "valid", 0 0, L_0x142e0e1d0;  1 drivers
L_0x142e0de70 .cmp/eq 28, L_0x142e0e0b0, v0x142e0af30_0;
L_0x142e0df50 .functor MUXZ 1, L_0x1380080a0, L_0x142e0de70, L_0x142e0e1d0, C4<>;
S_0x142e07c90 .scope module, "comp1" "tag_comparator" 5 85, 6 22 0, S_0x152f06630;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x142e07e60 .param/l "TAG_WIDTH" 0 6 28, +C4<0000000000000000000000000000011100>;
v0x142e07ee0_0 .net *"_ivl_0", 0 0, L_0x142e0e2b0;  1 drivers
L_0x1380080e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e08040_0 .net/2u *"_ivl_2", 0 0, L_0x1380080e8;  1 drivers
v0x142e080f0_0 .net "hit", 0 0, L_0x142e0e390;  alias, 1 drivers
v0x142e081a0_0 .net "input_tag", 27 0, L_0x142e0e4f0;  1 drivers
v0x142e0af30_1 .array/port v0x142e0af30, 1;
v0x142e08250_0 .net "stored_tag", 27 0, v0x142e0af30_1;  1 drivers
v0x142e08340_0 .net "valid", 0 0, L_0x142e0e590;  1 drivers
L_0x142e0e2b0 .cmp/eq 28, L_0x142e0e4f0, v0x142e0af30_1;
L_0x142e0e390 .functor MUXZ 1, L_0x1380080e8, L_0x142e0e2b0, L_0x142e0e590, C4<>;
S_0x142e08420 .scope module, "comp2" "tag_comparator" 5 86, 6 22 0, S_0x152f06630;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x142e085e0 .param/l "TAG_WIDTH" 0 6 28, +C4<0000000000000000000000000000011100>;
v0x142e08660_0 .net *"_ivl_0", 0 0, L_0x142e0e6b0;  1 drivers
L_0x138008130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e087b0_0 .net/2u *"_ivl_2", 0 0, L_0x138008130;  1 drivers
v0x142e08860_0 .net "hit", 0 0, L_0x142e0e7d0;  alias, 1 drivers
v0x142e08910_0 .net "input_tag", 27 0, L_0x142e0e930;  1 drivers
v0x142e0af30_2 .array/port v0x142e0af30, 2;
v0x142e089c0_0 .net "stored_tag", 27 0, v0x142e0af30_2;  1 drivers
v0x142e08ab0_0 .net "valid", 0 0, L_0x142e0eac0;  1 drivers
L_0x142e0e6b0 .cmp/eq 28, L_0x142e0e930, v0x142e0af30_2;
L_0x142e0e7d0 .functor MUXZ 1, L_0x138008130, L_0x142e0e6b0, L_0x142e0eac0, C4<>;
S_0x142e08b90 .scope module, "comp3" "tag_comparator" 5 87, 6 22 0, S_0x152f06630;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x142e08d50 .param/l "TAG_WIDTH" 0 6 28, +C4<0000000000000000000000000000011100>;
v0x142e08dd0_0 .net *"_ivl_0", 0 0, L_0x142e0eb60;  1 drivers
L_0x138008178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142e08f10_0 .net/2u *"_ivl_2", 0 0, L_0x138008178;  1 drivers
v0x142e08fc0_0 .net "hit", 0 0, L_0x142e0ec40;  alias, 1 drivers
v0x142e09070_0 .net "input_tag", 27 0, L_0x142e0eda0;  1 drivers
v0x142e0af30_3 .array/port v0x142e0af30, 3;
v0x142e09120_0 .net "stored_tag", 27 0, v0x142e0af30_3;  1 drivers
v0x142e09210_0 .net "valid", 0 0, L_0x142e0ee40;  1 drivers
L_0x142e0eb60 .cmp/eq 28, L_0x142e0eda0, v0x142e0af30_3;
L_0x142e0ec40 .functor MUXZ 1, L_0x138008178, L_0x142e0eb60, L_0x142e0ee40, C4<>;
S_0x142e092f0 .scope module, "encoder" "priority_encoder" 5 94, 7 22 0, S_0x152f06630;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x142e09570_0 .net "hit", 3 0, L_0x142e0efa0;  alias, 1 drivers
v0x142e09630_0 .var "line_number", 1 0;
E_0x142e09520 .event anyedge, v0x142e09570_0;
S_0x142e096f0 .scope task, "update_lru" "update_lru" 5 98, 5 98 0, S_0x152f06630;
 .timescale -9 -12;
v0x142e098b0_0 .var "accessed_line", 1 0;
v0x142e09960_0 .var/i "i", 31 0;
TD_Abejaruco_tb.uut.data_cache.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e09960_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x142e09960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x142e098b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x142e0a760, 4;
    %ix/getv/s 4, v0x142e09960_0;
    %load/vec4a v0x142e0a760, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x142e09960_0;
    %load/vec4a v0x142e0a760, 4;
    %subi 1, 0, 2;
    %ix/getv/s 4, v0x142e09960_0;
    %store/vec4a v0x142e0a760, 4, 0;
T_0.2 ;
    %load/vec4 v0x142e09960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e09960_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x142e098b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x142e0a760, 4, 0;
    %end;
S_0x142e0b390 .scope module, "main_memory" "Memory" 4 84, 8 26 0, S_0x152f064c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 128 "data_in";
    .port_info 5 /INPUT 1 "op_init";
    .port_info 6 /INPUT 1 "op_done";
    .port_info 7 /OUTPUT 128 "data_out";
    .port_info 8 /OUTPUT 1 "data_ready";
    .port_info 9 /OUTPUT 1 "memory_in_use";
P_0x142e0b560 .param/l "ADDRESS_SIZE" 0 8 26, +C4<00000000000000000000000000100000>;
P_0x142e0b5a0 .param/l "CACHE_LINE_SIZE" 0 8 27, +C4<00000000000000000000000010000000>;
P_0x142e0b5e0 .param/l "MEMORY_LOCATIONS" 0 8 28, +C4<00000000000000000001000000000000>;
P_0x142e0b620 .param/l "OP_DELAY_CYCLES" 0 8 29, +C4<00000000000000000000000000000011>;
P_0x142e0b660 .param/str "PROGRAM" 0 8 30, "../../programs/random_binary.o";
v0x142e0c2c0_0 .net "address", 31 0, v0x142e0a7f0_0;  alias, 1 drivers
v0x142e0c390_0 .net "clk", 0 0, v0x142e0dc40_0;  alias, 1 drivers
v0x142e0c440_0 .var "counter", 2 0;
v0x142e0c4f0_0 .net "data_in", 127 0, v0x142e0a880_0;  alias, 1 drivers
v0x142e0c5a0_0 .var "data_out", 127 0;
v0x142e0c670_0 .var "data_ready", 0 0;
v0x142e0c720_0 .net "enable", 0 0, L_0x138008010;  alias, 1 drivers
v0x142e0c7b0 .array "memory", 4095 0, 7 0;
v0x142e0c840_0 .var "memory_in_use", 0 0;
v0x142e0c970_0 .net "op", 0 0, v0x142e0aac0_0;  alias, 1 drivers
v0x142e0ca00_0 .net "op_done", 0 0, v0x142e0ab60_0;  alias, 1 drivers
v0x142e0ca90_0 .net "op_init", 0 0, v0x142e0ac00_0;  alias, 1 drivers
v0x142e0cb40_0 .var "state", 1 0;
E_0x142e0ba10 .event posedge, v0x142e09c20_0;
E_0x142e0ba50/0 .event negedge, v0x142e0ac00_0;
E_0x142e0ba50/1 .event posedge, v0x142e0ab60_0;
E_0x142e0ba50 .event/or E_0x142e0ba50/0, E_0x142e0ba50/1;
E_0x142e0ba90 .event posedge, v0x142e0ab60_0;
E_0x142e0bad0 .event posedge, v0x142e0ac00_0;
S_0x142e0bb20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 47, 8 47 0, S_0x142e0b390;
 .timescale -9 -12;
v0x142e0bcf0_0 .var/i "i", 31 0;
S_0x142e0bdb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 102, 8 102 0, S_0x142e0b390;
 .timescale -9 -12;
v0x142e0bf80_0 .var/i "i", 31 0;
S_0x142e0c030 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 110, 8 110 0, S_0x142e0b390;
 .timescale -9 -12;
v0x142e0c210_0 .var/i "i", 31 0;
    .scope S_0x142e0b390;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e0cb40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x142e0c440_0, 0, 3;
    %end;
    .thread T_1, $init;
    .scope S_0x142e0b390;
T_2 ;
    %fork t_1, S_0x142e0bb20;
    %jmp t_0;
    .scope S_0x142e0bb20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0bcf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x142e0bcf0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x142e0bcf0_0;
    %store/vec4a v0x142e0c7b0, 4, 0;
    %load/vec4 v0x142e0bcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0bcf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x142e0b390;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x142e0b390;
T_3 ;
    %wait E_0x142e0bad0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0c840_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142e0b390;
T_4 ;
    %wait E_0x142e0ba90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0c670_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142e0b390;
T_5 ;
    %wait E_0x142e0ba50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0c840_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142e0b390;
T_6 ;
    %wait E_0x142e0ba10;
    %load/vec4 v0x142e0c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x142e0cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142e0cb40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x142e0c440_0, 0, 3;
    %jmp T_6.5;
T_6.3 ;
    %vpi_call/w 8 85 "$display", "Entra en wait %d", v0x142e0c440_0 {0 0 0};
    %load/vec4 v0x142e0c440_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v0x142e0c440_0;
    %addi 1, 0, 3;
    %store/vec4 v0x142e0c440_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142e0cb40_0, 0, 2;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 8 98 "$display", "op = %b", v0x142e0c970_0 {0 0 0};
    %load/vec4 v0x142e0c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call/w 8 101 "$display", "Entra en write" {0 0 0};
    %fork t_3, S_0x142e0bdb0;
    %jmp t_2;
    .scope S_0x142e0bdb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0bf80_0, 0, 32;
T_6.10 ;
    %load/vec4 v0x142e0bf80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v0x142e0c4f0_0;
    %load/vec4 v0x142e0bf80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x142e0c2c0_0;
    %load/vec4 v0x142e0bf80_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x142e0c7b0, 4, 0;
    %load/vec4 v0x142e0bf80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0bf80_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %end;
    .scope S_0x142e0b390;
t_2 %join;
    %jmp T_6.9;
T_6.8 ;
    %vpi_call/w 8 109 "$display", "Entra en read" {0 0 0};
    %fork t_5, S_0x142e0c030;
    %jmp t_4;
    .scope S_0x142e0c030;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0c210_0, 0, 32;
T_6.12 ;
    %load/vec4 v0x142e0c210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x142e0c2c0_0;
    %load/vec4 v0x142e0c210_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x142e0c7b0, 4;
    %load/vec4 v0x142e0c210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x142e0c5a0_0, 4, 8;
    %load/vec4 v0x142e0c210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0c210_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %end;
    .scope S_0x142e0b390;
t_4 %join;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0c670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e0cb40_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.0 ;
    %load/vec4 v0x142e0ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0c670_0, 0, 1;
T_6.14 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142e092f0;
T_7 ;
    %wait E_0x142e09520;
    %load/vec4 v0x142e09570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x142e09630_0, 0, 2;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e09630_0, 0, 2;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142e09630_0, 0, 2;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142e09630_0, 0, 2;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x142e09630_0, 0, 2;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152f06630;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x142e0a480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4 v0x142e0b070_0, 4, 1;
    %load/vec4 v0x142e0a480_0;
    %pad/s 2;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4a v0x142e0a760, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4 v0x142e09fa0_0, 4, 1;
    %load/vec4 v0x142e0a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aac0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x152f06630;
T_9 ;
    %wait E_0x152f26200;
    %load/vec4 v0x142e09a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142e0a0b0_0;
    %inv;
    %vpi_call/w 5 136 "$display", "In values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, miss=%d, mem_data_ready=%d", v0x142e09c20_0, v0x142e0ae90_0, v0x142e09ac0_0, v0x142e09da0_0, v0x142e0ad40_0, S<0,vec4,u1>, v0x142e0a9a0_0 {1 0 0};
    %load/vec4 v0x142e0ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x142e0a480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4 v0x142e0b070_0, 4, 1;
    %load/vec4 v0x142e0a480_0;
    %pad/s 2;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4a v0x142e0a760, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0a480_0;
    %store/vec4 v0x142e09fa0_0, 4, 1;
    %load/vec4 v0x142e0a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aac0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142e0ad40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x142e0a3d0_0;
    %or/r;
    %store/vec4 v0x142e0a0b0_0, 0, 1;
    %load/vec4 v0x142e0a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x142e09b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x142e09da0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142e0a6a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x142e09cc0, 4, 5;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x142e09da0_0;
    %load/vec4 v0x142e0a6a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x142e09cc0, 4, 0;
T_9.11 ;
    %load/vec4 v0x142e0a6a0_0;
    %store/vec4 v0x142e098b0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.data_cache.update_lru, S_0x142e096f0;
    %join;
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 5 170 "$display", "---->Miss" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0ade0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
T_9.12 ;
    %load/vec4 v0x142e0a510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.13, 5;
    %ix/getv/s 4, v0x142e0a510_0;
    %load/vec4a v0x142e0a760, 4;
    %ix/getv/s 4, v0x142e0ade0_0;
    %load/vec4a v0x142e0a760, 4;
    %cmp/u;
    %jmp/0xz  T_9.14, 5;
    %load/vec4 v0x142e0a510_0;
    %store/vec4 v0x142e0ade0_0, 0, 32;
T_9.14 ;
    %load/vec4 v0x142e0a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
    %jmp T_9.12;
T_9.13 ;
    %vpi_call/w 5 181 "$display", "---->Valid: %b", &PV<v0x142e0b070_0, v0x142e0ade0_0, 1> {0 0 0};
    %vpi_call/w 5 182 "$display", "---->Dirty: %b", &PV<v0x142e09fa0_0, v0x142e0ade0_0, 1> {0 0 0};
    %load/vec4 v0x142e0b070_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.18, 9;
    %load/vec4 v0x142e09fa0_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %vpi_call/w 5 186 "$display", "---->Acceso a memoria para escritura" {0 0 0};
    %load/vec4 v0x142e0aca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0ac00_0, 0, 1;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x142e09cc0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a880_0, 4, 32;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x142e09cc0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a880_0, 4, 32;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x142e09cc0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a880_0, 4, 32;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x142e09cc0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a880_0, 4, 32;
    %ix/getv/s 4, v0x142e0ade0_0;
    %load/vec4a v0x142e0af30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a7f0_0, 4, 28;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e0a7f0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0aac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x142e0ac00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.23, 9;
    %load/vec4 v0x142e0a9a0_0;
    %and;
T_9.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4 v0x142e0b070_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
T_9.21 ;
T_9.20 ;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x142e0b070_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.26, 4;
    %load/vec4 v0x142e09fa0_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %and;
T_9.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %vpi_call/w 5 212 "$display", "---->Acceso a memoria para lectura" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ab60_0, 0, 1;
    %load/vec4 v0x142e09ac0_0;
    %store/vec4 v0x142e0a7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %load/vec4 v0x142e0ac00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.29, 9;
    %load/vec4 v0x142e0a9a0_0;
    %and;
T_9.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0ac00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4 v0x142e09fa0_0, 4, 1;
T_9.27 ;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v0x142e0b070_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.32, 4;
    %load/vec4 v0x142e09fa0_0;
    %load/vec4 v0x142e0ade0_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %vpi_call/w 5 232 "$display", "---->Escribir" {0 0 0};
    %load/vec4 v0x142e09b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %load/vec4 v0x142e09da0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x142e09cc0, 4, 5;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v0x142e09da0_0;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x142e09cc0, 4, 0;
T_9.34 ;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4a v0x142e0af30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4 v0x142e0b070_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4 v0x142e09fa0_0, 4, 1;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 2;
    %store/vec4 v0x142e098b0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.data_cache.update_lru, S_0x142e096f0;
    %join;
T_9.30 ;
T_9.25 ;
T_9.17 ;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x142e0ad40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0x142e0a3d0_0;
    %or/r;
    %store/vec4 v0x142e0a0b0_0, 0, 1;
    %load/vec4 v0x142e0a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.37, 8;
    %load/vec4 v0x142e09b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.39, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e09e50_0, 4, 25;
    %load/vec4 v0x142e0a6a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x142e09cc0, 4;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142e09e50_0, 4, 8;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v0x142e0a6a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x142e09cc0, 4;
    %store/vec4 v0x142e09e50_0, 0, 32;
T_9.40 ;
    %load/vec4 v0x142e0a6a0_0;
    %store/vec4 v0x142e098b0_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.data_cache.update_lru, S_0x142e096f0;
    %join;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0aac0_0, 0, 1;
    %vpi_call/w 5 271 "$display", "The memory address is: %b", v0x142e09ac0_0 {0 0 0};
    %vpi_call/w 5 272 "$display", "The memory address value is: %h", v0x142e0a910_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0ade0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
T_9.41 ;
    %load/vec4 v0x142e0a510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.42, 5;
    %ix/getv/s 4, v0x142e0a510_0;
    %load/vec4a v0x142e0a760, 4;
    %ix/getv/s 4, v0x142e0ade0_0;
    %load/vec4a v0x142e0a760, 4;
    %cmp/u;
    %jmp/0xz  T_9.43, 5;
    %load/vec4 v0x142e0a510_0;
    %store/vec4 v0x142e0ade0_0, 0, 32;
T_9.43 ;
    %load/vec4 v0x142e0a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
    %jmp T_9.41;
T_9.42 ;
    %load/vec4 v0x142e09f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.45, 8;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
    %load/vec4 v0x142e0a910_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x142e0ade0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x142e09cc0, 4, 0;
T_9.45 ;
    %load/vec4 v0x142e09ac0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x142e0ade0_0;
    %store/vec4a v0x142e0af30, 4, 0;
T_9.38 ;
T_9.35 ;
T_9.7 ;
T_9.3 ;
    %vpi_call/w 5 301 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
T_9.47 ;
    %load/vec4 v0x142e0a480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.48, 5;
    %vpi_call/w 5 304 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x142e0a480_0, &PV<v0x142e0b070_0, v0x142e0a480_0, 1>, &A<v0x142e0af30, v0x142e0a480_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
T_9.49 ;
    %load/vec4 v0x142e0a510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.50, 5;
    %load/vec4 v0x142e0a480_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x142e0a510_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x142e09cc0, 4;
    %vpi_call/w 5 307 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x142e0a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a510_0, 0, 32;
    %jmp T_9.49;
T_9.50 ;
    %vpi_call/w 5 309 "$display", " " {0 0 0};
    %load/vec4 v0x142e0a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0a480_0, 0, 32;
    %jmp T_9.47;
T_9.48 ;
    %vpi_call/w 5 311 "$display", "\012" {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152f064c0;
T_10 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x142e0dbb0_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x152f064c0;
T_11 ;
    %wait E_0x152f0f5b0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x142e0cf50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0ce10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0d710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0cd80_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x152f05160;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0dc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e0dd60_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e0dd60_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x152f05160;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e0dcd0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x142e0dcd0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x142e0dc40_0;
    %inv;
    %store/vec4 v0x142e0dc40_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x142e0dcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e0dcd0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tests/abejaruco.tb.v";
    "./src/abejaruco.v";
    "./src/memory/cache.v";
    "./src/common/tag_comparator.v";
    "./src/common/priority_encoder.v";
    "./src/memory/memory.v";
