// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_event_engine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2eventEng_setEvent_V_dout,
        rxEng2eventEng_setEvent_V_empty_n,
        rxEng2eventEng_setEvent_V_read,
        eventEng2ackDelay_event_V_din,
        eventEng2ackDelay_event_V_full_n,
        eventEng2ackDelay_event_V_write,
        timer2eventEng_setEvent_V_dout,
        timer2eventEng_setEvent_V_empty_n,
        timer2eventEng_setEvent_V_read,
        txApp2eventEng_setEvent_V_dout,
        txApp2eventEng_setEvent_V_empty_n,
        txApp2eventEng_setEvent_V_read,
        ackDelayFifoReadCount_V_V_dout,
        ackDelayFifoReadCount_V_V_empty_n,
        ackDelayFifoReadCount_V_V_read,
        ackDelayFifoWriteCount_V_V_dout,
        ackDelayFifoWriteCount_V_V_empty_n,
        ackDelayFifoWriteCount_V_V_read,
        txEngFifoReadCount_V_V_dout,
        txEngFifoReadCount_V_V_empty_n,
        txEngFifoReadCount_V_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv150_lc_1 = 150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] rxEng2eventEng_setEvent_V_dout;
input   rxEng2eventEng_setEvent_V_empty_n;
output   rxEng2eventEng_setEvent_V_read;
output  [149:0] eventEng2ackDelay_event_V_din;
input   eventEng2ackDelay_event_V_full_n;
output   eventEng2ackDelay_event_V_write;
input  [53:0] timer2eventEng_setEvent_V_dout;
input   timer2eventEng_setEvent_V_empty_n;
output   timer2eventEng_setEvent_V_read;
input  [53:0] txApp2eventEng_setEvent_V_dout;
input   txApp2eventEng_setEvent_V_empty_n;
output   txApp2eventEng_setEvent_V_read;
input  [0:0] ackDelayFifoReadCount_V_V_dout;
input   ackDelayFifoReadCount_V_V_empty_n;
output   ackDelayFifoReadCount_V_V_read;
input  [0:0] ackDelayFifoWriteCount_V_V_dout;
input   ackDelayFifoWriteCount_V_V_empty_n;
output   ackDelayFifoWriteCount_V_V_read;
input  [0:0] txEngFifoReadCount_V_V_dout;
input   txEngFifoReadCount_V_V_empty_n;
output   txEngFifoReadCount_V_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2eventEng_setEvent_V_read;
reg[149:0] eventEng2ackDelay_event_V_din;
reg eventEng2ackDelay_event_V_write;
reg timer2eventEng_setEvent_V_read;
reg txApp2eventEng_setEvent_V_read;
reg ackDelayFifoReadCount_V_V_read;
reg ackDelayFifoWriteCount_V_V_read;
reg txEngFifoReadCount_V_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [7:0] ee_writeCounter_V = 8'b00000000;
reg   [7:0] ee_adReadCounter_V = 8'b00000000;
reg   [7:0] ee_adWriteCounter_V = 8'b00000000;
reg   [7:0] ee_txEngReadCounter_V = 8'b00000000;
wire   [0:0] tmp_nbreadreq_fu_180_p3;
wire   [0:0] tmp_144_nbwritereq_fu_188_p3;
wire   [0:0] tmp_145_nbreadreq_fu_196_p3;
wire   [0:0] tmp_146_nbreadreq_fu_204_p3;
wire   [0:0] or_cond_fu_321_p2;
wire   [0:0] tmp_147_nbreadreq_fu_238_p3;
wire   [0:0] tmp_148_nbreadreq_fu_252_p3;
wire   [0:0] tmp_149_nbreadreq_fu_266_p3;
reg    ap_sig_bdd_125;
wire   [149:0] tmp_5_fu_327_p5;
wire   [149:0] tmp_3_fu_340_p5;
wire   [7:0] grp_fu_281_p2;
wire   [7:0] tmp_179_fu_353_p2;
wire   [7:0] tmp_180_fu_365_p2;
wire   [7:0] tmp_181_fu_377_p2;
wire   [0:0] tmp_s_fu_309_p2;
wire   [0:0] tmp_175_fu_315_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_82;
reg    ap_sig_bdd_90;
reg    ap_sig_bdd_96;
reg    ap_sig_bdd_128;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_147_nbreadreq_fu_238_p3) & ~ap_sig_bdd_125)) begin
        ee_adReadCounter_V <= tmp_179_fu_353_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_148_nbreadreq_fu_252_p3) & ~ap_sig_bdd_125)) begin
        ee_adWriteCounter_V <= tmp_180_fu_365_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_149_nbreadreq_fu_266_p3) & ~ap_sig_bdd_125)) begin
        ee_txEngReadCounter_V <= tmp_181_fu_377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~ap_sig_bdd_125))) begin
        ee_writeCounter_V <= grp_fu_281_p2;
    end
end

/// ackDelayFifoReadCount_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_147_nbreadreq_fu_238_p3 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_147_nbreadreq_fu_238_p3) & ~ap_sig_bdd_125)) begin
        ackDelayFifoReadCount_V_V_read = ap_const_logic_1;
    end else begin
        ackDelayFifoReadCount_V_V_read = ap_const_logic_0;
    end
end

/// ackDelayFifoWriteCount_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_148_nbreadreq_fu_252_p3 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_148_nbreadreq_fu_252_p3) & ~ap_sig_bdd_125)) begin
        ackDelayFifoWriteCount_V_V_read = ap_const_logic_1;
    end else begin
        ackDelayFifoWriteCount_V_V_read = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// eventEng2ackDelay_event_V_din assign process. ///
always @ (rxEng2eventEng_setEvent_V_dout or tmp_5_fu_327_p5 or tmp_3_fu_340_p5 or ap_sig_bdd_82 or ap_sig_bdd_90 or ap_sig_bdd_96 or ap_sig_bdd_128)
begin
    if (ap_sig_bdd_128) begin
        if (ap_sig_bdd_96) begin
            eventEng2ackDelay_event_V_din = rxEng2eventEng_setEvent_V_dout;
        end else if (ap_sig_bdd_90) begin
            eventEng2ackDelay_event_V_din = tmp_3_fu_340_p5;
        end else if (ap_sig_bdd_82) begin
            eventEng2ackDelay_event_V_din = tmp_5_fu_327_p5;
        end else begin
            eventEng2ackDelay_event_V_din = 'bx;
        end
    end else begin
        eventEng2ackDelay_event_V_din = 'bx;
    end
end

/// eventEng2ackDelay_event_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or tmp_146_nbreadreq_fu_204_p3 or or_cond_fu_321_p2 or ap_sig_bdd_125)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~ap_sig_bdd_125))) begin
        eventEng2ackDelay_event_V_write = ap_const_logic_1;
    end else begin
        eventEng2ackDelay_event_V_write = ap_const_logic_0;
    end
end

/// rxEng2eventEng_setEvent_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~ap_sig_bdd_125)) begin
        rxEng2eventEng_setEvent_V_read = ap_const_logic_1;
    end else begin
        rxEng2eventEng_setEvent_V_read = ap_const_logic_0;
    end
end

/// timer2eventEng_setEvent_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or or_cond_fu_321_p2 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125)) begin
        timer2eventEng_setEvent_V_read = ap_const_logic_1;
    end else begin
        timer2eventEng_setEvent_V_read = ap_const_logic_0;
    end
end

/// txApp2eventEng_setEvent_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or tmp_146_nbreadreq_fu_204_p3 or or_cond_fu_321_p2 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0))) & ~ap_sig_bdd_125)) begin
        txApp2eventEng_setEvent_V_read = ap_const_logic_1;
    end else begin
        txApp2eventEng_setEvent_V_read = ap_const_logic_0;
    end
end

/// txEngFifoReadCount_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_149_nbreadreq_fu_266_p3 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_149_nbreadreq_fu_266_p3) & ~ap_sig_bdd_125)) begin
        txEngFifoReadCount_V_V_read = ap_const_logic_1;
    end else begin
        txEngFifoReadCount_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_125)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_125 assign process. ///
always @ (ap_start or ap_done_reg or rxEng2eventEng_setEvent_V_empty_n or eventEng2ackDelay_event_V_full_n or timer2eventEng_setEvent_V_empty_n or txApp2eventEng_setEvent_V_empty_n or ackDelayFifoReadCount_V_V_empty_n or ackDelayFifoWriteCount_V_V_empty_n or txEngFifoReadCount_V_V_empty_n or tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or tmp_146_nbreadreq_fu_204_p3 or or_cond_fu_321_p2 or tmp_147_nbreadreq_fu_238_p3 or tmp_148_nbreadreq_fu_252_p3 or tmp_149_nbreadreq_fu_266_p3)
begin
    ap_sig_bdd_125 = (((txApp2eventEng_setEvent_V_empty_n == ap_const_logic_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0)))) | ((((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0))) & (eventEng2ackDelay_event_V_full_n == ap_const_logic_0)) | ((timer2eventEng_setEvent_V_empty_n == ap_const_logic_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)))) | ((eventEng2ackDelay_event_V_full_n == ap_const_logic_0) & (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)))) | ((rxEng2eventEng_setEvent_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0)) | ((eventEng2ackDelay_event_V_full_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0)) | ((ackDelayFifoReadCount_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_147_nbreadreq_fu_238_p3)) | ((ackDelayFifoWriteCount_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_148_nbreadreq_fu_252_p3)) | ((txEngFifoReadCount_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_149_nbreadreq_fu_266_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_128 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_125)
begin
    ap_sig_bdd_128 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125);
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_82 assign process. ///
always @ (tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or tmp_146_nbreadreq_fu_204_p3 or or_cond_fu_321_p2)
begin
    ap_sig_bdd_82 = (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0) & ~(tmp_146_nbreadreq_fu_204_p3 == ap_const_lv1_0) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0)));
end

/// ap_sig_bdd_90 assign process. ///
always @ (tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3 or tmp_145_nbreadreq_fu_196_p3 or or_cond_fu_321_p2)
begin
    ap_sig_bdd_90 = (((tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_321_p2) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)) | (~(ap_const_lv1_0 == or_cond_fu_321_p2) & (tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0) & ~(tmp_145_nbreadreq_fu_196_p3 == ap_const_lv1_0)));
end

/// ap_sig_bdd_96 assign process. ///
always @ (tmp_nbreadreq_fu_180_p3 or tmp_144_nbwritereq_fu_188_p3)
begin
    ap_sig_bdd_96 = (~(tmp_nbreadreq_fu_180_p3 == ap_const_lv1_0) & ~(tmp_144_nbwritereq_fu_188_p3 == ap_const_lv1_0));
end
assign grp_fu_281_p2 = (ee_writeCounter_V + ap_const_lv8_1);
assign or_cond_fu_321_p2 = (tmp_s_fu_309_p2 & tmp_175_fu_315_p2);
assign tmp_144_nbwritereq_fu_188_p3 = eventEng2ackDelay_event_V_full_n;
assign tmp_145_nbreadreq_fu_196_p3 = timer2eventEng_setEvent_V_empty_n;
assign tmp_146_nbreadreq_fu_204_p3 = txApp2eventEng_setEvent_V_empty_n;
assign tmp_147_nbreadreq_fu_238_p3 = ackDelayFifoReadCount_V_V_empty_n;
assign tmp_148_nbreadreq_fu_252_p3 = ackDelayFifoWriteCount_V_V_empty_n;
assign tmp_149_nbreadreq_fu_266_p3 = txEngFifoReadCount_V_V_empty_n;
assign tmp_175_fu_315_p2 = (ee_adWriteCounter_V == ee_txEngReadCounter_V? 1'b1: 1'b0);
assign tmp_179_fu_353_p2 = (ee_adReadCounter_V + ap_const_lv8_1);
assign tmp_180_fu_365_p2 = (ee_adWriteCounter_V + ap_const_lv8_1);
assign tmp_181_fu_377_p2 = (ee_txEngReadCounter_V + ap_const_lv8_1);
assign tmp_3_fu_340_p5 = {{ap_const_lv150_lc_1[32'd149 : 32'd54]}, {timer2eventEng_setEvent_V_dout}};
assign tmp_5_fu_327_p5 = {{ap_const_lv150_lc_1[32'd149 : 32'd54]}, {txApp2eventEng_setEvent_V_dout}};
assign tmp_nbreadreq_fu_180_p3 = rxEng2eventEng_setEvent_V_empty_n;
assign tmp_s_fu_309_p2 = (ee_writeCounter_V == ee_adReadCounter_V? 1'b1: 1'b0);


endmodule //toe_event_engine

