<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_sw_cfg_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_sw_cfg_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sw_cfg_defs_asm_h</span>
<span class="cp">#define __iop_sw_cfg_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/guinness/iop_sw_cfg.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:10:19 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_sw_cfg_defs_asm.h ../../inst/io_proc/rtl/guinness/iop_sw_cfg.r</span>
<span class="cm"> *      id: $Id: iop_sw_cfg_defs_asm.h,v 1.5 2005/04/24 18:31:07 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_crc_par0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par0_owner_offset 0</span>

<span class="cm">/* Register rw_crc_par1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_crc_par1_owner_offset 4</span>

<span class="cm">/* Register rw_dmc_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in0_owner_offset 8</span>

<span class="cm">/* Register rw_dmc_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_in1_owner_offset 12</span>

<span class="cm">/* Register rw_dmc_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out0_owner_offset 16</span>

<span class="cm">/* Register rw_dmc_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_dmc_out1_owner_offset 20</span>

<span class="cm">/* Register rw_fifo_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_owner_offset 24</span>

<span class="cm">/* Register rw_fifo_in0_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_extra_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_extra_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in0_extra_owner_offset 28</span>

<span class="cm">/* Register rw_fifo_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_owner_offset 32</span>

<span class="cm">/* Register rw_fifo_in1_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_extra_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_extra_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_in1_extra_owner_offset 36</span>

<span class="cm">/* Register rw_fifo_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_owner_offset 40</span>

<span class="cm">/* Register rw_fifo_out0_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_extra_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_extra_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out0_extra_owner_offset 44</span>

<span class="cm">/* Register rw_fifo_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_owner_offset 48</span>

<span class="cm">/* Register rw_fifo_out1_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_extra_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_extra_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_fifo_out1_extra_owner_offset 52</span>

<span class="cm">/* Register rw_sap_in_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_in_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_in_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_in_owner_offset 56</span>

<span class="cm">/* Register rw_sap_out_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_out_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_out_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sap_out_owner_offset 60</span>

<span class="cm">/* Register rw_scrc_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in0_owner_offset 64</span>

<span class="cm">/* Register rw_scrc_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_in1_owner_offset 68</span>

<span class="cm">/* Register rw_scrc_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out0_owner_offset 72</span>

<span class="cm">/* Register rw_scrc_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_scrc_out1_owner_offset 76</span>

<span class="cm">/* Register rw_spu0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_owner_offset 80</span>

<span class="cm">/* Register rw_spu1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_owner_offset 84</span>

<span class="cm">/* Register rw_timer_grp0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_owner_offset 88</span>

<span class="cm">/* Register rw_timer_grp1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_owner_offset 92</span>

<span class="cm">/* Register rw_timer_grp2_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_owner_offset 96</span>

<span class="cm">/* Register rw_timer_grp3_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_owner_offset 100</span>

<span class="cm">/* Register rw_trigger_grp0_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp0_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp0_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp0_owner_offset 104</span>

<span class="cm">/* Register rw_trigger_grp1_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp1_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp1_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp1_owner_offset 108</span>

<span class="cm">/* Register rw_trigger_grp2_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp2_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp2_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp2_owner_offset 112</span>

<span class="cm">/* Register rw_trigger_grp3_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp3_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp3_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp3_owner_offset 116</span>

<span class="cm">/* Register rw_trigger_grp4_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp4_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp4_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp4_owner_offset 120</span>

<span class="cm">/* Register rw_trigger_grp5_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp5_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp5_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp5_owner_offset 124</span>

<span class="cm">/* Register rw_trigger_grp6_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp6_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp6_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp6_owner_offset 128</span>

<span class="cm">/* Register rw_trigger_grp7_owner, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp7_owner___cfg___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp7_owner___cfg___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grp7_owner_offset 132</span>

<span class="cm">/* Register rw_bus0_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_mask_offset 136</span>

<span class="cm">/* Register rw_bus0_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus0_oe_mask_offset 140</span>

<span class="cm">/* Register rw_bus1_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_mask_offset 144</span>

<span class="cm">/* Register rw_bus1_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus1_oe_mask_offset 148</span>

<span class="cm">/* Register rw_gio_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_mask_offset 152</span>

<span class="cm">/* Register rw_gio_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_oe_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_oe_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_oe_mask_offset 156</span>

<span class="cm">/* Register rw_pinmapping, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte0___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte1___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte1___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte2___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte2___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte3___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus0_byte3___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte0___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte0___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte1___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte1___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte2___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte2___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte3___lsb 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___bus1_byte3___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio3_0___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio3_0___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio7_4___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio7_4___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio11_8___lsb 20</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio11_8___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio15_12___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio15_12___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio19_16___lsb 24</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio19_16___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio23_20___lsb 26</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio23_20___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio27_24___lsb 28</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio27_24___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio31_28___lsb 30</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping___gio31_28___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pinmapping_offset 160</span>

<span class="cm">/* Register rw_bus_out_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo_oe___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_lo_oe___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi_oe___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus0_hi_oe___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi___lsb 15</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo_oe___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_lo_oe___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi_oe___lsb 21</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg___bus1_hi_oe___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_bus_out_cfg_offset 164</span>

<span class="cm">/* Register rw_gio_out_grp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio0_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio1_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio2_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg___gio3_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp0_cfg_offset 168</span>

<span class="cm">/* Register rw_gio_out_grp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio4_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio5_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio6_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg___gio7_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp1_cfg_offset 172</span>

<span class="cm">/* Register rw_gio_out_grp2_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio8_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio9_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio10_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg___gio11_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp2_cfg_offset 176</span>

<span class="cm">/* Register rw_gio_out_grp3_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio12_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio13_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio14_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg___gio15_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp3_cfg_offset 180</span>

<span class="cm">/* Register rw_gio_out_grp4_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio16_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio17_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio18_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg___gio19_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp4_cfg_offset 184</span>

<span class="cm">/* Register rw_gio_out_grp5_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio20_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio21_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio22_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg___gio23_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp5_cfg_offset 188</span>

<span class="cm">/* Register rw_gio_out_grp6_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio24_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio25_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio26_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg___gio27_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp6_cfg_offset 192</span>

<span class="cm">/* Register rw_gio_out_grp7_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28_oe___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio28_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29_oe___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio29_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30_oe___lsb 16</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio30_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31_oe___lsb 22</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg___gio31_oe___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_gio_out_grp7_cfg_offset 196</span>

<span class="cm">/* Register rw_spu0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_cfg___bus0_in___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_cfg___bus0_in___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_cfg___bus1_in___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_cfg___bus1_in___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu0_cfg_offset 200</span>

<span class="cm">/* Register rw_spu1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_cfg___bus0_in___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_cfg___bus0_in___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_cfg___bus1_in___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_cfg___bus1_in___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_spu1_cfg_offset 204</span>

<span class="cm">/* Register rw_timer_grp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___ext_clk___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___ext_clk___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_en___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_en___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_en___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_en___bit 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_en___lsb 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_en___bit 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_en___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_en___bit 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_dis___lsb 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr0_dis___bit 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_dis___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr1_dis___bit 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_dis___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr2_dis___bit 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_dis___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg___tmr3_dis___bit 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp0_cfg_offset 208</span>

<span class="cm">/* Register rw_timer_grp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___ext_clk___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___ext_clk___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_en___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_en___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_en___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_en___bit 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_en___lsb 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_en___bit 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_en___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_en___bit 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_dis___lsb 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr0_dis___bit 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_dis___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr1_dis___bit 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_dis___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr2_dis___bit 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_dis___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg___tmr3_dis___bit 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp1_cfg_offset 212</span>

<span class="cm">/* Register rw_timer_grp2_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___ext_clk___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___ext_clk___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_en___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_en___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_en___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_en___bit 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_en___lsb 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_en___bit 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_en___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_en___bit 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_dis___lsb 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr0_dis___bit 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_dis___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr1_dis___bit 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_dis___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr2_dis___bit 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_dis___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg___tmr3_dis___bit 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp2_cfg_offset 216</span>

<span class="cm">/* Register rw_timer_grp3_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___ext_clk___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___ext_clk___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_en___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_en___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_en___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_en___bit 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_en___lsb 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_en___bit 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_en___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_en___bit 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_dis___lsb 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr0_dis___bit 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_dis___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr1_dis___bit 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_dis___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr2_dis___bit 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_dis___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg___tmr3_dis___bit 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_timer_grp3_cfg_offset 220</span>

<span class="cm">/* Register rw_trigger_grps_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_dis___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_dis___bit 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_en___lsb 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp0_en___bit 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_dis___lsb 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_dis___bit 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_en___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp1_en___bit 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_dis___lsb 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_dis___bit 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_en___lsb 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp2_en___bit 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_dis___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_dis___bit 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_en___lsb 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp3_en___bit 7</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_dis___lsb 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_dis___bit 8</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_en___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp4_en___bit 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_dis___lsb 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_dis___bit 10</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_en___lsb 11</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp5_en___bit 11</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_dis___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_dis___bit 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_en___lsb 13</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp6_en___bit 13</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_dis___lsb 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_dis___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_dis___bit 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_en___lsb 15</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_en___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg___grp7_en___bit 15</span>
<span class="cp">#define reg_iop_sw_cfg_rw_trigger_grps_cfg_offset 224</span>

<span class="cm">/* Register rw_pdp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___dmc0_usr___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___dmc0_usr___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___dmc0_usr___bit 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___out_strb___lsb 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___out_strb___width 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_src___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_src___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_size___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_size___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_last___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_last___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_strb___lsb 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___in_strb___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___out_src___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___out_src___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg___out_src___bit 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp0_cfg_offset 228</span>

<span class="cm">/* Register rw_pdp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___dmc1_usr___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___dmc1_usr___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___dmc1_usr___bit 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___out_strb___lsb 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___out_strb___width 5</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_src___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_src___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_size___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_size___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_last___lsb 12</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_last___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_strb___lsb 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___in_strb___width 4</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___out_src___lsb 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___out_src___width 1</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg___out_src___bit 18</span>
<span class="cp">#define reg_iop_sw_cfg_rw_pdp1_cfg_offset 232</span>

<span class="cm">/* Register rw_sdp_cfg, scope iop_sw_cfg, type rw */</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out0_strb___lsb 0</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out0_strb___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out1_strb___lsb 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_out1_strb___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_data___lsb 6</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_data___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_last___lsb 9</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_last___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_strb___lsb 11</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in0_strb___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_data___lsb 14</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_data___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_last___lsb 17</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_last___width 2</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_strb___lsb 19</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg___sdp_in1_strb___width 3</span>
<span class="cp">#define reg_iop_sw_cfg_rw_sdp_cfg_offset 236</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_sw_cfg_a                         0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_b                         0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_bus0                      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_bus0_rot16                0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_bus0_rot24                0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_bus0_rot8                 0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_bus1                      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_bus1_rot16                0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_bus1_rot24                0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_bus1_rot8                 0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_clk12                     0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_cpu                       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_dmc0                      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_dmc1                      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_gated_clk0                0x00000010</span>
<span class="cp">#define regk_iop_sw_cfg_gated_clk1                0x00000011</span>
<span class="cp">#define regk_iop_sw_cfg_gated_clk2                0x00000012</span>
<span class="cp">#define regk_iop_sw_cfg_gated_clk3                0x00000013</span>
<span class="cp">#define regk_iop_sw_cfg_gio0                      0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_gio1                      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_gio2                      0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_gio3                      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_gio4                      0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_gio5                      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_gio6                      0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_gio7                      0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in0                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in1                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in10                  0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in11                  0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in14                  0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in15                  0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in18                  0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in19                  0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in20                  0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in21                  0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in26                  0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in27                  0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in28                  0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in29                  0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in4                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_gio_in5                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp0_tmr2      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp1_tmr2      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp2_tmr2      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp2_tmr3      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp3_tmr2      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_last_timer_grp3_tmr3      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_mpu                       0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_none                      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_par0                      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_par1                      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out0                  0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out0_hi               0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out0_hi_rot8          0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out0_lo               0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out0_lo_rot8          0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out1                  0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out1_hi               0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out1_hi_rot8          0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out1_lo               0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_pdp_out1_lo_rot8          0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_rw_bus0_mask_default      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_bus0_oe_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_bus1_mask_default      0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_bus1_oe_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_bus_out_cfg_default    0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_crc_par0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_crc_par1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_dmc_in0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_dmc_in1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_dmc_out0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_dmc_out1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_in0_extra_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_in0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_in1_extra_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_in1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_out0_extra_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_out0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_out1_extra_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_fifo_out1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_mask_default       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_oe_mask_default    0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp0_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp1_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp2_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp3_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp4_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp5_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp6_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_gio_out_grp7_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_pdp0_cfg_default       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_pdp1_cfg_default       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_pinmapping_default     0x55555555</span>
<span class="cp">#define regk_iop_sw_cfg_rw_sap_in_owner_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_sap_out_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_scrc_in0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_scrc_in1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_scrc_out0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_scrc_out1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_sdp_cfg_default        0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_spu0_cfg_default       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_spu0_owner_default     0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_spu1_cfg_default       0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_spu1_owner_default     0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp0_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp1_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp2_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp2_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp3_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_timer_grp3_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp0_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp1_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp2_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp3_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp4_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp5_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp6_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grp7_owner_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_rw_trigger_grps_cfg_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_sdp_out0                  0x00000008</span>
<span class="cp">#define regk_iop_sw_cfg_sdp_out1                  0x00000009</span>
<span class="cp">#define regk_iop_sw_cfg_size16                    0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_size24                    0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_size32                    0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_size8                     0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_spu0                      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_bus_out0_hi          0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_bus_out0_lo          0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_bus_out1_hi          0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_bus_out1_lo          0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g0                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g1                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g2                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g3                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g4                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g5                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g6                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_g7                   0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio0                 0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio1                 0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio2                 0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio5                 0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio6                 0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio7                 0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out0             0x00000008</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out1             0x00000009</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out2             0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out3             0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out4             0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out5             0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out6             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gio_out7             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout0              0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout1              0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout10             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout11             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout12             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout13             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout14             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout15             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout16             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout17             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout18             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout19             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout2              0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout20             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout21             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout22             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout23             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout24             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout25             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout26             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout27             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout28             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout29             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout3              0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout30             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout31             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout4              0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout5              0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout6              0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout7              0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout8              0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu0_gioout9              0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu1                      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_bus_out0_hi          0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_bus_out0_lo          0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_bus_out1_hi          0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_bus_out1_lo          0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g0                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g1                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g2                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g3                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g4                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g5                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g6                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_g7                   0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio0                 0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio1                 0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio2                 0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio5                 0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio6                 0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio7                 0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out0             0x00000008</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out1             0x00000009</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out2             0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out3             0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out4             0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out5             0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out6             0x0000000e</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gio_out7             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout0              0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout1              0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout10             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout11             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout12             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout13             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout14             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout15             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout16             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout17             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout18             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout19             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout2              0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout20             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout21             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout22             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout23             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout24             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout25             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout26             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout27             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout28             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout29             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout3              0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout30             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout31             0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout4              0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout5              0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout6              0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout7              0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout8              0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_spu1_gioout9              0x0000000f</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp0_tmr0      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp0_tmr1      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp1_tmr0      0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp1_tmr1      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp2_tmr0      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp2_tmr1      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp3_tmr0      0x00000003</span>
<span class="cp">#define regk_iop_sw_cfg_strb_timer_grp3_tmr1      0x00000002</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0                0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_rot            0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_strb0          0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_strb1          0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_strb2          0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_strb3          0x0000000a</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_tmr0           0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp0_tmr1           0x00000004</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1                0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_rot            0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_strb0          0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_strb1          0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_strb2          0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_strb3          0x0000000b</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_tmr0           0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp1_tmr1           0x00000005</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2                0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_rot            0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_strb0          0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_strb1          0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_strb2          0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_strb3          0x0000000c</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_tmr0           0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp2_tmr1           0x00000006</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3                0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_rot            0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_strb0          0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_strb1          0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_strb2          0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_strb3          0x0000000d</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_tmr0           0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_timer_grp3_tmr1           0x00000007</span>
<span class="cp">#define regk_iop_sw_cfg_trig0_0                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig0_1                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig0_2                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig0_3                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig1_0                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig1_1                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig1_2                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig1_3                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig2_0                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig2_1                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig2_2                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig2_3                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig3_0                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig3_1                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig3_2                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig3_3                   0x00000000</span>
<span class="cp">#define regk_iop_sw_cfg_trig4_0                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig4_1                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig4_2                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig4_3                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig5_0                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig5_1                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig5_2                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig5_3                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig6_0                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig6_1                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig6_2                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig6_3                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig7_0                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig7_1                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig7_2                   0x00000001</span>
<span class="cp">#define regk_iop_sw_cfg_trig7_3                   0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sw_cfg_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
