## Time-Card-Flex

Upstream and relavents: https://github.com/opencomputeproject/Time-Appliance-Project
PTP grandmaster clock gateware running on the OCP-TAP Time Card and more. Aiming at a fully-open-source timing infrastructure! 

[TimeCard gateware all-verilog] (FPGA/Targets/TimeCard_Verilog)
[**WIP** TimeCard gateware with no vendor (Xilinx) IPs] (FPGA/Targets/TimeCard_NoVendIPs)

 ### Funding

 This project received funding through [NGI0 Entrust](https://nlnet.nl/entrust), a fund established by [NLnet](https://nlnet.nl) with financial support from the European Commission's [Next Generation Internet](https://ngi.eu) program. Learn more at the [NLnet project page](https://nlnet.nl/project/PTP-timingcard-gateware).

 [<img src="https://nlnet.nl/logo/banner.png" alt="NLnet foundation logo" width="20%" />](https://nlnet.nl)
 [<img src="https://nlnet.nl/image/logos/NGI0_tag.svg" alt="NGI Zero Logo" width="20%" />](https://nlnet.nl/entrust)
