//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z14IndexScalarGPUIjEvPKT_S0_PS0_S3_

.visible .entry _Z14IndexScalarGPUIjEvPKT_S0_PS0_S3_(
	.param .u64 _Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_0,
	.param .u32 _Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_1,
	.param .u64 _Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_2,
	.param .u64 _Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<119>;
	.reg .b64 	%rd<131>;


	ld.param.u64 	%rd4, [_Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_0];
	ld.param.u32 	%r6, [_Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_1];
	ld.param.u64 	%rd5, [_Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_2];
	ld.param.u64 	%rd6, [_Z14IndexScalarGPUIjEvPKT_S0_PS0_S3__param_3];
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r118, %r7, %r1, %r8;
	setp.ge.u32	%p1, %r118, %r6;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd5;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB0_2:
	shl.b32 	%r10, %r118, 3;
	mul.wide.u32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r11, [%rd8];
	add.s32 	%r12, %r10, 1;
	mul.wide.u32 	%rd9, %r12, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u32 	%r13, [%rd10];
	add.s32 	%r14, %r10, 2;
	mul.wide.u32 	%rd11, %r14, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r15, [%rd12];
	add.s32 	%r16, %r10, 3;
	mul.wide.u32 	%rd13, %r16, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u32 	%r17, [%rd14];
	add.s32 	%r18, %r10, 4;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.u32 	%r19, [%rd16];
	add.s32 	%r20, %r10, 5;
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r21, [%rd18];
	add.s32 	%r22, %r10, 6;
	mul.wide.u32 	%rd19, %r22, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r23, [%rd20];
	add.s32 	%r24, %r10, 7;
	mul.wide.u32 	%rd21, %r24, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r25, [%rd22];
	mul.lo.s32 	%r26, %r118, 36;
	mul.wide.u32 	%rd23, %r26, 4;
	add.s64 	%rd24, %rd3, %rd23;
	add.s64 	%rd25, %rd2, %rd23;
	st.global.u32 	[%rd24], %r11;
	st.global.u32 	[%rd25], %r11;
	add.s32 	%r27, %r26, 1;
	mul.wide.u32 	%rd26, %r27, 4;
	add.s64 	%rd27, %rd3, %rd26;
	add.s64 	%rd28, %rd2, %rd26;
	max.u32 	%r28, %r11, %r13;
	min.u32 	%r29, %r13, %r11;
	st.global.u32 	[%rd27], %r28;
	st.global.u32 	[%rd28], %r29;
	add.s32 	%r30, %r26, 2;
	mul.wide.u32 	%rd29, %r30, 4;
	add.s64 	%rd30, %rd3, %rd29;
	add.s64 	%rd31, %rd2, %rd29;
	max.u32 	%r31, %r11, %r15;
	min.u32 	%r32, %r15, %r11;
	st.global.u32 	[%rd30], %r31;
	st.global.u32 	[%rd31], %r32;
	add.s32 	%r33, %r26, 3;
	mul.wide.u32 	%rd32, %r33, 4;
	add.s64 	%rd33, %rd3, %rd32;
	add.s64 	%rd34, %rd2, %rd32;
	max.u32 	%r34, %r11, %r17;
	min.u32 	%r35, %r17, %r11;
	st.global.u32 	[%rd33], %r34;
	st.global.u32 	[%rd34], %r35;
	add.s32 	%r36, %r26, 4;
	mul.wide.u32 	%rd35, %r36, 4;
	add.s64 	%rd36, %rd3, %rd35;
	add.s64 	%rd37, %rd2, %rd35;
	max.u32 	%r37, %r11, %r19;
	min.u32 	%r38, %r19, %r11;
	st.global.u32 	[%rd36], %r37;
	st.global.u32 	[%rd37], %r38;
	add.s32 	%r39, %r26, 5;
	mul.wide.u32 	%rd38, %r39, 4;
	add.s64 	%rd39, %rd3, %rd38;
	add.s64 	%rd40, %rd2, %rd38;
	max.u32 	%r40, %r11, %r21;
	min.u32 	%r41, %r21, %r11;
	st.global.u32 	[%rd39], %r40;
	st.global.u32 	[%rd40], %r41;
	add.s32 	%r42, %r26, 6;
	mul.wide.u32 	%rd41, %r42, 4;
	add.s64 	%rd42, %rd3, %rd41;
	add.s64 	%rd43, %rd2, %rd41;
	max.u32 	%r43, %r11, %r23;
	min.u32 	%r44, %r23, %r11;
	st.global.u32 	[%rd42], %r43;
	st.global.u32 	[%rd43], %r44;
	add.s32 	%r45, %r26, 7;
	mul.wide.u32 	%rd44, %r45, 4;
	add.s64 	%rd45, %rd3, %rd44;
	add.s64 	%rd46, %rd2, %rd44;
	max.u32 	%r46, %r11, %r25;
	min.u32 	%r47, %r25, %r11;
	st.global.u32 	[%rd45], %r46;
	st.global.u32 	[%rd46], %r47;
	add.s32 	%r48, %r26, 8;
	mul.wide.u32 	%rd47, %r48, 4;
	add.s64 	%rd48, %rd3, %rd47;
	add.s64 	%rd49, %rd2, %rd47;
	st.global.u32 	[%rd48], %r13;
	st.global.u32 	[%rd49], %r13;
	add.s32 	%r49, %r26, 9;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd3, %rd50;
	add.s64 	%rd52, %rd2, %rd50;
	max.u32 	%r50, %r13, %r15;
	min.u32 	%r51, %r15, %r13;
	st.global.u32 	[%rd51], %r50;
	st.global.u32 	[%rd52], %r51;
	add.s32 	%r52, %r26, 10;
	mul.wide.u32 	%rd53, %r52, 4;
	add.s64 	%rd54, %rd3, %rd53;
	add.s64 	%rd55, %rd2, %rd53;
	max.u32 	%r53, %r13, %r17;
	min.u32 	%r54, %r17, %r13;
	st.global.u32 	[%rd54], %r53;
	st.global.u32 	[%rd55], %r54;
	add.s32 	%r55, %r26, 11;
	mul.wide.u32 	%rd56, %r55, 4;
	add.s64 	%rd57, %rd3, %rd56;
	add.s64 	%rd58, %rd2, %rd56;
	max.u32 	%r56, %r13, %r19;
	min.u32 	%r57, %r19, %r13;
	st.global.u32 	[%rd57], %r56;
	st.global.u32 	[%rd58], %r57;
	add.s32 	%r58, %r26, 12;
	mul.wide.u32 	%rd59, %r58, 4;
	add.s64 	%rd60, %rd3, %rd59;
	add.s64 	%rd61, %rd2, %rd59;
	max.u32 	%r59, %r13, %r21;
	min.u32 	%r60, %r21, %r13;
	st.global.u32 	[%rd60], %r59;
	st.global.u32 	[%rd61], %r60;
	add.s32 	%r61, %r26, 13;
	mul.wide.u32 	%rd62, %r61, 4;
	add.s64 	%rd63, %rd3, %rd62;
	add.s64 	%rd64, %rd2, %rd62;
	max.u32 	%r62, %r13, %r23;
	min.u32 	%r63, %r23, %r13;
	st.global.u32 	[%rd63], %r62;
	st.global.u32 	[%rd64], %r63;
	add.s32 	%r64, %r26, 14;
	mul.wide.u32 	%rd65, %r64, 4;
	add.s64 	%rd66, %rd3, %rd65;
	add.s64 	%rd67, %rd2, %rd65;
	max.u32 	%r65, %r13, %r25;
	min.u32 	%r66, %r25, %r13;
	st.global.u32 	[%rd66], %r65;
	st.global.u32 	[%rd67], %r66;
	add.s32 	%r67, %r26, 15;
	mul.wide.u32 	%rd68, %r67, 4;
	add.s64 	%rd69, %rd3, %rd68;
	add.s64 	%rd70, %rd2, %rd68;
	st.global.u32 	[%rd69], %r15;
	st.global.u32 	[%rd70], %r15;
	add.s32 	%r68, %r26, 16;
	mul.wide.u32 	%rd71, %r68, 4;
	add.s64 	%rd72, %rd3, %rd71;
	add.s64 	%rd73, %rd2, %rd71;
	max.u32 	%r69, %r15, %r17;
	min.u32 	%r70, %r17, %r15;
	st.global.u32 	[%rd72], %r69;
	st.global.u32 	[%rd73], %r70;
	add.s32 	%r71, %r26, 17;
	mul.wide.u32 	%rd74, %r71, 4;
	add.s64 	%rd75, %rd3, %rd74;
	add.s64 	%rd76, %rd2, %rd74;
	max.u32 	%r72, %r15, %r19;
	min.u32 	%r73, %r19, %r15;
	st.global.u32 	[%rd75], %r72;
	st.global.u32 	[%rd76], %r73;
	add.s32 	%r74, %r26, 18;
	mul.wide.u32 	%rd77, %r74, 4;
	add.s64 	%rd78, %rd3, %rd77;
	add.s64 	%rd79, %rd2, %rd77;
	max.u32 	%r75, %r15, %r21;
	min.u32 	%r76, %r21, %r15;
	st.global.u32 	[%rd78], %r75;
	st.global.u32 	[%rd79], %r76;
	add.s32 	%r77, %r26, 19;
	mul.wide.u32 	%rd80, %r77, 4;
	add.s64 	%rd81, %rd3, %rd80;
	add.s64 	%rd82, %rd2, %rd80;
	max.u32 	%r78, %r15, %r23;
	min.u32 	%r79, %r23, %r15;
	st.global.u32 	[%rd81], %r78;
	st.global.u32 	[%rd82], %r79;
	add.s32 	%r80, %r26, 20;
	mul.wide.u32 	%rd83, %r80, 4;
	add.s64 	%rd84, %rd3, %rd83;
	add.s64 	%rd85, %rd2, %rd83;
	max.u32 	%r81, %r15, %r25;
	min.u32 	%r82, %r25, %r15;
	st.global.u32 	[%rd84], %r81;
	st.global.u32 	[%rd85], %r82;
	add.s32 	%r83, %r26, 21;
	mul.wide.u32 	%rd86, %r83, 4;
	add.s64 	%rd87, %rd3, %rd86;
	add.s64 	%rd88, %rd2, %rd86;
	st.global.u32 	[%rd87], %r17;
	st.global.u32 	[%rd88], %r17;
	add.s32 	%r84, %r26, 22;
	mul.wide.u32 	%rd89, %r84, 4;
	add.s64 	%rd90, %rd3, %rd89;
	add.s64 	%rd91, %rd2, %rd89;
	max.u32 	%r85, %r17, %r19;
	min.u32 	%r86, %r19, %r17;
	st.global.u32 	[%rd90], %r85;
	st.global.u32 	[%rd91], %r86;
	add.s32 	%r87, %r26, 23;
	mul.wide.u32 	%rd92, %r87, 4;
	add.s64 	%rd93, %rd3, %rd92;
	add.s64 	%rd94, %rd2, %rd92;
	max.u32 	%r88, %r17, %r21;
	min.u32 	%r89, %r21, %r17;
	st.global.u32 	[%rd93], %r88;
	st.global.u32 	[%rd94], %r89;
	add.s32 	%r90, %r26, 24;
	mul.wide.u32 	%rd95, %r90, 4;
	add.s64 	%rd96, %rd3, %rd95;
	add.s64 	%rd97, %rd2, %rd95;
	max.u32 	%r91, %r17, %r23;
	min.u32 	%r92, %r23, %r17;
	st.global.u32 	[%rd96], %r91;
	st.global.u32 	[%rd97], %r92;
	add.s32 	%r93, %r26, 25;
	mul.wide.u32 	%rd98, %r93, 4;
	add.s64 	%rd99, %rd3, %rd98;
	add.s64 	%rd100, %rd2, %rd98;
	max.u32 	%r94, %r17, %r25;
	min.u32 	%r95, %r25, %r17;
	st.global.u32 	[%rd99], %r94;
	st.global.u32 	[%rd100], %r95;
	add.s32 	%r96, %r26, 26;
	mul.wide.u32 	%rd101, %r96, 4;
	add.s64 	%rd102, %rd3, %rd101;
	add.s64 	%rd103, %rd2, %rd101;
	st.global.u32 	[%rd102], %r19;
	st.global.u32 	[%rd103], %r19;
	add.s32 	%r97, %r26, 27;
	mul.wide.u32 	%rd104, %r97, 4;
	add.s64 	%rd105, %rd3, %rd104;
	add.s64 	%rd106, %rd2, %rd104;
	max.u32 	%r98, %r19, %r21;
	min.u32 	%r99, %r21, %r19;
	st.global.u32 	[%rd105], %r98;
	st.global.u32 	[%rd106], %r99;
	add.s32 	%r100, %r26, 28;
	mul.wide.u32 	%rd107, %r100, 4;
	add.s64 	%rd108, %rd3, %rd107;
	add.s64 	%rd109, %rd2, %rd107;
	max.u32 	%r101, %r19, %r23;
	min.u32 	%r102, %r23, %r19;
	st.global.u32 	[%rd108], %r101;
	st.global.u32 	[%rd109], %r102;
	add.s32 	%r103, %r26, 29;
	mul.wide.u32 	%rd110, %r103, 4;
	add.s64 	%rd111, %rd3, %rd110;
	add.s64 	%rd112, %rd2, %rd110;
	max.u32 	%r104, %r19, %r25;
	min.u32 	%r105, %r25, %r19;
	st.global.u32 	[%rd111], %r104;
	st.global.u32 	[%rd112], %r105;
	add.s32 	%r106, %r26, 30;
	mul.wide.u32 	%rd113, %r106, 4;
	add.s64 	%rd114, %rd3, %rd113;
	add.s64 	%rd115, %rd2, %rd113;
	st.global.u32 	[%rd114], %r21;
	st.global.u32 	[%rd115], %r21;
	add.s32 	%r107, %r26, 31;
	mul.wide.u32 	%rd116, %r107, 4;
	add.s64 	%rd117, %rd3, %rd116;
	add.s64 	%rd118, %rd2, %rd116;
	max.u32 	%r108, %r21, %r23;
	min.u32 	%r109, %r23, %r21;
	st.global.u32 	[%rd117], %r108;
	st.global.u32 	[%rd118], %r109;
	add.s32 	%r110, %r26, 32;
	mul.wide.u32 	%rd119, %r110, 4;
	add.s64 	%rd120, %rd3, %rd119;
	add.s64 	%rd121, %rd2, %rd119;
	max.u32 	%r111, %r21, %r25;
	min.u32 	%r112, %r25, %r21;
	st.global.u32 	[%rd120], %r111;
	st.global.u32 	[%rd121], %r112;
	add.s32 	%r113, %r26, 33;
	mul.wide.u32 	%rd122, %r113, 4;
	add.s64 	%rd123, %rd3, %rd122;
	add.s64 	%rd124, %rd2, %rd122;
	st.global.u32 	[%rd123], %r23;
	st.global.u32 	[%rd124], %r23;
	add.s32 	%r114, %r26, 34;
	mul.wide.u32 	%rd125, %r114, 4;
	add.s64 	%rd126, %rd3, %rd125;
	add.s64 	%rd127, %rd2, %rd125;
	max.u32 	%r115, %r23, %r25;
	min.u32 	%r116, %r25, %r23;
	st.global.u32 	[%rd126], %r115;
	st.global.u32 	[%rd127], %r116;
	add.s32 	%r117, %r26, 35;
	mul.wide.u32 	%rd128, %r117, 4;
	add.s64 	%rd129, %rd3, %rd128;
	add.s64 	%rd130, %rd2, %rd128;
	st.global.u32 	[%rd129], %r25;
	st.global.u32 	[%rd130], %r25;
	add.s32 	%r118, %r3, %r118;
	setp.lt.u32	%p2, %r118, %r6;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}

	// .globl	_Z14IndexScalarGPUImEvPKT_S0_PS0_S3_
.visible .entry _Z14IndexScalarGPUImEvPKT_S0_PS0_S3_(
	.param .u64 _Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_0,
	.param .u64 _Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_1,
	.param .u64 _Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_2,
	.param .u64 _Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<83>;


	ld.param.u64 	%rd8, [_Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_0];
	ld.param.u64 	%rd9, [_Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_1];
	ld.param.u64 	%rd10, [_Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_2];
	ld.param.u64 	%rd11, [_Z14IndexScalarGPUImEvPKT_S0_PS0_S3__param_3];
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32	%rd82, %r4;
	setp.ge.u64	%p1, %rd82, %rd9;
	@%p1 bra 	BB1_3;

	mov.u32 	%r5, %nctaid.x;
	mul.lo.s32 	%r6, %r5, %r1;
	cvt.u64.u32	%rd2, %r6;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd11;
	cvta.to.global.u64 	%rd5, %rd8;

BB1_2:
	shl.b64 	%rd12, %rd82, 6;
	add.s64 	%rd13, %rd5, %rd12;
	ld.global.u64 	%rd14, [%rd13];
	ld.global.u64 	%rd15, [%rd13+8];
	ld.global.u64 	%rd16, [%rd13+16];
	ld.global.u64 	%rd17, [%rd13+24];
	ld.global.u64 	%rd18, [%rd13+32];
	ld.global.u64 	%rd19, [%rd13+40];
	ld.global.u64 	%rd20, [%rd13+48];
	ld.global.u64 	%rd21, [%rd13+56];
	mul.lo.s64 	%rd22, %rd82, 36;
	shl.b64 	%rd23, %rd22, 3;
	add.s64 	%rd24, %rd3, %rd23;
	add.s64 	%rd25, %rd4, %rd23;
	st.global.u64 	[%rd24], %rd14;
	st.global.u64 	[%rd25], %rd14;
	max.u64 	%rd26, %rd14, %rd15;
	min.u64 	%rd27, %rd15, %rd14;
	st.global.u64 	[%rd24+8], %rd26;
	st.global.u64 	[%rd25+8], %rd27;
	max.u64 	%rd28, %rd14, %rd16;
	min.u64 	%rd29, %rd16, %rd14;
	st.global.u64 	[%rd24+16], %rd28;
	st.global.u64 	[%rd25+16], %rd29;
	max.u64 	%rd30, %rd14, %rd17;
	min.u64 	%rd31, %rd17, %rd14;
	st.global.u64 	[%rd24+24], %rd30;
	st.global.u64 	[%rd25+24], %rd31;
	max.u64 	%rd32, %rd14, %rd18;
	min.u64 	%rd33, %rd18, %rd14;
	st.global.u64 	[%rd24+32], %rd32;
	st.global.u64 	[%rd25+32], %rd33;
	max.u64 	%rd34, %rd14, %rd19;
	min.u64 	%rd35, %rd19, %rd14;
	st.global.u64 	[%rd24+40], %rd34;
	st.global.u64 	[%rd25+40], %rd35;
	max.u64 	%rd36, %rd14, %rd20;
	min.u64 	%rd37, %rd20, %rd14;
	st.global.u64 	[%rd24+48], %rd36;
	st.global.u64 	[%rd25+48], %rd37;
	max.u64 	%rd38, %rd14, %rd21;
	min.u64 	%rd39, %rd21, %rd14;
	st.global.u64 	[%rd24+56], %rd38;
	st.global.u64 	[%rd25+56], %rd39;
	st.global.u64 	[%rd24+64], %rd15;
	st.global.u64 	[%rd25+64], %rd15;
	max.u64 	%rd40, %rd15, %rd16;
	min.u64 	%rd41, %rd16, %rd15;
	st.global.u64 	[%rd24+72], %rd40;
	st.global.u64 	[%rd25+72], %rd41;
	max.u64 	%rd42, %rd15, %rd17;
	min.u64 	%rd43, %rd17, %rd15;
	st.global.u64 	[%rd24+80], %rd42;
	st.global.u64 	[%rd25+80], %rd43;
	max.u64 	%rd44, %rd15, %rd18;
	min.u64 	%rd45, %rd18, %rd15;
	st.global.u64 	[%rd24+88], %rd44;
	st.global.u64 	[%rd25+88], %rd45;
	max.u64 	%rd46, %rd15, %rd19;
	min.u64 	%rd47, %rd19, %rd15;
	st.global.u64 	[%rd24+96], %rd46;
	st.global.u64 	[%rd25+96], %rd47;
	max.u64 	%rd48, %rd15, %rd20;
	min.u64 	%rd49, %rd20, %rd15;
	st.global.u64 	[%rd24+104], %rd48;
	st.global.u64 	[%rd25+104], %rd49;
	max.u64 	%rd50, %rd15, %rd21;
	min.u64 	%rd51, %rd21, %rd15;
	st.global.u64 	[%rd24+112], %rd50;
	st.global.u64 	[%rd25+112], %rd51;
	st.global.u64 	[%rd24+120], %rd16;
	st.global.u64 	[%rd25+120], %rd16;
	max.u64 	%rd52, %rd16, %rd17;
	min.u64 	%rd53, %rd17, %rd16;
	st.global.u64 	[%rd24+128], %rd52;
	st.global.u64 	[%rd25+128], %rd53;
	max.u64 	%rd54, %rd16, %rd18;
	min.u64 	%rd55, %rd18, %rd16;
	st.global.u64 	[%rd24+136], %rd54;
	st.global.u64 	[%rd25+136], %rd55;
	max.u64 	%rd56, %rd16, %rd19;
	min.u64 	%rd57, %rd19, %rd16;
	st.global.u64 	[%rd24+144], %rd56;
	st.global.u64 	[%rd25+144], %rd57;
	max.u64 	%rd58, %rd16, %rd20;
	min.u64 	%rd59, %rd20, %rd16;
	st.global.u64 	[%rd24+152], %rd58;
	st.global.u64 	[%rd25+152], %rd59;
	max.u64 	%rd60, %rd16, %rd21;
	min.u64 	%rd61, %rd21, %rd16;
	st.global.u64 	[%rd24+160], %rd60;
	st.global.u64 	[%rd25+160], %rd61;
	st.global.u64 	[%rd24+168], %rd17;
	st.global.u64 	[%rd25+168], %rd17;
	max.u64 	%rd62, %rd17, %rd18;
	min.u64 	%rd63, %rd18, %rd17;
	st.global.u64 	[%rd24+176], %rd62;
	st.global.u64 	[%rd25+176], %rd63;
	max.u64 	%rd64, %rd17, %rd19;
	min.u64 	%rd65, %rd19, %rd17;
	st.global.u64 	[%rd24+184], %rd64;
	st.global.u64 	[%rd25+184], %rd65;
	max.u64 	%rd66, %rd17, %rd20;
	min.u64 	%rd67, %rd20, %rd17;
	st.global.u64 	[%rd24+192], %rd66;
	st.global.u64 	[%rd25+192], %rd67;
	max.u64 	%rd68, %rd17, %rd21;
	min.u64 	%rd69, %rd21, %rd17;
	st.global.u64 	[%rd24+200], %rd68;
	st.global.u64 	[%rd25+200], %rd69;
	st.global.u64 	[%rd24+208], %rd18;
	st.global.u64 	[%rd25+208], %rd18;
	max.u64 	%rd70, %rd18, %rd19;
	min.u64 	%rd71, %rd19, %rd18;
	st.global.u64 	[%rd24+216], %rd70;
	st.global.u64 	[%rd25+216], %rd71;
	max.u64 	%rd72, %rd18, %rd20;
	min.u64 	%rd73, %rd20, %rd18;
	st.global.u64 	[%rd24+224], %rd72;
	st.global.u64 	[%rd25+224], %rd73;
	max.u64 	%rd74, %rd18, %rd21;
	min.u64 	%rd75, %rd21, %rd18;
	st.global.u64 	[%rd24+232], %rd74;
	st.global.u64 	[%rd25+232], %rd75;
	st.global.u64 	[%rd24+240], %rd19;
	st.global.u64 	[%rd25+240], %rd19;
	max.u64 	%rd76, %rd19, %rd20;
	min.u64 	%rd77, %rd20, %rd19;
	st.global.u64 	[%rd24+248], %rd76;
	st.global.u64 	[%rd25+248], %rd77;
	max.u64 	%rd78, %rd19, %rd21;
	min.u64 	%rd79, %rd21, %rd19;
	st.global.u64 	[%rd24+256], %rd78;
	st.global.u64 	[%rd25+256], %rd79;
	st.global.u64 	[%rd24+264], %rd20;
	st.global.u64 	[%rd25+264], %rd20;
	max.u64 	%rd80, %rd20, %rd21;
	min.u64 	%rd81, %rd21, %rd20;
	st.global.u64 	[%rd24+272], %rd80;
	st.global.u64 	[%rd25+272], %rd81;
	st.global.u64 	[%rd24+280], %rd21;
	st.global.u64 	[%rd25+280], %rd21;
	add.s64 	%rd82, %rd2, %rd82;
	setp.lt.u64	%p2, %rd82, %rd9;
	@%p2 bra 	BB1_2;

BB1_3:
	ret;
}


