add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart_txt/hdl/address_decode_rtl.vhd"} -format {VHDL} -work UART_TXT
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart_txt/hds/.hdlsidedata/address_decode_rtl.vhd.info/Synthesis/Constraints/address_decode.sdc"}
setup_design -design address_decode
setup_design -architecture rtl
