SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ftg256
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory H:/MATLAB/Communication/IIR_Filter/E4_7_IIRCas/IIRCas_BoardTst/ipcore_dir/
SET_PREFERENCE workingdirectory H:/MATLAB/Communication/IIR_Filter/E4_7_IIRCas/IIRCas_BoardTst/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory H:/MATLAB/Communication/IIR_Filter/E4_7_IIRCas/IIRCas_BoardTst/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory H:/MATLAB/Communication/IIR_Filter/E4_7_IIRCas/IIRCas_BoardTst/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name data200k
SET_PARAMETER PartsPresent Phase_Generator_and_SIN_COS_LUT
SET_PARAMETER DDS_Clock_Rate 32
SET_PARAMETER Channels 1
SET_PARAMETER Parameter_Entry System_Parameters
SET_PARAMETER Spurious_Free_Dynamic_Range 48
SET_PARAMETER Frequency_Resolution 0.4
SET_PARAMETER Noise_Shaping Auto
SET_PARAMETER Phase_Width 27
SET_PARAMETER Output_Width 8
SET_PARAMETER Phase_Increment Fixed
SET_PARAMETER Phase_offset None
SET_PARAMETER Output_Selection Sine
SET_PARAMETER Negative_Sine false
SET_PARAMETER Negative_Cosine false
SET_PARAMETER Amplitude_Mode Full_Range
SET_PARAMETER Memory_Type Auto
SET_PARAMETER Optimization_Goal Auto
SET_PARAMETER DSP48_Use Minimal
SET_PARAMETER Latency_Configuration Auto
SET_PARAMETER Latency 2
SET_PARAMETER Has_Phase_Out false
SET_PARAMETER SCLR_Pin false
SET_PARAMETER Clock_Enable false
SET_PARAMETER RFD false
SET_PARAMETER RDY false
SET_PARAMETER Channel_Pin false
SET_PARAMETER Output_Frequency1 0.2
SET_PARAMETER Output_Frequency2 0
SET_PARAMETER Output_Frequency3 0
SET_PARAMETER Output_Frequency4 0
SET_PARAMETER Output_Frequency5 0
SET_PARAMETER Output_Frequency6 0
SET_PARAMETER Output_Frequency7 0
SET_PARAMETER Output_Frequency8 0
SET_PARAMETER Output_Frequency9 0
SET_PARAMETER Output_Frequency10 0
SET_PARAMETER Output_Frequency11 0
SET_PARAMETER Output_Frequency12 0
SET_PARAMETER Output_Frequency13 0
SET_PARAMETER Output_Frequency14 0
SET_PARAMETER Output_Frequency15 0
SET_PARAMETER Output_Frequency16 0
SET_PARAMETER PINC1 11001100110011001100
SET_PARAMETER PINC2 0
SET_PARAMETER PINC3 0
SET_PARAMETER PINC4 0
SET_PARAMETER PINC5 0
SET_PARAMETER PINC6 0
SET_PARAMETER PINC7 0
SET_PARAMETER PINC8 0
SET_PARAMETER PINC9 0
SET_PARAMETER PINC10 0
SET_PARAMETER PINC11 0
SET_PARAMETER PINC12 0
SET_PARAMETER PINC13 0
SET_PARAMETER PINC14 0
SET_PARAMETER PINC15 0
SET_PARAMETER PINC16 0
SET_PARAMETER Phase_Offset_Angles1 0
SET_PARAMETER Phase_Offset_Angles2 0
SET_PARAMETER Phase_Offset_Angles3 0
SET_PARAMETER Phase_Offset_Angles4 0
SET_PARAMETER Phase_Offset_Angles5 0
SET_PARAMETER Phase_Offset_Angles6 0
SET_PARAMETER Phase_Offset_Angles7 0
SET_PARAMETER Phase_Offset_Angles8 0
SET_PARAMETER Phase_Offset_Angles9 0
SET_PARAMETER Phase_Offset_Angles10 0
SET_PARAMETER Phase_Offset_Angles11 0
SET_PARAMETER Phase_Offset_Angles12 0
SET_PARAMETER Phase_Offset_Angles13 0
SET_PARAMETER Phase_Offset_Angles14 0
SET_PARAMETER Phase_Offset_Angles15 0
SET_PARAMETER Phase_Offset_Angles16 0
SET_PARAMETER POFF1 0
SET_PARAMETER POFF2 0
SET_PARAMETER POFF3 0
SET_PARAMETER POFF4 0
SET_PARAMETER POFF5 0
SET_PARAMETER POFF6 0
SET_PARAMETER POFF7 0
SET_PARAMETER POFF8 0
SET_PARAMETER POFF9 0
SET_PARAMETER POFF10 0
SET_PARAMETER POFF11 0
SET_PARAMETER POFF12 0
SET_PARAMETER POFF13 0
SET_PARAMETER POFF14 0
SET_PARAMETER POFF15 0
SET_PARAMETER POFF16 0
SET_PARAMETER POR_mode false
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER explicit_period false
SET_PARAMETER period 1
SET_CORE_NAME DDS Compiler
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:dds_compiler:4.0
SET_CORE_CLASS com.xilinx.ip.dds_compiler_v4_0.dds_compiler_v4_0
SET_CORE_PATH D:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0
SET_CORE_GUIPATH D:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/gui/dds_compiler_v4_0.tcl
SET_CORE_DATASHEET D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v4_0\doc\dds_ds558.pdf
ADD_CORE_DOCUMENT <D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v4_0\doc\dds_compiler_v4_0_vinfo.html><dds_compiler_v4_0_vinfo.html>
ADD_CORE_DOCUMENT <D:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v4_0\doc\dds_ds558.pdf><dds_ds558.pdf>
