*SPEF "IEEE 1481-1999"
*DESIGN "ALU"
*DATE "Thu Nov 10 13:43:04 2011"
*VENDOR "SYNOPSYS INC"
*PROGRAM "Synopsys Design Compiler cmos"
*VERSION "B-2008.09-SP2"
*DESIGN_FLOW "SYNTHESIS"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.0 NS
*C_UNIT 1.0 PF
*R_UNIT 1.0 KOHM
*L_UNIT 1.0 HENRY

*PORTS

alu_out\[7\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[6\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[5\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[4\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[3\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[2\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[1\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
alu_out\[0\] O *L 0.000e+00 *S 0.000e+00 0.000e+00 
instruction\[3\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
instruction\[2\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
instruction\[1\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
instruction\[0\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[7\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[6\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[5\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[4\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[3\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[2\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[1\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputA\[0\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[7\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[6\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[5\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[4\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[3\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[2\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[1\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
inputB\[0\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
clk I *L 0.000e+00 *S 0.000e+00 0.000e+00 
reset I *L 0.000e+00 *S 0.000e+00 0.000e+00 

*R_NET alu_out\[7\] 0.000e+00
*DRIVER alu_out_reg\[7\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[7\] 0.000e+00
*END

*R_NET alu_out\[6\] 0.000e+00
*DRIVER alu_out_reg\[6\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[6\] 0.000e+00
*END

*R_NET alu_out\[5\] 0.000e+00
*DRIVER alu_out_reg\[5\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[5\] 0.000e+00
*END

*R_NET alu_out\[4\] 0.000e+00
*DRIVER alu_out_reg\[4\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[4\] 0.000e+00
*END

*R_NET alu_out\[3\] 0.000e+00
*DRIVER alu_out_reg\[3\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[3\] 0.000e+00
*END

*R_NET alu_out\[2\] 0.000e+00
*DRIVER alu_out_reg\[2\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[2\] 0.000e+00
*END

*R_NET alu_out\[1\] 0.000e+00
*DRIVER alu_out_reg\[1\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[1\] 0.000e+00
*END

*R_NET alu_out\[0\] 0.000e+00
*DRIVER alu_out_reg\[0\]:Q
*CELL DFFRX1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC alu_out\[0\] 0.000e+00
*END

*R_NET instruction\[3\] 1.317e-03
*DRIVER instruction\[3\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_ins_reg\[3\]:D 0.000e+00
*END

*R_NET instruction\[2\] 1.317e-03
*DRIVER instruction\[2\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_ins_reg\[2\]:D 0.000e+00
*END

*R_NET instruction\[1\] 1.317e-03
*DRIVER instruction\[1\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_ins_reg\[1\]:D 0.000e+00
*END

*R_NET instruction\[0\] 1.317e-03
*DRIVER instruction\[0\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_ins_reg\[0\]:D 0.000e+00
*END

*R_NET inputA\[7\] 1.317e-03
*DRIVER inputA\[7\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[7\]:D 0.000e+00
*END

*R_NET inputA\[6\] 1.317e-03
*DRIVER inputA\[6\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[6\]:D 0.000e+00
*END

*R_NET inputA\[5\] 1.317e-03
*DRIVER inputA\[5\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[5\]:D 0.000e+00
*END

*R_NET inputA\[4\] 1.317e-03
*DRIVER inputA\[4\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[4\]:D 0.000e+00
*END

*R_NET inputA\[3\] 1.317e-03
*DRIVER inputA\[3\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[3\]:D 0.000e+00
*END

*R_NET inputA\[2\] 1.317e-03
*DRIVER inputA\[2\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[2\]:D 0.000e+00
*END

*R_NET inputA\[1\] 1.317e-03
*DRIVER inputA\[1\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[1\]:D 0.000e+00
*END

*R_NET inputA\[0\] 1.317e-03
*DRIVER inputA\[0\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_A_reg\[0\]:D 0.000e+00
*END

*R_NET inputB\[7\] 1.317e-03
*DRIVER inputB\[7\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[7\]:D 0.000e+00
*END

*R_NET inputB\[6\] 1.317e-03
*DRIVER inputB\[6\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[6\]:D 0.000e+00
*END

*R_NET inputB\[5\] 1.317e-03
*DRIVER inputB\[5\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[5\]:D 0.000e+00
*END

*R_NET inputB\[4\] 1.317e-03
*DRIVER inputB\[4\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[4\]:D 0.000e+00
*END

*R_NET inputB\[3\] 1.317e-03
*DRIVER inputB\[3\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[3\]:D 0.000e+00
*END

*R_NET inputB\[2\] 1.317e-03
*DRIVER inputB\[2\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[2\]:D 0.000e+00
*END

*R_NET inputB\[1\] 1.317e-03
*DRIVER inputB\[1\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[1\]:D 0.000e+00
*END

*R_NET inputB\[0\] 1.317e-03
*DRIVER inputB\[0\]
*CELL NULL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC reg_B_reg\[0\]:D 0.000e+00
*END

*R_NET clk 1.804e+01
*DRIVER clk
*CELL NULL
*C2_R1_C1 9.019e+00 0.000e+00 9.019e+00 
*LOADS
*RC alu_out_reg\[0\]:CK 0.000e+00
*RC alu_out_reg\[7\]:CK 0.000e+00
*RC alu_out_reg\[6\]:CK 0.000e+00
*RC alu_out_reg\[5\]:CK 0.000e+00
*RC alu_out_reg\[4\]:CK 0.000e+00
*RC alu_out_reg\[3\]:CK 0.000e+00
*RC alu_out_reg\[2\]:CK 0.000e+00
*RC alu_out_reg\[1\]:CK 0.000e+00
*RC reg_ins_reg\[3\]:CK 0.000e+00
*RC reg_B_reg\[0\]:CK 0.000e+00
*RC reg_B_reg\[1\]:CK 0.000e+00
*RC reg_B_reg\[2\]:CK 0.000e+00
*RC reg_B_reg\[3\]:CK 0.000e+00
*RC reg_B_reg\[4\]:CK 0.000e+00
*RC reg_B_reg\[5\]:CK 0.000e+00
*RC reg_A_reg\[0\]:CK 0.000e+00
*RC reg_A_reg\[1\]:CK 0.000e+00
*RC reg_A_reg\[2\]:CK 0.000e+00
*RC reg_A_reg\[3\]:CK 0.000e+00
*RC reg_A_reg\[4\]:CK 0.000e+00
*RC reg_A_reg\[5\]:CK 0.000e+00
*RC reg_B_reg\[6\]:CK 0.000e+00
*RC reg_B_reg\[7\]:CK 0.000e+00
*RC reg_A_reg\[6\]:CK 0.000e+00
*RC reg_A_reg\[7\]:CK 0.000e+00
*RC reg_ins_reg\[2\]:CK 0.000e+00
*RC reg_ins_reg\[1\]:CK 0.000e+00
*RC reg_ins_reg\[0\]:CK 0.000e+00
*END

*R_NET reset 2.481e-02
*DRIVER reset
*CELL NULL
*C2_R1_C1 1.240e-02 0.000e+00 1.240e-02 
*LOADS
*RC alu_out_reg\[0\]:RN 0.000e+00
*RC alu_out_reg\[7\]:RN 0.000e+00
*RC alu_out_reg\[6\]:RN 0.000e+00
*RC alu_out_reg\[5\]:RN 0.000e+00
*RC U121:A 0.000e+00
*RC U122:A 0.000e+00
*RC U123:A 0.000e+00
*END

*R_NET reg_A\[7\] 1.118e-02
*DRIVER reg_A_reg\[7\]:Q
*CELL DFFRX1
*C2_R1_C1 5.588e-03 0.000e+00 5.588e-03 
*LOADS
*RC add_42/U1_7:A 0.000e+00
*RC U79:A0 0.000e+00
*RC U77:A2 0.000e+00
*RC sub_43/U2_7:A 0.000e+00
*END

*R_NET reg_A\[6\] 9.460e-03
*DRIVER reg_A_reg\[6\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_6:A 0.000e+00
*RC U83:A0 0.000e+00
*RC U81:A2 0.000e+00
*RC sub_43/U2_6:A 0.000e+00
*END

*R_NET reg_A\[5\] 9.460e-03
*DRIVER reg_A_reg\[5\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_5:A 0.000e+00
*RC U87:A0 0.000e+00
*RC U85:A2 0.000e+00
*RC sub_43/U2_5:A 0.000e+00
*END

*R_NET reg_A\[4\] 9.460e-03
*DRIVER reg_A_reg\[4\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_4:A 0.000e+00
*RC U91:A0 0.000e+00
*RC U89:A2 0.000e+00
*RC sub_43/U2_4:A 0.000e+00
*END

*R_NET reg_A\[3\] 9.460e-03
*DRIVER reg_A_reg\[3\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_3:A 0.000e+00
*RC U95:A0 0.000e+00
*RC U93:A2 0.000e+00
*RC sub_43/U2_3:A 0.000e+00
*END

*R_NET reg_A\[2\] 9.460e-03
*DRIVER reg_A_reg\[2\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_2:A 0.000e+00
*RC U99:A0 0.000e+00
*RC U97:A2 0.000e+00
*RC sub_43/U2_2:A 0.000e+00
*END

*R_NET reg_A\[1\] 9.460e-03
*DRIVER reg_A_reg\[1\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_1:A 0.000e+00
*RC U120:A0 0.000e+00
*RC U118:A2 0.000e+00
*RC sub_43/U2_1:A 0.000e+00
*END

*R_NET reg_A\[0\] 9.460e-03
*DRIVER reg_A_reg\[0\]:Q
*CELL DFFRX1
*C2_R1_C1 4.730e-03 0.000e+00 4.730e-03 
*LOADS
*RC add_42/U1_0:A 0.000e+00
*RC U116:A0 0.000e+00
*RC U114:A2 0.000e+00
*RC sub_43/U2_0:A 0.000e+00
*END

*R_NET reg_B\[7\] 1.643e-02
*DRIVER reg_B_reg\[7\]:Q
*CELL DFFRX1
*C2_R1_C1 8.213e-03 0.000e+00 8.213e-03 
*LOADS
*RC add_42/U1_7:B 0.000e+00
*RC U77:B0 0.000e+00
*RC U111:B0 0.000e+00
*RC sub_43/U8:A 0.000e+00
*END

*R_NET reg_B\[6\] 1.173e-02
*DRIVER reg_B_reg\[6\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_6:B 0.000e+00
*RC U81:B0 0.000e+00
*RC U105:B0 0.000e+00
*RC sub_43/U2:A 0.000e+00
*END

*R_NET reg_B\[5\] 1.173e-02
*DRIVER reg_B_reg\[5\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_5:B 0.000e+00
*RC U85:B0 0.000e+00
*RC U106:B0 0.000e+00
*RC sub_43/U3:A 0.000e+00
*END

*R_NET reg_B\[4\] 1.173e-02
*DRIVER reg_B_reg\[4\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_4:B 0.000e+00
*RC U89:B0 0.000e+00
*RC U107:B0 0.000e+00
*RC sub_43/U4:A 0.000e+00
*END

*R_NET reg_B\[3\] 1.173e-02
*DRIVER reg_B_reg\[3\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_3:B 0.000e+00
*RC U93:B0 0.000e+00
*RC U108:B0 0.000e+00
*RC sub_43/U5:A 0.000e+00
*END

*R_NET reg_B\[2\] 1.173e-02
*DRIVER reg_B_reg\[2\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_2:B 0.000e+00
*RC U97:B0 0.000e+00
*RC U109:B0 0.000e+00
*RC sub_43/U6:A 0.000e+00
*END

*R_NET reg_B\[1\] 1.173e-02
*DRIVER reg_B_reg\[1\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_1:B 0.000e+00
*RC U110:B0 0.000e+00
*RC U118:B0 0.000e+00
*RC sub_43/U1:A 0.000e+00
*END

*R_NET reg_B\[0\] 1.173e-02
*DRIVER reg_B_reg\[0\]:Q
*CELL DFFRX1
*C2_R1_C1 5.864e-03 0.000e+00 5.864e-03 
*LOADS
*RC add_42/U1_0:B 0.000e+00
*RC U104:B0 0.000e+00
*RC U114:B0 0.000e+00
*RC sub_43/U7:A 0.000e+00
*END

*R_NET reg_ins\[3\] 1.732e-02
*DRIVER reg_ins_reg\[3\]:Q
*CELL DFFRX1
*C2_R1_C1 8.661e-03 0.000e+00 8.661e-03 
*LOADS
*RC U73:A 0.000e+00
*RC U76:A0 0.000e+00
*RC U80:A0 0.000e+00
*RC U84:A0 0.000e+00
*RC U88:A0 0.000e+00
*RC U92:A0 0.000e+00
*RC U96:A0 0.000e+00
*RC U103:AN 0.000e+00
*END

*R_NET reg_ins\[2\] 8.880e-03
*DRIVER reg_ins_reg\[2\]:Q
*CELL DFFRX1
*C2_R1_C1 4.440e-03 0.000e+00 4.440e-03 
*LOADS
*RC U73:B 0.000e+00
*RC U101:B 0.000e+00
*RC U103:B 0.000e+00
*END

*R_NET reg_ins\[1\] 1.217e-02
*DRIVER reg_ins_reg\[1\]:Q
*CELL DFFRX1
*C2_R1_C1 6.083e-03 0.000e+00 6.083e-03 
*LOADS
*RC U100:C 0.000e+00
*RC U101:A 0.000e+00
*RC U102:C 0.000e+00
*RC U112:A 0.000e+00
*END

*R_NET reg_ins\[0\] 6.046e-03
*DRIVER reg_ins_reg\[0\]:Q
*CELL DFFRX1
*C2_R1_C1 3.023e-03 0.000e+00 3.023e-03 
*LOADS
*RC U100:A 0.000e+00
*RC U112:B 0.000e+00
*END

*R_NET X\[7\] 1.317e-03
*DRIVER U76:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[7\]:D 0.000e+00
*END

*R_NET X\[6\] 1.317e-03
*DRIVER U80:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[6\]:D 0.000e+00
*END

*R_NET X\[5\] 1.317e-03
*DRIVER U84:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[5\]:D 0.000e+00
*END

*R_NET X\[4\] 1.317e-03
*DRIVER U88:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[4\]:D 0.000e+00
*END

*R_NET X\[3\] 1.317e-03
*DRIVER U92:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[3\]:D 0.000e+00
*END

*R_NET X\[2\] 1.317e-03
*DRIVER U96:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[2\]:D 0.000e+00
*END

*R_NET X\[1\] 1.317e-03
*DRIVER U117:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[1\]:D 0.000e+00
*END

*R_NET X\[0\] 1.317e-03
*DRIVER U113:Y
*CELL OAI21XL
*C2_R1_C1 6.585e-04 0.000e+00 6.585e-04 
*LOADS
*RC alu_out_reg\[0\]:D 0.000e+00
*END

*R_NET N39 2.253e-03
*DRIVER add_42/U1_0:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U115:B0 0.000e+00
*END

*R_NET N40 2.253e-03
*DRIVER add_42/U1_1:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U119:B0 0.000e+00
*END

*R_NET N41 2.253e-03
*DRIVER add_42/U1_2:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U98:B0 0.000e+00
*END

*R_NET N42 2.253e-03
*DRIVER add_42/U1_3:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U94:B0 0.000e+00
*END

*R_NET N43 2.253e-03
*DRIVER add_42/U1_4:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U90:B0 0.000e+00
*END

*R_NET N44 2.253e-03
*DRIVER add_42/U1_5:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U86:B0 0.000e+00
*END

*R_NET N45 2.253e-03
*DRIVER add_42/U1_6:S
*CELL ADDFXL
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U82:B0 0.000e+00
*END

*R_NET N46 2.253e-03
*DRIVER add_42/U1_7:Y
*CELL XOR3X1
*C2_R1_C1 1.126e-03 0.000e+00 1.126e-03 
*LOADS
*RC U78:B0 0.000e+00
*END

*R_NET N47 2.215e-03
*DRIVER sub_43/U2_0:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U115:A0 0.000e+00
*END

*R_NET N48 2.215e-03
*DRIVER sub_43/U2_1:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U119:A0 0.000e+00
*END

*R_NET N49 2.215e-03
*DRIVER sub_43/U2_2:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U98:A0 0.000e+00
*END

*R_NET N50 2.215e-03
*DRIVER sub_43/U2_3:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U94:A0 0.000e+00
*END

*R_NET N51 2.215e-03
*DRIVER sub_43/U2_4:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U90:A0 0.000e+00
*END

*R_NET N52 2.215e-03
*DRIVER sub_43/U2_5:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U86:A0 0.000e+00
*END

*R_NET N53 2.215e-03
*DRIVER sub_43/U2_6:S
*CELL ADDFXL
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U82:A0 0.000e+00
*END

*R_NET N54 2.215e-03
*DRIVER sub_43/U2_7:Y
*CELL XOR3X1
*C2_R1_C1 1.108e-03 0.000e+00 1.108e-03 
*LOADS
*RC U78:A0 0.000e+00
*END

*R_NET n53 1.879e-03
*DRIVER U78:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U76:A1 0.000e+00
*END

*R_NET n54 1.798e-03
*DRIVER U77:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U76:B0 0.000e+00
*END

*R_NET n55 3.400e-03
*DRIVER U79:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U77:B1 0.000e+00
*END

*R_NET n56 1.626e-02
*DRIVER U73:Y
*CELL NOR2X1
*C2_R1_C1 8.132e-03 0.000e+00 8.132e-03 
*LOADS
*RC U71:A 0.000e+00
*RC U74:A 0.000e+00
*RC U79:A1 0.000e+00
*RC U83:A1 0.000e+00
*RC U87:A1 0.000e+00
*RC U91:A1 0.000e+00
*RC U95:A1 0.000e+00
*RC U99:A1 0.000e+00
*END

*R_NET n57 1.438e-02
*DRIVER U103:Y
*CELL NAND3BX1
*C2_R1_C1 7.192e-03 0.000e+00 7.192e-03 
*LOADS
*RC U79:B0 0.000e+00
*RC U83:B0 0.000e+00
*RC U87:B0 0.000e+00
*RC U91:B0 0.000e+00
*RC U95:B0 0.000e+00
*RC U99:B0 0.000e+00
*RC U116:B0 0.000e+00
*RC U120:B0 0.000e+00
*END

*R_NET n58 1.778e-02
*DRIVER U101:Y
*CELL NOR3X1
*C2_R1_C1 8.892e-03 0.000e+00 8.892e-03 
*LOADS
*RC U78:A1 0.000e+00
*RC U82:A1 0.000e+00
*RC U86:A1 0.000e+00
*RC U90:A1 0.000e+00
*RC U94:A1 0.000e+00
*RC U98:A1 0.000e+00
*RC U115:A1 0.000e+00
*RC U119:A1 0.000e+00
*END

*R_NET n59 1.683e-02
*DRIVER U75:Y
*CELL AND2X2
*C2_R1_C1 8.416e-03 0.000e+00 8.416e-03 
*LOADS
*RC U78:B1 0.000e+00
*RC U82:B1 0.000e+00
*RC U86:B1 0.000e+00
*RC U90:B1 0.000e+00
*RC U94:B1 0.000e+00
*RC U98:B1 0.000e+00
*RC U115:B1 0.000e+00
*RC U119:B1 0.000e+00
*END

*R_NET n60 2.116e-03
*DRIVER U111:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U78:C0 0.000e+00
*END

*R_NET n61 2.943e-02
*DRIVER U100:Y
*CELL NAND3X1
*C2_R1_C1 1.471e-02 0.000e+00 1.471e-02 
*LOADS
*RC U104:A1 0.000e+00
*RC U105:A1 0.000e+00
*RC U106:A1 0.000e+00
*RC U107:A1 0.000e+00
*RC U108:A1 0.000e+00
*RC U109:A1 0.000e+00
*RC U110:A1 0.000e+00
*RC U111:A0 0.000e+00
*END

*R_NET n62 2.678e-02
*DRIVER U102:Y
*CELL NAND3X1
*C2_R1_C1 1.339e-02 0.000e+00 1.339e-02 
*LOADS
*RC U104:B1 0.000e+00
*RC U105:B1 0.000e+00
*RC U106:B1 0.000e+00
*RC U107:B1 0.000e+00
*RC U108:B1 0.000e+00
*RC U109:B1 0.000e+00
*RC U110:B1 0.000e+00
*RC U111:B1 0.000e+00
*END

*R_NET n63 1.879e-03
*DRIVER U82:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U80:A1 0.000e+00
*END

*R_NET n64 1.798e-03
*DRIVER U81:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U80:B0 0.000e+00
*END

*R_NET n65 3.400e-03
*DRIVER U83:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U81:B1 0.000e+00
*END

*R_NET n66 2.116e-03
*DRIVER U105:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U82:C0 0.000e+00
*END

*R_NET n67 1.879e-03
*DRIVER U86:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U84:A1 0.000e+00
*END

*R_NET n68 1.798e-03
*DRIVER U85:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U84:B0 0.000e+00
*END

*R_NET n69 3.400e-03
*DRIVER U87:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U85:B1 0.000e+00
*END

*R_NET n70 2.116e-03
*DRIVER U106:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U86:C0 0.000e+00
*END

*R_NET n71 1.879e-03
*DRIVER U90:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U88:A1 0.000e+00
*END

*R_NET n72 1.798e-03
*DRIVER U89:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U88:B0 0.000e+00
*END

*R_NET n73 3.400e-03
*DRIVER U91:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U89:B1 0.000e+00
*END

*R_NET n74 2.116e-03
*DRIVER U107:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U90:C0 0.000e+00
*END

*R_NET n75 1.879e-03
*DRIVER U94:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U92:A1 0.000e+00
*END

*R_NET n76 1.798e-03
*DRIVER U93:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U92:B0 0.000e+00
*END

*R_NET n77 3.400e-03
*DRIVER U95:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U93:B1 0.000e+00
*END

*R_NET n78 2.116e-03
*DRIVER U108:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U94:C0 0.000e+00
*END

*R_NET n79 1.879e-03
*DRIVER U98:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U96:A1 0.000e+00
*END

*R_NET n80 1.798e-03
*DRIVER U97:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U96:B0 0.000e+00
*END

*R_NET n81 3.400e-03
*DRIVER U99:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U97:B1 0.000e+00
*END

*R_NET n82 2.116e-03
*DRIVER U109:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U98:C0 0.000e+00
*END

*R_NET n83 1.879e-03
*DRIVER U119:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U117:A1 0.000e+00
*END

*R_NET n84 1.798e-03
*DRIVER U118:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U117:B0 0.000e+00
*END

*R_NET n85 3.400e-03
*DRIVER U120:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U118:B1 0.000e+00
*END

*R_NET n86 2.116e-03
*DRIVER U110:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U119:C0 0.000e+00
*END

*R_NET n87 1.879e-03
*DRIVER U115:Y
*CELL AOI221XL
*C2_R1_C1 9.395e-04 0.000e+00 9.395e-04 
*LOADS
*RC U113:A1 0.000e+00
*END

*R_NET n88 1.798e-03
*DRIVER U114:Y
*CELL AOI32X1
*C2_R1_C1 8.990e-04 0.000e+00 8.990e-04 
*LOADS
*RC U113:B0 0.000e+00
*END

*R_NET n89 3.400e-03
*DRIVER U116:Y
*CELL OAI21XL
*C2_R1_C1 1.700e-03 0.000e+00 1.700e-03 
*LOADS
*RC U114:B1 0.000e+00
*END

*R_NET n90 5.018e-03
*DRIVER U112:Y
*CELL NOR2X1
*C2_R1_C1 2.509e-03 0.000e+00 2.509e-03 
*LOADS
*RC U75:A 0.000e+00
*RC U103:C 0.000e+00
*END

*R_NET n91 2.116e-03
*DRIVER U104:Y
*CELL OAI32X1
*C2_R1_C1 1.058e-03 0.000e+00 1.058e-03 
*LOADS
*RC U115:C0 0.000e+00
*END

*R_NET n92 8.854e-03
*DRIVER reg_ins_reg\[2\]:QN
*CELL DFFRX1
*C2_R1_C1 4.427e-03 0.000e+00 4.427e-03 
*LOADS
*RC U75:B 0.000e+00
*RC U100:B 0.000e+00
*RC U102:B 0.000e+00
*END

*R_NET n93 6.954e-03
*DRIVER reg_B_reg\[7\]:QN
*CELL DFFRX1
*C2_R1_C1 3.477e-03 0.000e+00 3.477e-03 
*LOADS
*RC U77:A1 0.000e+00
*RC U111:A2 0.000e+00
*END

*R_NET n94 7.201e-03
*DRIVER reg_B_reg\[6\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U81:A1 0.000e+00
*RC U105:A0 0.000e+00
*END

*R_NET n95 7.201e-03
*DRIVER reg_B_reg\[5\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U85:A1 0.000e+00
*RC U106:A0 0.000e+00
*END

*R_NET n96 7.201e-03
*DRIVER reg_B_reg\[4\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U89:A1 0.000e+00
*RC U107:A0 0.000e+00
*END

*R_NET n97 7.201e-03
*DRIVER reg_B_reg\[3\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U93:A1 0.000e+00
*RC U108:A0 0.000e+00
*END

*R_NET n98 7.201e-03
*DRIVER reg_B_reg\[2\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U97:A1 0.000e+00
*RC U109:A0 0.000e+00
*END

*R_NET n99 7.201e-03
*DRIVER reg_B_reg\[0\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U104:A0 0.000e+00
*RC U114:A1 0.000e+00
*END

*R_NET n100 7.201e-03
*DRIVER reg_B_reg\[1\]:QN
*CELL DFFRX1
*C2_R1_C1 3.601e-03 0.000e+00 3.601e-03 
*LOADS
*RC U110:A0 0.000e+00
*RC U118:A1 0.000e+00
*END

*R_NET n101 6.550e-03
*DRIVER reg_ins_reg\[0\]:QN
*CELL DFFRX1
*C2_R1_C1 3.275e-03 0.000e+00 3.275e-03 
*LOADS
*RC U101:C 0.000e+00
*RC U102:A 0.000e+00
*END

*R_NET n102 3.660e-03
*DRIVER reg_A_reg\[7\]:QN
*CELL DFFRX1
*C2_R1_C1 1.830e-03 0.000e+00 1.830e-03 
*LOADS
*RC U111:A1 0.000e+00
*END

*R_NET n103 3.560e-03
*DRIVER reg_A_reg\[0\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U104:A2 0.000e+00
*END

*R_NET n104 3.560e-03
*DRIVER reg_A_reg\[6\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U105:A2 0.000e+00
*END

*R_NET n105 3.560e-03
*DRIVER reg_A_reg\[5\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U106:A2 0.000e+00
*END

*R_NET n106 3.560e-03
*DRIVER reg_A_reg\[4\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U107:A2 0.000e+00
*END

*R_NET n107 3.560e-03
*DRIVER reg_A_reg\[3\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U108:A2 0.000e+00
*END

*R_NET n108 3.560e-03
*DRIVER reg_A_reg\[2\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U109:A2 0.000e+00
*END

*R_NET n109 3.560e-03
*DRIVER reg_A_reg\[1\]:QN
*CELL DFFRX1
*C2_R1_C1 1.780e-03 0.000e+00 1.780e-03 
*LOADS
*RC U110:A2 0.000e+00
*END

*R_NET n110 3.758e-03
*DRIVER U71:Y
*CELL CLKBUFX3
*C2_R1_C1 1.879e-03 0.000e+00 1.879e-03 
*LOADS
*RC U116:A1 0.000e+00
*RC U120:A1 0.000e+00
*END

*R_NET n111 2.698e-03
*DRIVER reg_ins_reg\[3\]:QN
*CELL DFFRX1
*C2_R1_C1 1.349e-03 0.000e+00 1.349e-03 
*LOADS
*RC U72:A 0.000e+00
*END

*R_NET n112 4.152e-03
*DRIVER U72:Y
*CELL CLKINVX1
*C2_R1_C1 2.076e-03 0.000e+00 2.076e-03 
*LOADS
*RC U113:A0 0.000e+00
*RC U117:A0 0.000e+00
*END

*R_NET n122 3.586e-02
*DRIVER U123:Y
*CELL CLKBUFX3
*C2_R1_C1 1.793e-02 0.000e+00 1.793e-02 
*LOADS
*RC reg_B_reg\[0\]:RN 0.000e+00
*RC reg_B_reg\[1\]:RN 0.000e+00
*RC reg_B_reg\[2\]:RN 0.000e+00
*RC reg_B_reg\[3\]:RN 0.000e+00
*RC reg_B_reg\[4\]:RN 0.000e+00
*RC reg_B_reg\[5\]:RN 0.000e+00
*RC reg_B_reg\[6\]:RN 0.000e+00
*RC reg_B_reg\[7\]:RN 0.000e+00
*END

*R_NET n123 3.586e-02
*DRIVER U122:Y
*CELL CLKBUFX3
*C2_R1_C1 1.793e-02 0.000e+00 1.793e-02 
*LOADS
*RC reg_ins_reg\[3\]:RN 0.000e+00
*RC reg_A_reg\[4\]:RN 0.000e+00
*RC reg_A_reg\[5\]:RN 0.000e+00
*RC reg_A_reg\[6\]:RN 0.000e+00
*RC reg_A_reg\[7\]:RN 0.000e+00
*RC reg_ins_reg\[2\]:RN 0.000e+00
*RC reg_ins_reg\[1\]:RN 0.000e+00
*RC reg_ins_reg\[0\]:RN 0.000e+00
*END

*R_NET n124 3.586e-02
*DRIVER U121:Y
*CELL CLKBUFX3
*C2_R1_C1 1.793e-02 0.000e+00 1.793e-02 
*LOADS
*RC alu_out_reg\[4\]:RN 0.000e+00
*RC alu_out_reg\[3\]:RN 0.000e+00
*RC alu_out_reg\[2\]:RN 0.000e+00
*RC alu_out_reg\[1\]:RN 0.000e+00
*RC reg_A_reg\[0\]:RN 0.000e+00
*RC reg_A_reg\[1\]:RN 0.000e+00
*RC reg_A_reg\[2\]:RN 0.000e+00
*RC reg_A_reg\[3\]:RN 0.000e+00
*END

*R_NET n125 2.807e-02
*DRIVER U74:Y
*CELL CLKINVX1
*C2_R1_C1 1.404e-02 0.000e+00 1.404e-02 
*LOADS
*RC U77:A0 0.000e+00
*RC U81:A0 0.000e+00
*RC U85:A0 0.000e+00
*RC U89:A0 0.000e+00
*RC U93:A0 0.000e+00
*RC U97:A0 0.000e+00
*RC U114:A0 0.000e+00
*RC U118:A0 0.000e+00
*END

*R_NET sub_43/carry\[7\] 3.947e-03
*DRIVER sub_43/U2_6:CO
*CELL ADDFXL
*C2_R1_C1 1.974e-03 0.000e+00 1.974e-03 
*LOADS
*RC sub_43/U2_7:C 0.000e+00
*END

*R_NET sub_43/carry\[6\] 3.640e-03
*DRIVER sub_43/U2_5:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_6:CI 0.000e+00
*END

*R_NET sub_43/carry\[5\] 3.640e-03
*DRIVER sub_43/U2_4:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_5:CI 0.000e+00
*END

*R_NET sub_43/carry\[4\] 3.640e-03
*DRIVER sub_43/U2_3:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_4:CI 0.000e+00
*END

*R_NET sub_43/carry\[3\] 3.640e-03
*DRIVER sub_43/U2_2:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_3:CI 0.000e+00
*END

*R_NET sub_43/carry\[2\] 3.640e-03
*DRIVER sub_43/U2_1:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_2:CI 0.000e+00
*END

*R_NET sub_43/carry\[1\] 3.640e-03
*DRIVER sub_43/U2_0:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC sub_43/U2_1:CI 0.000e+00
*END

*R_NET sub_43/n1 6.920e-03
*DRIVER sub_43/U8:Y
*CELL CLKINVX1
*C2_R1_C1 3.460e-03 0.000e+00 3.460e-03 
*LOADS
*RC sub_43/U2_7:B 0.000e+00
*END

*R_NET sub_43/n2 2.223e-03
*DRIVER sub_43/U2:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_6:B 0.000e+00
*END

*R_NET sub_43/n3 2.223e-03
*DRIVER sub_43/U3:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_5:B 0.000e+00
*END

*R_NET sub_43/n4 2.223e-03
*DRIVER sub_43/U4:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_4:B 0.000e+00
*END

*R_NET sub_43/n5 2.223e-03
*DRIVER sub_43/U5:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_3:B 0.000e+00
*END

*R_NET sub_43/n6 2.223e-03
*DRIVER sub_43/U6:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_2:B 0.000e+00
*END

*R_NET sub_43/n7 2.223e-03
*DRIVER sub_43/U1:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_1:B 0.000e+00
*END

*R_NET sub_43/n8 2.223e-03
*DRIVER sub_43/U7:Y
*CELL CLKINVX1
*C2_R1_C1 1.111e-03 0.000e+00 1.111e-03 
*LOADS
*RC sub_43/U2_0:B 0.000e+00
*END

*R_NET add_42/carry\[7\] 3.947e-03
*DRIVER add_42/U1_6:CO
*CELL ADDFXL
*C2_R1_C1 1.974e-03 0.000e+00 1.974e-03 
*LOADS
*RC add_42/U1_7:C 0.000e+00
*END

*R_NET add_42/carry\[6\] 3.640e-03
*DRIVER add_42/U1_5:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_6:CI 0.000e+00
*END

*R_NET add_42/carry\[5\] 3.640e-03
*DRIVER add_42/U1_4:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_5:CI 0.000e+00
*END

*R_NET add_42/carry\[4\] 3.640e-03
*DRIVER add_42/U1_3:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_4:CI 0.000e+00
*END

*R_NET add_42/carry\[3\] 3.640e-03
*DRIVER add_42/U1_2:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_3:CI 0.000e+00
*END

*R_NET add_42/carry\[2\] 3.640e-03
*DRIVER add_42/U1_1:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_2:CI 0.000e+00
*END

*R_NET add_42/carry\[1\] 3.640e-03
*DRIVER add_42/U1_0:CO
*CELL ADDFXL
*C2_R1_C1 1.820e-03 0.000e+00 1.820e-03 
*LOADS
*RC add_42/U1_1:CI 0.000e+00
*END
