{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "0be06e56",
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import os"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "id": "8b75f1fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "fpath = 'E:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718_GW2A18/source/Drv_IF.v'\n",
    "npath = 'E:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718_GW2A18/source/Drv_IF_Pro.v'\n",
    "wrpath = 'E:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718_GW2A18/source/wires.v'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "dc747c55",
   "metadata": {},
   "outputs": [],
   "source": [
    "raw_data = ''\n",
    "with open(fpath,'r') as f:\n",
    "    raw_data = f.readlines()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "1289d6a3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['`timescale 1ns / 1ps\\n',\n",
       " '//////////////////////////////////////////////////////////////////////////////////\\n',\n",
       " '// Company: \\n',\n",
       " '// Engineer: \\n',\n",
       " '// \\n',\n",
       " '// Create Date:    08:45:25 11/10/2017 \\n',\n",
       " '// Design Name: \\n',\n",
       " '// Module Name:    Drv_IF \\n',\n",
       " '// Project Name: \\n',\n",
       " '// Target Devices: \\n',\n",
       " '// Tool versions: \\n',\n",
       " '// Description: \\n',\n",
       " '//\\n',\n",
       " '// Dependencies: \\n',\n",
       " '//\\n',\n",
       " '// Revision: \\n',\n",
       " '// Revision 0.01 - File Created\\n',\n",
       " '// Additional Comments: \\n',\n",
       " '//\\n',\n",
       " '// C2.5 Panel: 192x108; IM: 96x36; Input / IM: 3; section / input: 2, 32x18\\n',\n",
       " '// scan: 18\\n',\n",
       " '// LED error detection: not support\\n',\n",
       " '// LED driver IC: CHIPONE\\n',\n",
       " '//\\n',\n",
       " '// -------------------------------------------------------\\n',\n",
       " '// | \\t  1\\t| \\t  2\\t| \\t  3\\t| \\t  10\\t| \\t  11\\t| \\t  12\\t|\\n',\n",
       " '// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n',\n",
       " '// -------------------------------------------------------\\n',\n",
       " '// | \\t  4\\t| \\t  5\\t| \\t  6\\t| \\t  13\\t| \\t  14\\t| \\t  15\\t|\\n',\n",
       " '// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n',\n",
       " '// -------------------------------------------------------\\n',\n",
       " '// | \\t  7\\t| \\t  8\\t| \\t  9\\t| \\t  16\\t| \\t  17\\t|\\t  18\\t|\\n',\n",
       " '// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n',\n",
       " '// -------------------------------------------------------\\n',\n",
       " '//\\n',\n",
       " '// C1_RDT\\t- 1, 2, 3, \\n',\n",
       " '// C2_RDT\\t- 4, 5, 6,\\n',\n",
       " '// C3_RDT\\t- 7, 8, 9,  \\n',\n",
       " '// C4_RDT\\t- 10, 11, 12,\\n',\n",
       " '// C5_RDT\\t- 13, 14, 15,\\n',\n",
       " '// C6_RDT\\t- 16, 17, 18\\n',\n",
       " '// scan\\t\\t- 18\\n',\n",
       " '//\\n',\n",
       " '// -------------------------------------------------------\\n',\n",
       " '// 2018-09-20\\tS2 stop GCLK with ABE_OT = LED_scan\\n',\n",
       " '// \\t\\t\\t\\t12us wait time during SOUT_EN off\\n',\n",
       " '//\\n',\n",
       " '// 2018-09-21\\tS4 time between the LAT about 59us.\\n',\n",
       " '//\\n',\n",
       " '// 2018-10-04\\tDRVTM after RD_TOP enable and GCLK, DCLK, ABE_OT stop for 1us\\n',\n",
       " '//\\n',\n",
       " '// 2018-10-22\\tduration between DRVTM and LAT_VSYNC start time increase\\n',\n",
       " '//\\n',\n",
       " '//////////////////////////////////////////////////////////////////////////////////\\n',\n",
       " 'module Drv_IF(\\n',\n",
       " '\\t input wire \\t\\t SPRECK,\\n',\n",
       " '\\t input wire \\t\\t FRM_ALT,\\n',\n",
       " '\\t input wire [47:0] C1_RDT,\\t\\t\\t\\t\\t\\t//data for IM 1\\n',\n",
       " '\\t input wire [47:0] C2_RDT,\\t\\t\\t\\t\\t\\t//data for IM 2\\n',\n",
       " '\\t input wire [47:0] C3_RDT,\\t\\t\\t\\t\\t\\t//data for IM 3 \\n',\n",
       " '\\t input wire [47:0] C4_RDT,\\t\\t\\t\\t\\t\\t//data for IM 4\\n',\n",
       " '\\t input wire [47:0] C5_RDT,\\t\\t\\t\\t\\t\\t//data for IM 5\\n',\n",
       " '\\t input wire [47:0] C6_RDT,\\t\\t\\t\\t\\t\\t//data for IM 6\\n',\n",
       " '\\t input wire [ 1:0] MODE,\\n',\n",
       " '\\t input wire \\t\\t RD_TOP,\\n',\n",
       " '\\t input wire [ 7:0] DRV_Function,\\n',\n",
       " '\\t input wire [15:0] DRV_Config_R,\\n',\n",
       " '\\t input wire [15:0] DRV_Config_G,\\n',\n",
       " '\\t input wire [15:0] DRV_Config_B,\\n',\n",
       " '\\t input wire [ 2:0] IM_ID,\\n',\n",
       " '\\t output reg \\t\\t RD_EN,\\n',\n",
       " '\\t output reg \\t\\t GCLK,\\n',\n",
       " '\\t output reg \\t\\t DCLK,\\n',\n",
       " '\\t output reg \\t\\t LAT,\\n',\n",
       " '\\t output reg [29:0] RDT_OT,\\n',\n",
       " '\\t output reg [29:0] GDT_OT,\\n',\n",
       " '\\t output reg [29:0] BDT_OT,\\n',\n",
       " '\\t output reg \\t\\t DRVTM,\\n',\n",
       " '\\t output reg [ 4:0] ABE_OT\\n',\n",
       " '    );\\n',\n",
       " '\\n',\n",
       " \"reg [ 9:0]\\tSPRECK_cnt\\t\\t\\t\\t= 10'd0;\\t\\t\\t// SPRECK counter\\n\",\n",
       " \"reg [ 9:0]\\tSPRECK_end\\t\\t\\t\\t= 10'd7;\\t\\t\\t// SPRECK counter end\\n\",\n",
       " \"reg [ 9:0]\\tSPRECK_data\\t\\t\\t\\t= 10'd0;\\t\\t\\t// SPRECK counter for Cx_RDT data start\\n\",\n",
       " \"reg [ 8:0] \\tCnt_GCLK \\t\\t\\t\\t= 8'd0;\\t\\t\\t// processing GCLK number\\n\",\n",
       " \"reg [ 3:0] \\tCnt_GCLK_off\\t\\t\\t= 4'd0;\\t\\t\\t// processing GCLK stop number - display crash if 8-bit\\n\",\n",
       " 'reg [ 3:0]\\tGCLK_off_s\\t\\t\\t\\t\\t\\t;\\n',\n",
       " \"reg [ 7:0] \\tCnt_DCLK \\t\\t\\t\\t= 8'd0;\\t\\t\\t// processing DCLK number \\n\",\n",
       " \"reg [ 4:0] \\tCnt_LAT  \\t\\t\\t\\t= 5'd0;\\t\\t\\t// LAT on when Cnt_LAT match with Cnt_DCLK for MBI5051 different configuation\\n\",\n",
       " \"reg [ 7:0] \\tCnt_IC   \\t\\t\\t\\t= 8'd3;\\t\\t\\t// the LED driver IC receiving data\\n\",\n",
       " '\\n',\n",
       " \"reg \\t\\t\\tRDT_REG_RW \\t\\t\\t\\t= 1'b0;\\t\\t\\t// Write enable for fifo_mem_xxxx memory access 1:enable; 0:disable\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tCnt_Pixel_w \\t\\t\\t= 16'd0;\\t\\t\\t// pixel location in the panel according to the MBI5051 bit sequence, OUT15 ~ OUT0, ICn ~ IC1\\n\",\n",
       " \"reg [ 5:0]\\tLED_Section \\t\\t\\t= 5'd17;\\t\\t\\t// LED section in the panel receiving data\\n\",\n",
       " \"reg [ 3:0] \\tfifo_mem_bit\\t\\t\\t= 4'd0;\\t\\t\\t// bit select for data memory access.\\n\",\n",
       " '\\n',\n",
       " \"reg \\t\\t\\tfifo_mem_en\\t\\t\\t\\t= 1'b0;\\t\\t\\t// fifo memory access enable\\n\",\n",
       " '\\n',\n",
       " \"reg\\t\\t\\tSOUT_EN\\t\\t\\t\\t\\t= 1'b0;\\t\\t\\t// pixel data output enable of RDT_OT, GDT_OT and BDT_OT for LED driver IC\\n\",\n",
       " \"reg [ 9:0]\\tRD_EN_off\\t\\t\\t\\t= 10'd0;\\t\\t\\t// RD_EN process pause per 6 pixels data access\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tCnt_Pixel_s\\t\\t\\t\\t= 16'd0;\\t\\t\\t// Pixel counter for LED driver IC serial data output.\\n\",\n",
       " '// dual memory access control\\n',\n",
       " \"reg [ 3:0]\\tRDT_REG_ADDR_W\\t\\t\\t= 4'd0;\\t\\t\\t// memory write address for 16-bit pixel data\\n\",\n",
       " \"reg [ 3:0]\\tRDT_REG_ADDR_R\\t\\t\\t= 4'd0;\\t\\t\\t// memory read address for 16-bit pixel data\\n\",\n",
       " '\\n',\n",
       " \"reg [ 6:0]\\tfifo_mem_offset\\t\\t= 7'd0;\\t\\t\\t// offset value read address for memory access\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\ttest_reg\\t\\t\\t\\t\\t= 16'h8;\\t\\t\\t// testing register for all color\\n\",\n",
       " '\\n',\n",
       " \"reg [ 4:0]\\twr_reg\\t\\t\\t\\t\\t= 5'h0;\\n\",\n",
       " '\\n',\n",
       " \"reg [ 8:0]\\tH_Pixel\\t\\t\\t\\t\\t= 9'd192;\\t\\t\\t// Horizontal pixel display\\n\",\n",
       " \"reg [ 7:0]\\tV_Pixel\\t\\t\\t\\t\\t= 8'd108;\\t\\t\\t// Vertical pixel display\\n\",\n",
       " \"reg [ 4:0]\\tLED_scan\\t\\t\\t\\t\\t= 5'd17;\\t\\t\\t// number of scan line - 1\\n\",\n",
       " \"reg [ 4:0]\\tLED_Sector\\t\\t\\t\\t= 5'd3;\\t\\t\\t// number of LED section per Cx_RDT channel\\n\",\n",
       " \"reg [ 3:0]\\tCx_RDT_EN\\t\\t\\t\\t= 4'd5;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\",\n",
       " \"reg [ 9:0]\\tRD_EN_off_s\\t\\t\\t\\t= 10'd234;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\",\n",
       " \"reg [ 4:0]\\tLED_Sector_0\\t\\t\\t= 5'd3 - 1;\\n\",\n",
       " \"reg [ 3:0]\\tCx_RDT_EN_0\\t\\t\\t\\t= 4'd5 - 1;\\n\",\n",
       " \"reg [ 3:0]\\tCx_RDT_EN_1\\t\\t\\t\\t= 4'd5 + 1;\\n\",\n",
       " \"reg [ 3:0]\\tCx_RDT_EN_2\\t\\t\\t\\t= 4'd5 + 2;\\n\",\n",
       " \"reg [ 3:0]\\tCx_RDT_EN_hf\\t\\t\\t= 4'd5 / 2;\\n\",\n",
       " 'reg [16:0]\\tDummy_Pixel\\t\\t\\t\\t= 0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " \"reg [16:0]\\tTotal_Pixel \\t\\t\\t= (9'd192 * 8'd108 + 0) / 6;\\n\",\n",
       " \"reg [ 3:0]\\tGCLK_off_50\\t\\t\\t\\t= 4'd11;\\t\\t\\t// GCLK off time in each line at 50Hz, line 24 before RD_TOP\\n\",\n",
       " \"reg [ 3:0]\\tGCLK_off_60\\t\\t\\t\\t= 4'd11;\\t\\t\\t// GCLK off time in each line at 60Hz, line 22 before RD_TOP\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '//internal state variable\\n',\n",
       " 'reg  [ 13:0] state;\\n',\n",
       " 'reg  [ 13:0] next_state;\\n',\n",
       " '\\n',\n",
       " '// Cx_RDT[47:0] for an IM with 3 sections\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_R6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 red pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_R6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 red pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_G6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 green pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_G6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 green pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tfifo_mem_B6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 blue pixel grayscale data from memory\\n\",\n",
       " \"reg [15:0]\\tfifo_mem_B6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 blue pixel grayscale data from memory\\n\",\n",
       " '\\n',\n",
       " '// Default Registers for ICN2053 configurations\\n',\n",
       " \"reg [15:0]\\tCfg_Red_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Red color\\n\",\n",
       " \"reg [15:0]\\tCfg_Grn_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Green color\\n\",\n",
       " \"reg [15:0]\\tCfg_Blu_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Blue color\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tCfg_Red_2\\t\\t\\t\\t= 16'h7fff;\\t\\t// configuration register 2 for Red color\\n\",\n",
       " \"reg [15:0]\\tCfg_Grn_2\\t\\t\\t\\t= 16'h39ff;\\t\\t// configuration register 2 for Green color\\n\",\n",
       " \"reg [15:0]\\tCfg_Blu_2\\t\\t\\t\\t= 16'h2fff;\\t\\t// configuration register 2 for Blue color\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tCfg_Red_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Red color\\n\",\n",
       " \"reg [15:0]\\tCfg_Grn_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Green color\\n\",\n",
       " \"reg [15:0]\\tCfg_Blu_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Blue color\\n\",\n",
       " '\\n',\n",
       " \"reg [15:0]\\tCfg_Red_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Red color\\n\",\n",
       " \"reg [15:0]\\tCfg_Grn_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Green color\\n\",\n",
       " \"reg [15:0]\\tCfg_Blu_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Blue color\\n\",\n",
       " '\\n',\n",
       " '// ICN2053 reigister 1\\n',\n",
       " \"reg [ 4:0]\\tDRV_scan\\t\\t\\t\\t\\t= 5'd17\\t\\t\\t;// scan line; 00000 ~ 11111: 1 ~ 32;\\n\",\n",
       " \"reg \\t\\t\\tOPEN_DET\\t\\t\\t\\t\\t= 1'b0\\t\\t\\t;// LED open detection;\\t0:disable; 1:enable\\n\",\n",
       " \"reg [ 1:0]\\tPWM_OPT\\t\\t\\t\\t\\t= 2'b01\\t\\t\\t;// PWM optimization for low level grayscale;\\t0 ~ 3\\n\",\n",
       " \"reg [ 2:0]\\tPWM_C\\t\\t\\t\\t\\t\\t= 3'h0\\t\\t\\t;// Color difference improvemewnt between modules; 0:disable; 1:enable\\n\",\n",
       " '\\n',\n",
       " '// ICN2053 reigister 2\\n',\n",
       " \"reg [14:0]\\tBlank_ADJ_R\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for R; 00 ~ 3f: 1 ~ 32\\n\",\n",
       " \"reg [14:0]\\tBlank_ADJ_G\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for G; 00 ~ 3f: 1 ~ 32\\n\",\n",
       " \"reg [14:0]\\tBlank_ADJ_B\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for B; 00 ~ 3f: 1 ~ 32\\n\",\n",
       " \"reg \\t\\t\\tI_DIV4N_R\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for R; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\n\",\n",
       " \"reg \\t\\t\\tI_DIV4N_G\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for G; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\n\",\n",
       " \"reg \\t\\t\\tI_DIV4N_B\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for B; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\n\",\n",
       " \"reg [ 7:0]\\tIGAIN_R\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\n\",\n",
       " \"reg [ 7:0]\\tIGAIN_G\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\n\",\n",
       " \"reg [ 7:0]\\tIGAIN_B\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\n\",\n",
       " '\\n',\n",
       " '// ICN2053 register 3\\n',\n",
       " \"reg [ 3:0]\\tPWM_ADD_R\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for R; 00 ~ 15: 1 ~ 16\\n\",\n",
       " \"reg [ 3:0]\\tPWM_ADD_G\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for G; 00 ~ 15: 1 ~ 16\\n\",\n",
       " \"reg [ 3:0]\\tPWM_ADD_B\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for B; 00 ~ 15: 1 ~ 16\\n\",\n",
       " \"reg\\t\\t\\tUP_SEL_R\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for R; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tUP_SEL_G\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for G; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tUP_SEL_B\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for B; 0:disable; 1:enable\\n\",\n",
       " '\\n',\n",
       " '// ICN2053 register 4\\n',\n",
       " \"reg\\t\\t\\tPWM_ADD_EN_R\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for R; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tPWM_ADD_EN_G\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for G; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tPWM_ADD_EN_B\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for B; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tOPEN_SCAN_R\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for R; 0:disable; 1:enable and reset open status of all pixel\\n\",\n",
       " \"reg\\t\\t\\tOPEN_SCAN_G\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for G; 0:disable; 1:enable and reset open status of all pixel\\n\",\n",
       " \"reg\\t\\t\\tOPEN_SCAN_B\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for B; 0:disable; 1:enable and reset open status of all pixel\\n\",\n",
       " \"reg\\t\\t\\tDN_R\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for R; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tDN_G\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for G; 0:disable; 1:enable\\n\",\n",
       " \"reg\\t\\t\\tDN_B\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for B; 0:disable; 1:enable\\n\",\n",
       " \"reg [ 1:0]\\tDN_SEL_R\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of R; 0 ~ 3: 1 ~ 4;\\n\",\n",
       " \"reg [ 1:0]\\tDN_SEL_G\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of G; 0 ~ 3: 1 ~ 4;\\n\",\n",
       " \"reg [ 1:0]\\tDN_SEL_B\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of B; 0 ~ 3: 1 ~ 4;\\n\",\n",
       " \"reg\\t\\t\\tTRIM_ADD_EN_R\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for R; 0:-ve; 1:+ve\\n\",\n",
       " \"reg\\t\\t\\tTRIM_ADD_EN_G\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for G; 0:-ve; 1:+ve\\n\",\n",
       " \"reg\\t\\t\\tTRIM_ADD_EN_B\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for B; 0:-ve; 1:+ve\\n\",\n",
       " \"reg [ 2:0]\\tTRIM_ADJ_R\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for R\\n\",\n",
       " \"reg [ 2:0]\\tTRIM_ADJ_G\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for G\\n\",\n",
       " \"reg [ 2:0]\\tTRIM_ADJ_B\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for B\\n\",\n",
       " '\\n',\n",
       " '// ICN2053 register test\\n',\n",
       " \"reg [ 4:0]\\tDBG_MODE1\\t\\t\\t\\t= 5'h0\\t\\t\\t;\\n\",\n",
       " \"reg [ 6:0]\\tDBG_MODE2\\t\\t\\t\\t= 7'h08\\t\\t\\t;\\n\",\n",
       " '\\n',\n",
       " '//State definition\\n',\n",
       " \"parameter\\tS0  = 8'b0000_0001,\\n\",\n",
       " \"\\t\\t\\t\\tS1  = 8'b0000_0010,\\n\",\n",
       " \"\\t\\t\\t\\tS2  = 8'b0000_0100,\\n\",\n",
       " \"\\t\\t\\t\\tS3  = 8'b0000_1000,\\n\",\n",
       " \"\\t\\t\\t\\tS4  = 8'b0001_0000,\\n\",\n",
       " \"\\t\\t\\t\\tS5  = 8'b0010_0000,\\n\",\n",
       " \"\\t\\t\\t\\tS6  = 8'b0100_0000;\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " 'parameter\\n',\n",
       " '\\t\\t\\t\\t//--- C2.5 ---\\n',\n",
       " '\\t\\t\\t\\tH_Pixel_3\\t\\t= 192,\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\t\\tV_Pixel_3\\t\\t= 108,\\t\\t\\t// Vertical pixel display\\n',\n",
       " \"\\t\\t\\t\\tLED_scan_3\\t\\t= 5'd17,\\t\\t\\t// number of scan line - 1\\n\",\n",
       " \"\\t\\t\\t\\tLED_Sector_3\\t= 5'd3,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\",\n",
       " \"\\t\\t\\t\\tCx_RDT_EN3\\t\\t= 3'd5,\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\",\n",
       " \"\\t\\t\\t\\tRD_EN_off_s_3\\t= 10'd234,\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_50_3\\t= 4'd9,\\t\\t\\t// GCLK off time in each line at 50Hz, line 17 before RD_TOP\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_60_3\\t= 4'd13,\\t\\t\\t// GCLK off time in each line at 60Hz, line 16 before RD_TOP\\n\",\n",
       " \"//\\t\\t\\t\\tGCLK_off_60\\t\\t= 4'd15,\\t\\t\\t// GCLK off time in each line at 60Hz, line 18 before RD_TOP\\n\",\n",
       " \"//\\t\\t\\t\\tSection_start\\t= 5'd3,\\t\\t\\t// LED display starting section - 2; 1 delay after RDT_REG_ADDR_R assignent to retreive pixel data to out_mem_xx\\n\",\n",
       " \"//\\t\\t\\t\\tRD_EN_off_s\\t\\t= 10'd128,\\t\\t// RD_EN process pause for 12us between SOUT_EN\\n\",\n",
       " \"//\\t\\t\\t\\tRD_EN_off_s\\t\\t= 10'd224,\\t\\t// RD_EN process pause for 21us between SOUT_EN\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//--- C1.8 ---\\n',\n",
       " '\\t\\t\\t\\tH_Pixel_2\\t\\t= 256,\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\t\\tV_Pixel_2\\t\\t= 144,\\t\\t\\t// Vertical pixel display\\n',\n",
       " \"\\t\\t\\t\\tLED_scan_2\\t\\t= 5'd23,\\t\\t\\t// number of scan line - 1\\n\",\n",
       " \"\\t\\t\\t\\tLED_Sector_2\\t= 5'd4,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\",\n",
       " \"\\t\\t\\t\\tCx_RDT_EN2  \\t= 4'd7,\\t\\t\\t// number of pixel data read - 1 in each RD_EN cycle\\n\",\n",
       " \"\\t\\t\\t\\tRD_EN_off_s_2\\t= 10'd159,\\t\\t// RD_EN process pause for us between SOUT_EN\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_50_2\\t= 4'd14,\\t\\t\\t// GCLK off time in each line at 50Hz, line 24 before RD_TOP\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_60_2\\t= 4'd5,\\t\\t\\t// GCLK off time in each line at 60Hz, line 1 before RD_TOP\\n\",\n",
       " '\\n',\n",
       " '\\t\\t\\t\\t//--- C1.5 ---\\n',\n",
       " '\\t\\t\\t\\tH_Pixel_1\\t\\t= 320,\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\t\\tV_Pixel_1\\t\\t= 180,\\t\\t\\t// Vertical pixel display\\n',\n",
       " \"\\t\\t\\t\\tLED_scan_1\\t\\t= 5'd29,\\t\\t\\t// number of scan line - 1\\n\",\n",
       " \"\\t\\t\\t\\tLED_Sector_1\\t= 5'd5,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\",\n",
       " \"\\t\\t\\t\\tCx_RDT_EN1\\t\\t= 4'd9,\\t\\t\\t// number of pixel data read - 1 in each RD_EN cycle\\n\",\n",
       " \"\\t\\t\\t\\tRD_EN_off_s_1\\t= 10'd114,\\t\\t// RD_EN process pause for us between SOUT_EN\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_50_1\\t= 4'd5,\\t\\t\\t// GCLK off time in each line at 50Hz, line 28 before RD_TOP\\n\",\n",
       " \"\\t\\t\\t\\tGCLK_off_60_1\\t= 4'd2,\\t\\t\\t// GCLK off time in each line at 60Hz, line 23 before RD_TOP\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '/*\\t\\t\\t\\tLED_Sector_0\\t= LED_Sector - 1,\\n',\n",
       " '\\t\\t\\t\\tCx_RDT_EN_0\\t\\t= Cx_RDT_EN - 1,\\n',\n",
       " '\\t\\t\\t\\tCx_RDT_EN_1\\t\\t= Cx_RDT_EN + 1,\\n',\n",
       " '\\t\\t\\t\\tCx_RDT_EN_2\\t\\t= Cx_RDT_EN + 2,\\n',\n",
       " '\\t\\t\\t\\tCx_RDT_EN_hf\\t= Cx_RDT_EN / 2,\\n',\n",
       " '\\t\\t\\t\\tDummy_Pixel\\t\\t= 0,\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " '\\t\\t\\t\\tTotal_Pixel \\t= (H_Pixel * V_Pixel + Dummy_Pixel) / 6,\\n',\n",
       " \"*/\\t\\t\\t\\tSection_start\\t= 5'd1,\\t\\t\\t// LED display starting section - 0\\n\",\n",
       " \"\\t\\t\\t\\tDCLKr\\t\\t\\t\\t= 10'd4,\\t\\t\\t// SPRECK counter for DCLK rising edge enable\\n\",\n",
       " \"\\t\\t\\t\\tIC_max \\t\\t\\t= 3'd4,\\t\\t\\t// Daisy chained LED Driver IC = 4\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//--- number of DCLK-Latch enable mode for different command for ICN2053 ---\\n',\n",
       " \"\\t\\t\\t\\tLAT_Data\\t\\t\\t= 5'd1,\\t\\t\\t// LAT enable for serial data transfer\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Wr_Debug\\t= 5'd2,\\t\\t\\t// LAT enable for write debug register\\n\",\n",
       " \"\\t\\t\\t\\tLAT_VSYNC\\t\\t= 5'd3,\\t\\t\\t// LAT enable for VSYNC\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Wr_Reg_1 \\t= 5'd4,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 1 (4 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Rd_Reg_1 \\t= 5'd5,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 1 (5 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Wr_Reg_2 \\t= 5'd6,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 2 (6 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Rd_Reg_2 \\t= 5'd7,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 2 (7 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Wr_Reg_3 \\t= 5'd8,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 3 (8 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Rd_Reg_3 \\t= 5'd9,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 3 (9 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Wr_Reg_4 \\t= 5'd10,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 4 (10 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Rd_Reg_4 \\t= 5'd11,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 4 (11 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_OUT_EN\\t\\t= 5'd12,\\t\\t\\t// ICN2053 enable all output channels\\n\",\n",
       " \"\\t\\t\\t\\tLAT_OUT_DIS\\t\\t= 5'd13,\\t\\t\\t// ICN2053 disable all output channels\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Pre_Active\\t= 5'd14,\\t\\t\\t// LAT enable for Pre-Active command (14 DCLK with LAT on)\\n\",\n",
       " \"\\t\\t\\t\\tLAT_off\\t\\t\\t= 5'd0,\\t\\t\\t// no operation\\n\",\n",
       " \"\\t\\t\\t\\tLAT_LED_Err_Start\\t= 5'd21,\\t\\t// Dummy - LAT enable for LED Error Detection Start\\n\",\n",
       " \"\\t\\t\\t\\tLAT_LED_Err_Stop\\t= 5'd22,\\t\\t// Dummy - LAT enable for LED Error Detection Stop\\n\",\n",
       " \"\\t\\t\\t\\tLAT_Reset\\t\\t= 5'd20,\\t\\t\\t// Dummy - LAT enable for MBI5051 software reset (10 DCLK with LAT on)\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//--- MBI50501B configuration mode ---\\n',\n",
       " \"\\t\\t\\t\\tFunc_Normal\\t\\t= 8'h00,\\t\\t\\t// No / Finish LED driver IC function \\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_1_Wr\\t= 8'h01,\\t\\t\\t// LED driver IC write configuration register 1\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_1_Rd\\t= 8'h02,\\t\\t\\t// LED driver IC read configuration register 1\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_2_Wr\\t= 8'h04,\\t\\t\\t// LED driver IC write configuration register 2\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_2_Rd\\t= 8'h08,\\t\\t\\t// LED driver IC read configuration register 2\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_3_Wr\\t= 8'h10,\\t\\t\\t// LED driver IC write configuration register 3\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_3_Rd\\t= 8'h20,\\t\\t\\t// LED driver IC read configuration register 3\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_4_Wr\\t= 8'h40,\\t\\t\\t// LED driver IC write configuration register 4\\n\",\n",
       " \"\\t\\t\\t\\tCfg_Reg_4_Rd\\t= 8'h80,\\t\\t\\t// LED driver IC read configuration register 4\\n\",\n",
       " '\\n',\n",
       " '//====================== GCLK for ICN2053 =================================\\n',\n",
       " '//\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  |  1.5  | \\t\\t\\t\\t\\t138 \\t\\t\\t\\t  |  1.5  |\\t\\t\\t\\t138\\n',\n",
       " '//\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t _   _   _   _\\t\\t\\t  _   _   _   _ _ _ _ _ _ _   _   _ \\t     _   _   _ _ _ _ _ _  \\n',\n",
       " '//  GCLK\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t| | | | | | | |\\t\\t | | | | | | | \\t\\t\\t\\t| | | | |\\t    | | | | | \\t\\t\\t   |\\n',\n",
       " '//\\t\\t\\t_________________________________| |_| |_| |_| |_______| |_| |_| |_|_ _ _ _ _ _ _|_| |_| |_______| |_| |_|_ _ _ _ _ _|\\n',\n",
       " '//         _   _   _   _   _   _   _       _   _   _   _   _   _   _   _   _ _ _ _ _ _ _ _ _   _   _   _   _   _\\n',\n",
       " '//  DCLK  | | | | | | | | | | | | | |     | | | | | | | | | | | | | | | | | | \\t\\t \\t\\t  | | | | | | | | | | |  \\n',\n",
       " '//       _| |_| |_| |_| |_| |_| |_| |_____| |_| |_| |_| |_| |_| |_| |_| |_| |_ _ _ _ _ _ _ _|_| |_| |_| |_| |_| |_\\n',\n",
       " '//\\t\\t\\t\\t\\t\\t   ___________\\n',\n",
       " '//  LE\\t\\t\\t\\t  |\\t\\t\\t  |\\n',\n",
       " '//       ___________|\\t\\t\\t  |_____________________________________________ _ _ _ _ _ ___________________________________\\n',\n",
       " '//\\n',\n",
       " '//\\t DCLK = 2 x GCLK\\n',\n",
       " '//\\n',\n",
       " '//=============================================================\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//Refresh rate for MODE select\\n',\n",
       " \"\\t\\t\\t\\tmode_60Hz\\t\\t= 3'd0,\\n\",\n",
       " \"\\t\\t\\t\\tmode_59_94Hz\\t= 3'd1,\\n\",\n",
       " \"\\t\\t\\t\\tmode_50Hz\\t\\t= 3'd2,\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//LED Error Detection\\n',\n",
       " \"//\\t\\t\\t\\tLED_Err_Detect\\t= 13'd48,\\t\\t// GCLK counter for LED error detection time >340us for 16CH of 28 IC with DCLK = 15.12us = 6.77ms\\n\",\n",
       " '\\n',\n",
       " \"//\\t\\t\\t\\tDCLK_LED_Err\\t= 13'd69,\\t\\t// GCLK counter for 15us DCLK\\n\",\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\t//bit status\\n',\n",
       " \"\\t\\t\\t\\tbit_on\\t\\t\\t= 1'b1,\\n\",\n",
       " \"\\t\\t\\t\\tbit_off\\t\\t\\t= 1'b0;\\n\",\n",
       " '\\n',\n",
       " 'wire rdt_out_1;\\n',\n",
       " 'wire gdt_out_1;\\n',\n",
       " 'wire bdt_out_1;\\n',\n",
       " '\\n',\n",
       " 'wire rdt_out_2;\\n',\n",
       " 'wire gdt_out_2;\\n',\n",
       " 'wire bdt_out_2;\\n',\n",
       " '\\n',\n",
       " 'wire rdt_out_3;\\n',\n",
       " 'wire gdt_out_3;\\n',\n",
       " 'wire bdt_out_3;\\n',\n",
       " '\\n',\n",
       " 'wire rdt_out_4;\\n',\n",
       " 'wire gdt_out_4;\\n',\n",
       " 'wire bdt_out_4;\\n',\n",
       " '\\n',\n",
       " 'wire rdt_out_t;\\n',\n",
       " 'wire gdt_out_t;\\n',\n",
       " 'wire bdt_out_t;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R1;\\n',\n",
       " 'wire [ 4:0] led_out_G1;\\n',\n",
       " 'wire [ 4:0] led_out_B1;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R2;\\n',\n",
       " 'wire [ 4:0] led_out_G2;\\n',\n",
       " 'wire [ 4:0] led_out_B2;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R3;\\n',\n",
       " 'wire [ 4:0] led_out_G3;\\n',\n",
       " 'wire [ 4:0] led_out_B3;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R4;\\n',\n",
       " 'wire [ 4:0] led_out_G4;\\n',\n",
       " 'wire [ 4:0] led_out_B4;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R5;\\n',\n",
       " 'wire [ 4:0] led_out_G5;\\n',\n",
       " 'wire [ 4:0] led_out_B5;\\n',\n",
       " '\\n',\n",
       " 'wire [ 4:0] led_out_R6;\\n',\n",
       " 'wire [ 4:0] led_out_G6;\\n',\n",
       " 'wire [ 4:0] led_out_B6;\\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color B channel output \\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color B channel output \\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color B channel output \\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color B channel output \\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color B channel output \\n',\n",
       " '\\n',\n",
       " 'wire [15:0]\\tout_mem_R6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color R channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_G6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color G channel output  \\n',\n",
       " 'wire [15:0]\\tout_mem_B6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color B channel output \\n',\n",
       " '\\n',\n",
       " '// Red memory access\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[15:0]), .rdata(out_mem_R1));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[15:0]), .rdata(out_mem_R2));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[15:0]), .rdata(out_mem_R3));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[15:0]), .rdata(out_mem_R4));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[15:0]), .rdata(out_mem_R5));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Red6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[15:0]), .rdata(out_mem_R6));\\n',\n",
       " '\\n',\n",
       " '// Green memory access\\t\\t\\t\\t\\t\\t\\t\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[31:16]), .rdata(out_mem_G1));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[31:16]), .rdata(out_mem_G2));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[31:16]), .rdata(out_mem_G3));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[31:16]), .rdata(out_mem_G4));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[31:16]), .rdata(out_mem_G5));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Grn6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[31:16]), .rdata(out_mem_G6));\\n',\n",
       " '\\n',\n",
       " '// Blue memory access\\t\\t\\t\\t\\t\\t\\t\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[47:32]), .rdata(out_mem_B1));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[47:32]), .rdata(out_mem_B2));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[47:32]), .rdata(out_mem_B3));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[47:32]), .rdata(out_mem_B4));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[47:32]), .rdata(out_mem_B5));\\n',\n",
       " '\\n',\n",
       " 'Drv_RAM\\tfifo_mem_Blu6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[47:32]), .rdata(out_mem_B6));\\n',\n",
       " '\\n',\n",
       " '// Red SOUT\\n',\n",
       " 'Drv_SOUT SOUT_R1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R1_0), .fifo_mem_1(fifo_mem_R1_1), .fifo_mem_2(fifo_mem_R1_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R1_3), .fifo_mem_4(fifo_mem_R1_4), .led_ot(led_out_R1));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_R2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R2_0), .fifo_mem_1(fifo_mem_R2_1), .fifo_mem_2(fifo_mem_R2_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R2_3), .fifo_mem_4(fifo_mem_R2_4), .led_ot(led_out_R2));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_R3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R3_0), .fifo_mem_1(fifo_mem_R3_1), .fifo_mem_2(fifo_mem_R3_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R3_3), .fifo_mem_4(fifo_mem_R3_4), .led_ot(led_out_R3));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_R4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R4_0), .fifo_mem_1(fifo_mem_R4_1), .fifo_mem_2(fifo_mem_R4_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R4_3), .fifo_mem_4(fifo_mem_R4_4), .led_ot(led_out_R4));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_R5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R5_0), .fifo_mem_1(fifo_mem_R5_1), .fifo_mem_2(fifo_mem_R5_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R5_3), .fifo_mem_4(fifo_mem_R5_4), .led_ot(led_out_R5));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_R6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R6_0), .fifo_mem_1(fifo_mem_R6_1), .fifo_mem_2(fifo_mem_R6_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R6_3), .fifo_mem_4(fifo_mem_R6_4), .led_ot(led_out_R6));\\n',\n",
       " '\\n',\n",
       " '// Green SOUT\\n',\n",
       " 'Drv_SOUT SOUT_G1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G1_0), .fifo_mem_1(fifo_mem_G1_1), .fifo_mem_2(fifo_mem_G1_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G1_3), .fifo_mem_4(fifo_mem_G1_4), .led_ot(led_out_G1));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_G2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G2_0), .fifo_mem_1(fifo_mem_G2_1), .fifo_mem_2(fifo_mem_G2_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G2_3), .fifo_mem_4(fifo_mem_G2_4), .led_ot(led_out_G2));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_G3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G3_0), .fifo_mem_1(fifo_mem_G3_1), .fifo_mem_2(fifo_mem_G3_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G3_3), .fifo_mem_4(fifo_mem_G3_4), .led_ot(led_out_G3));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_G4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G4_0), .fifo_mem_1(fifo_mem_G4_1), .fifo_mem_2(fifo_mem_G4_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G4_3), .fifo_mem_4(fifo_mem_G4_4), .led_ot(led_out_G4));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_G5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G5_0), .fifo_mem_1(fifo_mem_G5_1), .fifo_mem_2(fifo_mem_G5_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G5_3), .fifo_mem_4(fifo_mem_G5_4), .led_ot(led_out_G5));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_G6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G6_0), .fifo_mem_1(fifo_mem_G6_1), .fifo_mem_2(fifo_mem_G6_2), \\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G6_3), .fifo_mem_4(fifo_mem_G6_4), .led_ot(led_out_G6));\\n',\n",
       " '\\n',\n",
       " '// Blue SOUT\\n',\n",
       " 'Drv_SOUT SOUT_B1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B1_0), .fifo_mem_1(fifo_mem_B1_1), .fifo_mem_2(fifo_mem_B1_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B1_3), .fifo_mem_4(fifo_mem_B1_4), .led_ot(led_out_B1));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_B2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B2_0), .fifo_mem_1(fifo_mem_B2_1), .fifo_mem_2(fifo_mem_B2_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B2_3), .fifo_mem_4(fifo_mem_B2_4), .led_ot(led_out_B2));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_B3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B3_0), .fifo_mem_1(fifo_mem_B3_1), .fifo_mem_2(fifo_mem_B3_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B3_3), .fifo_mem_4(fifo_mem_B3_4), .led_ot(led_out_B3));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_B4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B4_0), .fifo_mem_1(fifo_mem_B4_1), .fifo_mem_2(fifo_mem_B4_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B4_3), .fifo_mem_4(fifo_mem_B4_4), .led_ot(led_out_B4));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_B5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B5_0), .fifo_mem_1(fifo_mem_B5_1), .fifo_mem_2(fifo_mem_B5_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B5_3), .fifo_mem_4(fifo_mem_B5_4), .led_ot(led_out_B5));\\n',\n",
       " '\\n',\n",
       " 'Drv_SOUT SOUT_B6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B6_0), .fifo_mem_1(fifo_mem_B6_1), .fifo_mem_2(fifo_mem_B6_2),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B6_3), .fifo_mem_4(fifo_mem_B6_4), .led_ot(led_out_B6));\\n',\n",
       " '\\n',\n",
       " '// Configuration Register 1 update\\n',\n",
       " 'Drv_CFG_REG CFG_REG_1 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_1), .cfg_grn(Cfg_Grn_1), .cfg_blu(Cfg_Blu_1),  .rdt_ot(rdt_out_1), .gdt_ot(gdt_out_1), .bdt_ot(bdt_out_1));\\n',\n",
       " '\\n',\n",
       " '// Configuration Register 2 update\\n',\n",
       " 'Drv_CFG_REG CFG_REG_2 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_2), .cfg_grn(Cfg_Grn_2), .cfg_blu(Cfg_Blu_2),  .rdt_ot(rdt_out_2), .gdt_ot(gdt_out_2), .bdt_ot(bdt_out_2));\\n',\n",
       " '\\n',\n",
       " '// Configuration Register 3 update\\n',\n",
       " 'Drv_CFG_REG CFG_REG_3 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_3), .cfg_grn(Cfg_Grn_3), .cfg_blu(Cfg_Blu_3),  .rdt_ot(rdt_out_3), .gdt_ot(gdt_out_3), .bdt_ot(bdt_out_3));\\n',\n",
       " '\\n',\n",
       " '// Configuration Register 4 update\\n',\n",
       " 'Drv_CFG_REG CFG_REG_4 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_4), .cfg_grn(Cfg_Grn_4), .cfg_blu(Cfg_Blu_4),  .rdt_ot(rdt_out_4), .gdt_ot(gdt_out_4), .bdt_ot(bdt_out_4));\\n',\n",
       " '\\n',\n",
       " '// Testing Register update\\n',\n",
       " 'Drv_CFG_REG CFG_REG_T (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n',\n",
       " '\\t\\t\\t\\t\\t\\t.cfg_red(test_reg), .cfg_grn(test_reg), .cfg_blu(test_reg),  .rdt_ot(rdt_out_t), .gdt_ot(gdt_out_t), .bdt_ot(bdt_out_t));\\n',\n",
       " '\\n',\n",
       " '\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\n',\n",
       " '\\n',\n",
       " '\\tcase (IM_ID)\\n',\n",
       " '\\t\\t//C1.25\\n',\n",
       " '\\t\\t0: begin\\n',\n",
       " '/*\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_0;\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_0;\\t\\t\\t// Vertical pixel display\\n',\n",
       " '\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_0;\\t\\t\\t// number of scan line - 1\\n',\n",
       " '\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_0;\\t\\t\\t// number of LED section per Cx_RDT channel\\n',\n",
       " '\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN0;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n',\n",
       " '\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_0;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n',\n",
       " '\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_0 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t= Cx_RDT_EN0 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t= Cx_RDT_EN0 + 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t= Cx_RDT_EN0 + 2;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t= Cx_RDT_EN0 / 2;\\n',\n",
       " '\\t\\t\\tDummy_Pixel\\t\\t\\t\\t= 0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " '\\t\\t\\tTotal_Pixel \\t\\t\\t= (H_Pixel_0 * V_Pixel_0 + Dummy_Pixel) / 6;\\t\\t\\n',\n",
       " '*/\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\t//C1.5\\n',\n",
       " '\\t\\t1: begin\\n',\n",
       " '\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_1;\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_1;\\t\\t\\t// Vertical pixel display\\n',\n",
       " '\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_1;\\t\\t\\t// number of scan line - 1\\n',\n",
       " '\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_1;\\t\\t\\t// number of LED section per Cx_RDT channel\\n',\n",
       " '\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN1;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n',\n",
       " '\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_1;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n',\n",
       " '\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_1 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN1 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN1 + 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN1 + 2;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN1 / 2;\\n',\n",
       " '\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " '\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_1 * V_Pixel_1 + Dummy_Pixel) / 6;\\n',\n",
       " '\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_1;\\n',\n",
       " '\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_1;\\n',\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\t//C1.875\\n',\n",
       " '\\t\\t2: begin\\n',\n",
       " '\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_2;\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_2;\\t\\t\\t// Vertical pixel display\\n',\n",
       " '\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_2;\\t\\t\\t// number of scan line - 1\\n',\n",
       " '\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_2;\\t\\t// number of LED section per Cx_RDT channel\\n',\n",
       " '\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN2;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n',\n",
       " '\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_2;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n',\n",
       " '\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_2 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN2 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN2 + 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN2 + 2;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN2 / 2;\\n',\n",
       " '\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " '\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_2 * V_Pixel_2 + Dummy_Pixel) / 6;\\n',\n",
       " '\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_2;\\n',\n",
       " '\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_2;\\n',\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\t//C2.5\\n',\n",
       " '\\t\\t3: begin\\n',\n",
       " '\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_3;\\t\\t\\t// Horizontal pixel display\\n',\n",
       " '\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_3;\\t\\t\\t// Vertical pixel display\\n',\n",
       " '\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_3;\\t\\t\\t// number of scan line - 1\\n',\n",
       " '\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_3;\\t\\t\\t// number of LED section per Cx_RDT channel\\n',\n",
       " '\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN3;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n',\n",
       " '\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_3;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n',\n",
       " '\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_3 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN3 - 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN3 + 1;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN3 + 2;\\n',\n",
       " '\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN3 / 2;\\n',\n",
       " '\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n',\n",
       " '\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_3 * V_Pixel_3 + Dummy_Pixel) / 6;\\n',\n",
       " '\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_3;\\n',\n",
       " '\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_3;\\n',\n",
       " '\\t\\tend\\t\\t\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\tendcase\\n',\n",
       " '\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\n',\n",
       " '\\tif (state != S4) begin\\n',\n",
       " \"\\t\\tRDT_OT <= 30'b0;\\n\",\n",
       " \"\\t\\tGDT_OT <= 30'b0;\\n\",\n",
       " \"\\t\\tBDT_OT <= 30'b0;\\n\",\n",
       " '\\tend\\n',\n",
       " '\\n',\n",
       " '\\t//assign bit by bit to each RGB output before rising edge of DCLK\\t\\t\\t\\t\\t\\t\\n',\n",
       " '\\tif ((SOUT_EN == bit_on) && (SPRECK_cnt > DCLKr) && !DCLK) begin\\n',\n",
       " '\\t\\tRDT_OT <= {led_out_R6, led_out_R5, led_out_R4, led_out_R3, led_out_R2, led_out_R1};\\n',\n",
       " '\\t\\tGDT_OT <= {led_out_G6, led_out_G5, led_out_G4, led_out_G3, led_out_G2, led_out_G1};\\n',\n",
       " '\\t\\tBDT_OT <= {led_out_B6, led_out_B5, led_out_B4, led_out_B3, led_out_B2, led_out_B1};\\n',\n",
       " '\\tend\\n',\n",
       " '\\t\\n',\n",
       " '\\tif (state == S3) begin\\n',\n",
       " '\\t\\tcase (Cnt_LAT)\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\t\\tLAT_Wr_Reg_1: begin\\n',\n",
       " '\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_1) begin\\n',\n",
       " '\\t\\t\\t\\tRDT_OT <= {rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1,\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tGDT_OT <= {gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tBDT_OT <= {bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1};\\n',\n",
       " '\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\tLAT_Wr_Reg_2: begin\\n',\n",
       " '\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_2) begin\\n',\n",
       " '\\t\\t\\t\\tRDT_OT <= {rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tGDT_OT <= {gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tBDT_OT <= {bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2};\\n',\n",
       " '\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\tLAT_Wr_Reg_3: begin\\n',\n",
       " '\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_3) begin\\n',\n",
       " '\\t\\t\\t\\tRDT_OT <= {rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tGDT_OT <= {gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tBDT_OT <= {bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3};\\n',\n",
       " '\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\tLAT_Wr_Reg_4: begin\\n',\n",
       " '\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_4) begin\\n',\n",
       " '\\t\\t\\t\\tRDT_OT <= {rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4,\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4,\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tGDT_OT <= {gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4,\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4,\\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tBDT_OT <= {bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4};\\n',\n",
       " '\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\t\\tLAT_Wr_Debug: begin\\n',\n",
       " '\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Debug) begin\\n',\n",
       " '\\t\\t\\t\\tRDT_OT <= {rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\trdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tGDT_OT <= {gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t};\\n',\n",
       " '\\n',\n",
       " '\\t\\t\\t\\tBDT_OT <= {gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n',\n",
       " '\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t};\\n',\n",
       " '\\t\\t\\tend\\n',\n",
       " '\\t\\tendcase\\n',\n",
       " '\\tend\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\n',\n",
       " '\\n',\n",
       " '\\tstate <= FRM_ALT ? S0 : next_state;\\n',\n",
       " '\\t\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\n',\n",
       " '\\n',\n",
       " '\\tGCLK_off_s <= (MODE == mode_50Hz) ? GCLK_off_50 : GCLK_off_60;\\n',\n",
       " '\\t\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\n',\n",
       " '\\n',\n",
       " '\\tnext_state <= FRM_ALT ? S0 : \\n',\n",
       " '\\t\\t\\t\\t\\t  ((next_state[0] !== bit_on) && (next_state[0] !== bit_off)) ? S5 : next_state;\\n',\n",
       " '\\n',\n",
       " '\\tcase(state)\\n',\n",
       " '\\t\\tS0:\\tif (FRM_ALT == bit_off)\\n',\n",
       " '\\t\\t\\t\\t\\tnext_state <= S1;\\n',\n",
       " '\\t\\t\\t\\t\\t\\n',\n",
       " '\\t\\tS1:\\tif (RD_TOP == bit_on)\\n',\n",
       " '\\t\\t\\t\\t\\tnext_state <= S2;\\n',\n",
       " '\\t\\t\\t\\t\\t\\n',\n",
       " \"\\t\\tS2:\\tif (DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC))\\n\",\n",
       " '\\t\\t\\t\\t\\tnext_state <= S3;\\n',\n",
       " '\\n',\n",
       " \"\\t\\tS3:\\tif (!DCLK && (SPRECK_cnt == 10'd0) && (wr_reg == LAT_off) && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0)) begin\\n\",\n",
       " '\\t\\t\\t\\t\\tnext_state <= S4;\\n',\n",
       " '\\t\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\t\\n',\n",
       " \"\\t\\tS4:\\tif ((Cnt_Pixel_s == Total_Pixel) && LAT && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)) begin\\n\",\n",
       " '\\t\\t\\t\\t\\tnext_state <= S5;\\t\\t\\t\\n',\n",
       " '\\t\\t\\t\\tend\\n',\n",
       " '\\t\\t\\t\\t\\n',\n",
       " '\\t\\tS5:\\t;\\n',\n",
       " '\\tendcase\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " '// DCLK\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\t\\n',\n",
       " '\\t\\n',\n",
       " '\\t// default DCLK off\\n',\n",
       " '//\\tif ((DCLK !== bit_on) && (DCLK !== bit_off))\\n',\n",
       " '//\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\tDCLK <= ((DCLK !== bit_on) && (DCLK !== bit_off)) ? bit_off : DCLK;\\n',\n",
       " '\\t\\n',\n",
       " '\\t// toggle DCLK\\n',\n",
       " \"//\\tif (SPRECK_cnt == 10'd0)\\n\",\n",
       " '//\\t\\tDCLK <= ~DCLK;\\n',\n",
       " '\\t\\n',\n",
       " \"//\\tDCLK <= (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '/*\\t\\n',\n",
       " '\\tif (state == S3) begin\\n',\n",
       " '//\\t\\tif (Cnt_LAT == LAT_off)\\n',\n",
       " '//\\t\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\t\\n',\n",
       " \"\\t\\tDCLK <= (Cnt_LAT == LAT_off) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\n',\n",
       " '\\tend\\n',\n",
       " '\\n',\n",
       " '\\tif (state == S4) begin\\n',\n",
       " \"\\t\\tif ((RD_EN_off < (RD_EN_off_s - 10'd1)) && (RD_EN_off > 10'd0))\\n\",\n",
       " '\\t\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\t\\n',\n",
       " \"\\t\\tif ((RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0)))\\n\",\n",
       " '\\t\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\t\\n',\n",
       " \"//\\t\\tDCLK <= ((RD_EN_off < (RD_EN_off_s - 10'd1)) && (RD_EN_off > 10'd0)) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\t\\t\\t\\n',\n",
       " \"//\\t\\tDCLK <= ((RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0))) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\tend\\n',\n",
       " '\\n',\n",
       " '\\tif ((state < S2) || (state > S4))\\n',\n",
       " '\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '//\\tDCLK <= ((state < S2) || (state > S4)) ? bit_off : DCLK;\\n',\n",
       " '\\t\\n',\n",
       " '\\tif (state == S2) begin\\n',\n",
       " \"\\t\\tif ((Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK > 8'd3))\\n\",\n",
       " '\\t\\t\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " \"//\\t\\tDCLK <= ((Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK > 8'd3)) ? bit_off : DCLK;\\n\",\n",
       " '\\t\\n',\n",
       " '\\tend\\n',\n",
       " '*/\\t\\n',\n",
       " '\\tcase (state)\\n',\n",
       " '\\t\\tS0:\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tS1:\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tS5:\\tDCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tS2: begin\\n',\n",
       " \"\\t\\t\\tDCLK <= ((Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK > 8'd3)) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tS3: begin\\n',\n",
       " \"\\t\\t\\tDCLK <= (Cnt_LAT == LAT_off) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tS4: begin\\n',\n",
       " \"\\t\\t\\tDCLK <= ((RD_EN_off < (RD_EN_off_s - 10'd1)) && (RD_EN_off > 10'd0)) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\t\\t\\t\\n',\n",
       " \"\\t\\t\\tDCLK <= ((RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0))) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\",\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\tendcase\\n',\n",
       " '\\t\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " '// GCLK\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\t\\n',\n",
       " '\\t\\n',\n",
       " '//\\tif ((GCLK !== bit_on) && (GCLK !== bit_off))\\n',\n",
       " '//\\t\\tGCLK <= bit_off;\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\tGCLK <= ((GCLK !== bit_on) && (GCLK !== bit_off)) ? bit_off : GCLK;\\n',\n",
       " '\\n',\n",
       " \"\\tif ((state != S2) && (Cnt_GCLK >= 8'd1) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0)\\n\",\n",
       " '\\t\\tGCLK <= ~GCLK;\\n',\n",
       " '\\t\\t\\n',\n",
       " \"\\tif ((Cnt_GCLK == 8'd0) || (Cnt_GCLK_off > 5'd0))\\n\",\n",
       " '\\t\\tGCLK <= bit_off;\\n',\n",
       " '\\t\\t\\t\\n',\n",
       " '\\tif (state == S2) begin\\n',\n",
       " '\\t\\tif (Cnt_LAT == LAT_VSYNC)\\n',\n",
       " '\\t\\t\\tGCLK <= bit_off;\\n',\n",
       " '\\t\\telse begin\\n',\n",
       " \"\\t\\t\\tif ((Cnt_GCLK >= 8'd1) && (Cnt_GCLK != 8'd0) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0)\\n\",\n",
       " '\\t\\t\\t\\tGCLK <= ~GCLK;\\n',\n",
       " '\\t\\tend\\n',\n",
       " '\\t\\t\\n',\n",
       " '\\t\\tif (ABE_OT == LED_scan)\\n',\n",
       " '\\t\\t\\tGCLK <= bit_off;\\n',\n",
       " '\\tend\\n',\n",
       " '\\t\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " '// SPRECK_cnt\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\t\\n',\n",
       " '\\n',\n",
       " \"\\tSPRECK_cnt <= SPRECK_cnt + 10'd1;\\n\",\n",
       " '\\t\\n',\n",
       " '\\tif (SPRECK_cnt < SPRECK_end)\\n',\n",
       " \"\\t\\tSPRECK_cnt <= SPRECK_cnt + 10'd1;\\n\",\n",
       " '\\telse\\n',\n",
       " \"\\t\\tSPRECK_cnt <= 10'd0;\\n\",\n",
       " '\\t\\n',\n",
       " '\\tif (FRM_ALT)\\n',\n",
       " \"\\t\\tSPRECK_cnt <= 10'd2;\\n\",\n",
       " '\\n',\n",
       " 'end\\n',\n",
       " '\\n',\n",
       " '// Cnt_DCLK\\n',\n",
       " 'always @(posedge SPRECK)\\n',\n",
       " 'begin\\t\\n',\n",
       " \"\\tif (SPRECK_cnt == 10'd0) begin\\n\",\n",
       " '\\t\\t// Cnt_DCLK process\\n',\n",
       " '\\t\\tif (DCLK) begin\\n',\n",
       " \"\\t\\t\\tif (Cnt_DCLK > 8'd0)\\n\",\n",
       " \"\\t\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\",\n",
       " '\\t\\t\\telse\\t\\t\\t\\t\\t\\t\\n',\n",
       " \"\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\",\n",
       " '\\t\\tend\\n',\n",
       " '\\tend\\n',\n",
       " '\\t\\n',\n",
       " '\\tcase (state)\\n',\n",
       " '\\t\\n',\n",
       " '\\tS1: begin\\n',\n",
       " ...]"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "raw_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "951bb4e2",
   "metadata": {},
   "outputs": [],
   "source": [
    "m1 = r'if\\s?\\((.+)\\)'\n",
    "p1 = re.compile(m1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "582155a1",
   "metadata": {},
   "outputs": [],
   "source": [
    "condtions = p1.findall(raw_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "76b44d5e",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['state != S4',\n",
       " '(SOUT_EN == bit_on) && (SPRECK_cnt > DCLKr) && !DCLK',\n",
       " 'state == S3',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_1',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_2',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_3',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_4',\n",
       " 'Cnt_LAT == LAT_Wr_Debug',\n",
       " 'FRM_ALT == bit_off',\n",
       " 'RD_TOP == bit_on',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"!DCLK && (SPRECK_cnt == 10'd0) && (wr_reg == LAT_off) && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0)\",\n",
       " \"(Cnt_Pixel_s == Total_Pixel) && LAT && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " '(DCLK !== bit_on) && (DCLK !== bit_off)',\n",
       " \"SPRECK_cnt == 10'd0\",\n",
       " 'state == S3',\n",
       " 'Cnt_LAT == LAT_off',\n",
       " 'state == S4',\n",
       " \"(RD_EN_off < (RD_EN_off_s - 10'd1)) && (RD_EN_off > 10'd0)\",\n",
       " \"(RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0))\",\n",
       " '(state < S2) || (state > S4)',\n",
       " 'state == S2',\n",
       " \"(Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK > 8'd3)\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"(state != S2) && (Cnt_GCLK >= 8'd1) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0\",\n",
       " \"(Cnt_GCLK == 8'd0) || (Cnt_GCLK_off > 5'd0)\",\n",
       " 'state == S2',\n",
       " 'Cnt_LAT == LAT_VSYNC',\n",
       " \"(Cnt_GCLK >= 8'd1) && (Cnt_GCLK != 8'd0) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0\",\n",
       " 'ABE_OT == LED_scan',\n",
       " 'SPRECK_cnt < SPRECK_end',\n",
       " 'FRM_ALT',\n",
       " \"SPRECK_cnt == 10'd0\",\n",
       " 'DCLK',\n",
       " \"Cnt_DCLK > 8'd0\",\n",
       " 'RD_TOP == bit_on',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_off)\",\n",
       " \"Cnt_DCLK == 8'd0\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_Pre_Active)\",\n",
       " \"Cnt_DCLK == 8'd0\",\n",
       " \"(Cnt_DCLK > 8'd0) && (Cnt_LAT > 8'd0) && (DCLK | RD_EN_off[0]) && (SPRECK_cnt == 10'd0)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_OUT_EN)\",\n",
       " 'DCLK',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"SPRECK_cnt == 10'd0\",\n",
       " '(Cnt_LAT != LAT_off) && (DCLK)',\n",
       " \"Cnt_DCLK > 8'd0\",\n",
       " \"DCLK && (SPRECK_cnt == 10'd0)\",\n",
       " \"Cnt_DCLK > 8'd0\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " '!LAT',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_1',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_2',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_3',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_4',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Debug',\n",
       " \"RD_EN_off == 10'd0\",\n",
       " \"SPRECK_cnt == 10'd0\",\n",
       " 'SOUT_EN',\n",
       " 'DCLK',\n",
       " \"Cnt_DCLK > 8'd0\",\n",
       " \"!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)\",\n",
       " \"!RD_EN && !SOUT_EN && (SPRECK_cnt % DCLKr == 10'd0)\",\n",
       " \"SPRECK_cnt % DCLKr == 10'd0\",\n",
       " \"Cnt_GCLK == 8'd0\",\n",
       " \"Cnt_GCLK_off > 4'd0\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"SPRECK_cnt % DCLKr == 10'd0\",\n",
       " \"Cnt_GCLK > 8'd0\",\n",
       " 'GCLK',\n",
       " \"Cnt_GCLK_off == 5'd1\",\n",
       " 'state == S2',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"Cnt_GCLK_off == 5'd1\",\n",
       " 'ABE_OT < LED_scan',\n",
       " 'state == S2',\n",
       " \"Cnt_GCLK_off == 5'd1\",\n",
       " 'ABE_OT < LED_scan',\n",
       " '(Cnt_LAT == LAT_Pre_Active) || (Cnt_LAT == LAT_OUT_EN) || (Cnt_LAT == LAT_VSYNC)',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == Cnt_LAT)\",\n",
       " \"DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == 8'd0)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"(Cnt_LAT != LAT_off) && DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == Cnt_LAT) && (Cnt_IC == 8'd0)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " \"RD_EN_off == 10'd0\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd1) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " \"DCLK && ((Cnt_Pixel_s % 16'd64) != 16'd0) && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " \"(Cnt_Pixel_s == Total_Pixel) && LAT && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " \"SPRECK_cnt == 4'd0\",\n",
       " 'DCLK && LAT',\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"RD_EN_off == 10'd0\",\n",
       " 'Cnt_Pixel_s < Total_Pixel',\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 3'd5) && (Cnt_Pixel_s % 16'd6 == 16'd0)\",\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 4'd9) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == Cx_RDT_EN) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(RDT_REG_ADDR_W % 16'd6) == Cx_RDT_EN - 3'd1\",\n",
       " '(RDT_REG_ADDR_W % Cx_RDT_EN_1) == Cx_RDT_EN_0',\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"SPRECK_cnt == 4'd0\",\n",
       " \"RD_EN_off > 10'd0\",\n",
       " \"RD_EN_off == 10'd1\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"RD_EN_off == 10'd0\",\n",
       " 'Cnt_Pixel_s < Total_Pixel',\n",
       " \"RD_EN && (SPRECK_cnt == (DCLKr + 10'd3))\",\n",
       " \"!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)\",\n",
       " '!RD_EN && !SOUT_EN && RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)',\n",
       " 'RD_EN',\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"RD_EN_off == 10'd0\",\n",
       " \"(SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (Cnt_Pixel_s % 16'd6 == 16'd3)\",\n",
       " \"(SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (Cnt_Pixel_s % Cx_RDT_EN == 16'd5)\",\n",
       " \"(SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (LED_Section == 6'd0)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (LED_Section == 6'd0)\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && !Cnt_IC[0]\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " \"RD_EN_off == 10'd0\",\n",
       " 'Cnt_Pixel_s < Total_Pixel',\n",
       " \"RD_EN && (SPRECK_cnt == (DCLKr + 10'd3))\",\n",
       " 'RD_EN',\n",
       " \"!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)\",\n",
       " '!RD_EN && !SOUT_EN && RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)',\n",
       " \"!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)\",\n",
       " \"!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == LED_Sector - 5'd1)\",\n",
       " '!RDT_REG_RW && fifo_mem_en && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN) && (LED_Section == LED_Sector_0)',\n",
       " '!RDT_REG_RW && fifo_mem_en && (LED_Section == LED_Sector_0)',\n",
       " \"(SPRECK_cnt == 10'd0) && (Cnt_DCLK == 8'd0) && SOUT_EN && !DCLK && Cnt_IC[0]\",\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)',\n",
       " 'DRVTM == bit_on',\n",
       " \"(Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK == 8'd6) && (SPRECK_cnt == 10'd0) && RD_EN_off[0]\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"(Cnt_IC > 8'd0) && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " '!LAT',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_1',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_2',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_3',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_4',\n",
       " 'Cnt_LAT == LAT_Wr_Debug',\n",
       " \"!DCLK && (SPRECK_cnt == 10'd0) && (wr_reg == LAT_off) && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0)\",\n",
       " \"(DCLK) && (SPRECK_cnt == 10'd0)\",\n",
       " \"Cnt_DCLK == 8'd0\",\n",
       " \"(Cnt_Pixel_s % 16'd3) == 16'd0\",\n",
       " \"(Cnt_Pixel_s % 16'd10) == 16'd0\",\n",
       " '(Cnt_Pixel_s % Cx_RDT_EN_1) == Cx_RDT_EN',\n",
       " \"LED_Section == 6'd0\",\n",
       " 'LED_Section == LED_Sector_0',\n",
       " \"Cnt_IC > 8'd0\",\n",
       " 'state != S2',\n",
       " \"SPRECK_cnt == 4'd0\",\n",
       " \"RD_EN_off > 10'd0\",\n",
       " \"SPRECK_cnt == 10'd0\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_IC == (IC_max - 8'd1)) && (Cnt_LAT == LAT_Wr_Debug)\",\n",
       " \"RD_EN_off == 10'd0\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && !Cnt_IC[0]\",\n",
       " \"SPRECK_cnt == 4'd0\",\n",
       " \"RD_EN_off > 10'd0\",\n",
       " 'DRV_Config_R > 0',\n",
       " 'RD_TOP == bit_on',\n",
       " \"((Cfg_Red_1 & 16'h1f00) >> 16'd8) == LED_scan\",\n",
       " \"((Cfg_Red_2 & 16'h01fe) >> 16'd1) >= 8'd64\",\n",
       " '(Cfg_Red_3 !== DRV_Config_R) || (Cfg_Grn_3 !== DRV_Config_G) || (Cfg_Blu_3 !== DRV_Config_B)',\n",
       " '(Cfg_Red_4 !== DRV_Config_R) || (Cfg_Grn_4 !== DRV_Config_G) || (Cfg_Blu_4 !== DRV_Config_B)',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_off)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_Pre_Active)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_OUT_EN)\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\",\n",
       " \"(Cnt_LAT != LAT_off) && DCLK && (SPRECK_cnt == 10'd0)\",\n",
       " \"fifo_mem_bit > 8'd0\",\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\",\n",
       " '!LAT',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_1',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_2',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_3',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_4',\n",
       " 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Wr_Debug',\n",
       " \"!DCLK && (SPRECK_cnt == 10'd0) && (wr_reg == LAT_off) && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0)\",\n",
       " \"RD_EN_off == 10'd0\",\n",
       " 'Cnt_Pixel_s < Total_Pixel',\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 3'd5) && (Cnt_Pixel_s % 16'd6 == 16'd0)\",\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 4'd9) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == Cx_RDT_EN) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " 'RD_EN',\n",
       " 'RDT_REG_ADDR_W < Cx_RDT_EN',\n",
       " 'RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)',\n",
       " \"(Cnt_Pixel_w % 6) == 16'd5\",\n",
       " '(Cnt_Pixel_w % Cx_RDT_EN_1) == Cx_RDT_EN',\n",
       " 'RD_EN && RDT_REG_RW',\n",
       " \"RDT_REG_ADDR_W >= LED_Sector - 5'd1\",\n",
       " '(Cnt_Pixel_w % Cx_RDT_EN_1) >= Cx_RDT_EN_hf',\n",
       " 'RDT_REG_ADDR_R < Cx_RDT_EN_hf',\n",
       " \"RDT_REG_ADDR_R == 3'd2\",\n",
       " 'RDT_REG_ADDR_R == Cx_RDT_EN_hf',\n",
       " \"RD_EN && (SPRECK_cnt == (DCLKr + 10'd3))\",\n",
       " '!RD_EN && RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)',\n",
       " \"(fifo_mem_en == bit_on) && (fifo_mem_offset < 7'd7)\",\n",
       " '(fifo_mem_en == bit_on) && (fifo_mem_offset < Cx_RDT_EN_2)',\n",
       " \"SPRECK_cnt >= (DCLKr - 10'd1)\",\n",
       " 'fifo_mem_en && (RDT_REG_ADDR_W >= ((Cx_RDT_EN + 1) / 2))',\n",
       " \"fifo_mem_en && (RDT_REG_ADDR_R >= 4'd1)\",\n",
       " 'LED_Section >= LED_Sector_0',\n",
       " '!RDT_REG_RW && fifo_mem_en && (LED_Section == LED_Sector_0)',\n",
       " \"RDT_REG_ADDR_W >= (LED_Sector - 5'd3)\",\n",
       " 'fifo_mem_offset < Cx_RDT_EN',\n",
       " 'RDT_REG_RW',\n",
       " 'fifo_mem_offset == LED_Sector',\n",
       " 'fifo_mem_offset == Cx_RDT_EN',\n",
       " \"(SPRECK_cnt > (DCLKr - 10'd3)) && (SPRECK_cnt < (DCLKr + 10'd1))\",\n",
       " \"fifo_mem_en && ((Cnt_Pixel_w % 16'd10) >= (Cx_RDT_EN / 4'd2))\",\n",
       " 'fifo_mem_en && (RDT_REG_ADDR_W >= ((Cx_RDT_EN + 1) / 2))',\n",
       " \"fifo_mem_en && (RDT_REG_ADDR_R >= 4'd1)\",\n",
       " '!SOUT_EN',\n",
       " \"(RDT_REG_ADDR_R != Cx_RDT_EN) && (RDT_REG_ADDR_R > 4'd0)\",\n",
       " \"((Cnt_Pixel_s % Cx_RDT_EN_1) != 16'd0) && ((RDT_REG_ADDR_R > 4'd0) || (fifo_mem_offset > 4'd0))\",\n",
       " \"RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)\",\n",
       " 'RDT_REG_RW && fifo_mem_en && (LED_Section == LED_Sector_0)',\n",
       " \"!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)\",\n",
       " \"!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == LED_Sector_0)\",\n",
       " 'DCLK && (SPRECK_cnt == DCLKr)',\n",
       " \"fifo_mem_bit > 4'd0\",\n",
       " \"!RD_EN && fifo_mem_en && (SPRECK_cnt >= 10'd2)\",\n",
       " '!RD_EN && fifo_mem_en',\n",
       " 'RDT_REG_ADDR_R < Cx_RDT_EN',\n",
       " \"LED_Section == 5'd1\",\n",
       " 'fifo_mem_en && SOUT_EN && (LED_Section == LED_Sector_0)',\n",
       " 'fifo_mem_en',\n",
       " 'RDT_REG_RW',\n",
       " 'RDT_REG_ADDR_R == LED_Sector',\n",
       " 'RDT_REG_ADDR_R == Cx_RDT_EN',\n",
       " 'RDT_REG_ADDR_R == Cx_RDT_EN',\n",
       " \"(Cnt_Pixel_s == Total_Pixel) && LAT && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\"]"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "condtions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "id": "0983f45d",
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_conditions(dlines):\n",
    "    m = r'if\\s?\\((.+)\\)'\n",
    "    p = re.compile(m)\n",
    "    conditions = []\n",
    "    for line in dlines:\n",
    "        if not line.strip().startswith('//'):\n",
    "            r = p.findall(line)\n",
    "            if r:\n",
    "                conditions.append(r[0].strip())\n",
    "    \n",
    "    excels = {}\n",
    "    results = {}\n",
    "    n = 0\n",
    "    for cdt in conditions:\n",
    "        sp1 = [x.strip() for x in cdt.split('&&') if x]\n",
    "        sp2 = []\n",
    "        if sp1:\n",
    "            for x in sp1:\n",
    "                for y in x.split('||'):\n",
    "                    if y:\n",
    "                        sp2.append(y.strip())\n",
    "        sp3 = []\n",
    "        for x in sp2:\n",
    "            a = x.count('(')\n",
    "            b = x.count(')')\n",
    "            y = x\n",
    "            if a > b:\n",
    "                y = x[1:]\n",
    "            elif a < b:\n",
    "                y = x[:-1]\n",
    "            sp3.append(y)\n",
    "        sp2 = sp3.copy()\n",
    "        #if cdt not in excels:\n",
    "        #    excels[cdt] = []\n",
    "        if cdt not in excels: \n",
    "            if len(sp2) == 1:\n",
    "                z = [x for x in sp2[0].split(' ') if x]\n",
    "                if len(z) > 1:\n",
    "                    k = 'cp' + str(n)\n",
    "                    excels[k] = sp2[0]\n",
    "                    excels[sp2[0]] = k\n",
    "                    n+=1\n",
    "                else:\n",
    "                    excels[sp2[0]] = sp2[0]\n",
    "            elif len(sp2) > 1:\n",
    "                #if cdt not in excels:\n",
    "                #    excels[cdt] = sp2\n",
    "                res = cdt\n",
    "                for sp in sp2:\n",
    "                    if sp not in excels:\n",
    "                        z = [x for x in sp.split(' ') if x]\n",
    "                        if len(z) > 1:\n",
    "                            k = 'cp' + str(n)\n",
    "                            excels[k] = sp\n",
    "                            excels[sp] = k\n",
    "                            n+=1\n",
    "                            res = res.replace(sp,k)\n",
    "                        else:\n",
    "                            excels[sp] = sp\n",
    "                    else:\n",
    "                        res = res.replace(sp,excels[sp])\n",
    "                #results[cdt] = res\n",
    "                #excels[cdt] = res\n",
    "                k = 'cp' + str(n)\n",
    "                results[cdt] = k\n",
    "                excels[k] = res\n",
    "                \n",
    "                #excels[cdt] = k\n",
    "                n+=1            \n",
    "    return excels,results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 66,
   "id": "3a37817f",
   "metadata": {},
   "outputs": [],
   "source": [
    "excels, results = get_conditions(raw_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "id": "6bd0d53c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'cp0': 'state != S4',\n",
       " 'state != S4': 'cp0',\n",
       " 'cp1': '(SOUT_EN == bit_on)',\n",
       " '(SOUT_EN == bit_on)': 'cp1',\n",
       " 'cp2': '(SPRECK_cnt > DCLKr)',\n",
       " '(SPRECK_cnt > DCLKr)': 'cp2',\n",
       " '!DCLK': '!DCLK',\n",
       " 'cp3': 'cp1 && cp2 && !DCLK',\n",
       " 'cp4': 'state == S3',\n",
       " 'state == S3': 'cp4',\n",
       " 'cp5': 'FRM_ALT == bit_off',\n",
       " 'FRM_ALT == bit_off': 'cp5',\n",
       " 'cp6': 'RD_TOP == bit_on',\n",
       " 'RD_TOP == bit_on': 'cp6',\n",
       " 'DCLK': 'DCLK',\n",
       " 'cp7': \"(Cnt_DCLK == 8'd0)\",\n",
       " \"(Cnt_DCLK == 8'd0)\": 'cp7',\n",
       " 'cp8': \"(SPRECK_cnt == 10'd0)\",\n",
       " \"(SPRECK_cnt == 10'd0)\": 'cp8',\n",
       " 'cp9': '(Cnt_LAT == LAT_VSYNC)',\n",
       " '(Cnt_LAT == LAT_VSYNC)': 'cp9',\n",
       " 'cp10': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp11': '(wr_reg == LAT_off)',\n",
       " '(wr_reg == LAT_off)': 'cp11',\n",
       " 'cp12': \"(Cnt_IC == 8'd0)\",\n",
       " \"(Cnt_IC == 8'd0)\": 'cp12',\n",
       " 'cp13': '!DCLK && cp8 && cp11 && cp7 && cp12',\n",
       " 'cp14': '(Cnt_Pixel_s == Total_Pixel)',\n",
       " '(Cnt_Pixel_s == Total_Pixel)': 'cp14',\n",
       " 'LAT': 'LAT',\n",
       " 'cp15': 'cp14 && LAT && DCLK && cp7 && cp8',\n",
       " 'cp16': 'state == S4',\n",
       " 'state == S4': 'cp16',\n",
       " 'cp17': \"(RD_EN_off < (RD_EN_off_s - 10'd1))\",\n",
       " \"(RD_EN_off < (RD_EN_off_s - 10'd1))\": 'cp17',\n",
       " 'cp18': \"(RD_EN_off > 10'd0)\",\n",
       " \"(RD_EN_off > 10'd0)\": 'cp18',\n",
       " 'cp19': 'cp17 && cp18',\n",
       " 'RD_EN': 'RD_EN',\n",
       " '!SOUT_EN': '!SOUT_EN',\n",
       " 'cp20': \"(fifo_mem_bit == 4'd15)\",\n",
       " \"(fifo_mem_bit == 4'd15)\": 'cp20',\n",
       " 'cp21': '(RD_EN && !SOUT_EN) || (cp20 && !SOUT_EN && cp8)',\n",
       " 'cp22': '(state < S2)',\n",
       " '(state < S2)': 'cp22',\n",
       " 'cp23': '(state > S4)',\n",
       " '(state > S4)': 'cp23',\n",
       " 'cp24': 'cp22 || cp23',\n",
       " 'cp25': 'state == S2',\n",
       " 'state == S2': 'cp25',\n",
       " 'cp26': \"(Cnt_DCLK > 8'd3)\",\n",
       " \"(Cnt_DCLK > 8'd3)\": 'cp26',\n",
       " 'cp27': 'cp9 && cp26',\n",
       " 'cp28': '(state != S2)',\n",
       " '(state != S2)': 'cp28',\n",
       " 'cp29': \"(Cnt_GCLK >= 8'd1)\",\n",
       " \"(Cnt_GCLK >= 8'd1)\": 'cp29',\n",
       " 'cp30': \"(Cnt_GCLK_off == 5'd0)\",\n",
       " \"(Cnt_GCLK_off == 5'd0)\": 'cp30',\n",
       " 'cp31': \"(SPRECK_cnt % DCLKr) == 10'd0\",\n",
       " \"(SPRECK_cnt % DCLKr) == 10'd0\": 'cp31',\n",
       " 'cp32': 'cp28 && cp29 && cp30 && cp31',\n",
       " 'cp33': \"(Cnt_GCLK == 8'd0)\",\n",
       " \"(Cnt_GCLK == 8'd0)\": 'cp33',\n",
       " 'cp34': \"(Cnt_GCLK_off > 5'd0)\",\n",
       " \"(Cnt_GCLK_off > 5'd0)\": 'cp34',\n",
       " 'cp35': 'cp33 || cp34',\n",
       " 'cp36': 'Cnt_LAT == LAT_VSYNC',\n",
       " 'Cnt_LAT == LAT_VSYNC': 'cp36',\n",
       " 'cp37': \"(Cnt_GCLK != 8'd0)\",\n",
       " \"(Cnt_GCLK != 8'd0)\": 'cp37',\n",
       " 'cp38': 'cp29 && cp37 && cp30 && cp31',\n",
       " 'cp39': 'ABE_OT == LED_scan',\n",
       " 'ABE_OT == LED_scan': 'cp39',\n",
       " 'cp40': 'SPRECK_cnt < SPRECK_end',\n",
       " 'SPRECK_cnt < SPRECK_end': 'cp40',\n",
       " 'FRM_ALT': 'FRM_ALT',\n",
       " 'cp41': \"SPRECK_cnt == 10'd0\",\n",
       " \"SPRECK_cnt == 10'd0\": 'cp41',\n",
       " 'cp42': \"Cnt_DCLK > 8'd0\",\n",
       " \"Cnt_DCLK > 8'd0\": 'cp42',\n",
       " 'cp43': '(Cnt_LAT == LAT_off)',\n",
       " '(Cnt_LAT == LAT_off)': 'cp43',\n",
       " 'cp44': 'DCLK && cp7 && cp8 && cp43',\n",
       " 'cp45': \"Cnt_DCLK == 8'd0\",\n",
       " \"Cnt_DCLK == 8'd0\": 'cp45',\n",
       " 'cp46': '(Cnt_LAT == LAT_Pre_Active)',\n",
       " '(Cnt_LAT == LAT_Pre_Active)': 'cp46',\n",
       " 'cp47': 'DCLK && cp7 && cp8 && cp46',\n",
       " 'cp48': \"(Cnt_DCLK > 8'd0)\",\n",
       " \"(Cnt_DCLK > 8'd0)\": 'cp48',\n",
       " 'cp49': \"(Cnt_LAT > 8'd0)\",\n",
       " \"(Cnt_LAT > 8'd0)\": 'cp49',\n",
       " 'cp50': '(DCLK | RD_EN_off[0])',\n",
       " '(DCLK | RD_EN_off[0])': 'cp50',\n",
       " 'cp51': 'cp48 && cp49 && cp50 && cp8',\n",
       " 'cp52': '(Cnt_LAT == LAT_OUT_EN)',\n",
       " '(Cnt_LAT == LAT_OUT_EN)': 'cp52',\n",
       " 'cp53': 'DCLK && cp7 && cp8 && cp52',\n",
       " 'cp54': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp55': '(Cnt_LAT != LAT_off)',\n",
       " '(Cnt_LAT != LAT_off)': 'cp55',\n",
       " '(DCLK)': '(DCLK)',\n",
       " 'cp56': 'cp55 && (DCLK)',\n",
       " 'cp57': 'DCLK && cp8',\n",
       " 'cp58': 'DCLK && cp7 && cp12 && cp8',\n",
       " '!LAT': '!LAT',\n",
       " 'cp59': 'Cnt_LAT == LAT_Pre_Active',\n",
       " 'Cnt_LAT == LAT_Pre_Active': 'cp59',\n",
       " 'cp60': 'Cnt_LAT == LAT_Wr_Reg_1',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_1': 'cp60',\n",
       " 'cp61': 'Cnt_LAT == LAT_Wr_Reg_2',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_2': 'cp61',\n",
       " 'cp62': 'Cnt_LAT == LAT_Wr_Reg_3',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_3': 'cp62',\n",
       " 'cp63': 'Cnt_LAT == LAT_Wr_Reg_4',\n",
       " 'Cnt_LAT == LAT_Wr_Reg_4': 'cp63',\n",
       " 'cp64': 'Cnt_LAT == LAT_Wr_Debug',\n",
       " 'Cnt_LAT == LAT_Wr_Debug': 'cp64',\n",
       " 'cp65': \"RD_EN_off == 10'd0\",\n",
       " \"RD_EN_off == 10'd0\": 'cp65',\n",
       " 'SOUT_EN': 'SOUT_EN',\n",
       " '!RD_EN': '!RD_EN',\n",
       " 'cp66': \"(SPRECK_cnt % DCLKr == 10'd0)\",\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0)\": 'cp66',\n",
       " 'cp67': '!RD_EN && !SOUT_EN && cp66',\n",
       " 'cp68': \"SPRECK_cnt % DCLKr == 10'd0\",\n",
       " \"SPRECK_cnt % DCLKr == 10'd0\": 'cp68',\n",
       " 'cp69': \"Cnt_GCLK == 8'd0\",\n",
       " \"Cnt_GCLK == 8'd0\": 'cp69',\n",
       " 'cp70': \"Cnt_GCLK_off > 4'd0\",\n",
       " \"Cnt_GCLK_off > 4'd0\": 'cp70',\n",
       " 'cp71': '(GCLK !== bit_on)',\n",
       " '(GCLK !== bit_on)': 'cp71',\n",
       " 'cp72': '(GCLK !== bit_off)',\n",
       " '(GCLK !== bit_off)': 'cp72',\n",
       " 'cp73': 'cp71 && cp72',\n",
       " 'cp74': 'cp71 && cp72',\n",
       " 'cp75': \"Cnt_GCLK > 8'd0\",\n",
       " \"Cnt_GCLK > 8'd0\": 'cp75',\n",
       " 'GCLK': 'GCLK',\n",
       " 'cp76': \"Cnt_GCLK_off == 5'd1\",\n",
       " \"Cnt_GCLK_off == 5'd1\": 'cp76',\n",
       " 'cp77': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp78': 'cp71 && cp72',\n",
       " 'cp79': 'ABE_OT < LED_scan',\n",
       " 'ABE_OT < LED_scan': 'cp79',\n",
       " 'cp80': 'cp46 || cp52 || cp9',\n",
       " 'cp81': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp82': 'cp71 && cp72',\n",
       " 'cp83': '(Cnt_DCLK == Cnt_LAT)',\n",
       " '(Cnt_DCLK == Cnt_LAT)': 'cp83',\n",
       " 'cp84': 'DCLK && cp8 && cp83',\n",
       " 'cp85': 'DCLK && cp8 && cp7',\n",
       " 'cp86': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp87': 'cp55 && DCLK && cp8 && cp83 && cp12',\n",
       " 'cp88': 'DCLK && cp7 && cp12 && cp8',\n",
       " 'cp89': \"(Cnt_DCLK == 8'd1)\",\n",
       " \"(Cnt_DCLK == 8'd1)\": 'cp89',\n",
       " 'cp90': 'DCLK && cp89 && cp12 && cp8',\n",
       " 'cp91': \"((Cnt_Pixel_s % 16'd64) != 16'd0)\",\n",
       " \"((Cnt_Pixel_s % 16'd64) != 16'd0)\": 'cp91',\n",
       " 'cp92': 'DCLK && cp91 && cp7 && cp8',\n",
       " 'cp93': 'cp14 && LAT && DCLK && cp7 && cp8',\n",
       " 'cp94': \"SPRECK_cnt == 4'd0\",\n",
       " \"SPRECK_cnt == 4'd0\": 'cp94',\n",
       " 'cp95': 'DCLK && LAT',\n",
       " 'cp96': 'cp71 && cp72',\n",
       " 'cp97': 'Cnt_Pixel_s < Total_Pixel',\n",
       " 'Cnt_Pixel_s < Total_Pixel': 'cp97',\n",
       " 'cp98': \"(SPRECK_cnt == 10'd6)\",\n",
       " \"(SPRECK_cnt == 10'd6)\": 'cp98',\n",
       " 'cp99': \"(Cnt_DCLK == 8'd15)\",\n",
       " \"(Cnt_DCLK == 8'd15)\": 'cp99',\n",
       " 'cp100': '(RDT_REG_ADDR_W == Cx_RDT_EN)',\n",
       " '(RDT_REG_ADDR_W == Cx_RDT_EN)': 'cp100',\n",
       " 'cp101': \"(Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\",\n",
       " \"(Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\": 'cp101',\n",
       " 'cp102': 'cp98 && !SOUT_EN && !DCLK && cp99 && cp100 && cp101',\n",
       " 'cp103': '(RDT_REG_ADDR_W % Cx_RDT_EN_1) == Cx_RDT_EN_0',\n",
       " '(RDT_REG_ADDR_W % Cx_RDT_EN_1) == Cx_RDT_EN_0': 'cp103',\n",
       " 'cp104': \"(SPRECK_cnt == DCLKr + 10'd3)\",\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3)\": 'cp104',\n",
       " 'cp105': \"(fifo_mem_bit == 4'd0)\",\n",
       " \"(fifo_mem_bit == 4'd0)\": 'cp105',\n",
       " 'cp106': 'cp104 && !RD_EN && cp7 && !DCLK && cp105 && cp101',\n",
       " 'cp107': \"RD_EN_off > 10'd0\",\n",
       " \"RD_EN_off > 10'd0\": 'cp107',\n",
       " 'cp108': \"RD_EN_off == 10'd1\",\n",
       " \"RD_EN_off == 10'd1\": 'cp108',\n",
       " 'cp109': 'cp71 && cp72',\n",
       " 'cp110': \"(SPRECK_cnt == (DCLKr + 10'd3))\",\n",
       " \"(SPRECK_cnt == (DCLKr + 10'd3))\": 'cp110',\n",
       " 'cp111': 'RD_EN && cp110',\n",
       " 'RDT_REG_RW': 'RDT_REG_RW',\n",
       " 'cp112': '!RD_EN && !SOUT_EN && RDT_REG_RW && cp100',\n",
       " 'cp113': 'cp71 && cp72',\n",
       " '!RDT_REG_RW': '!RDT_REG_RW',\n",
       " 'cp114': \"(LED_Section == 6'd0)\",\n",
       " \"(LED_Section == 6'd0)\": 'cp114',\n",
       " 'cp115': 'cp66 && !RDT_REG_RW && cp99 && cp114',\n",
       " '!fifo_mem_en': '!fifo_mem_en',\n",
       " '!Cnt_IC[0]': '!Cnt_IC[0]',\n",
       " 'cp116': 'cp66 && !RD_EN && cp7 && DCLK  && !fifo_mem_en && cp105 && !Cnt_IC[0]',\n",
       " 'cp117': 'cp71 && cp72',\n",
       " 'cp118': '!RD_EN && !SOUT_EN && RDT_REG_RW && cp100',\n",
       " 'fifo_mem_en': 'fifo_mem_en',\n",
       " 'cp119': '(LED_Section == LED_Sector_0)',\n",
       " '(LED_Section == LED_Sector_0)': 'cp119',\n",
       " 'cp120': '!RDT_REG_RW && fifo_mem_en && cp119',\n",
       " 'Cnt_IC[0]': 'Cnt_IC[0]',\n",
       " 'cp121': 'cp8 && cp7 && SOUT_EN && !DCLK && Cnt_IC[0]',\n",
       " 'cp122': 'cp71 && cp72',\n",
       " 'cp123': 'DRVTM == bit_on',\n",
       " 'DRVTM == bit_on': 'cp123',\n",
       " 'cp124': \"(Cnt_DCLK == 8'd6)\",\n",
       " \"(Cnt_DCLK == 8'd6)\": 'cp124',\n",
       " 'RD_EN_off[0]': 'RD_EN_off[0]',\n",
       " 'cp125': 'cp9 && cp124 && cp8 && RD_EN_off[0]',\n",
       " 'cp126': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp127': \"(Cnt_IC > 8'd0)\",\n",
       " \"(Cnt_IC > 8'd0)\": 'cp127',\n",
       " 'cp128': 'cp127 && DCLK && cp7 && cp8',\n",
       " 'cp129': 'DCLK && cp7 && cp12 && cp8',\n",
       " 'cp130': '!DCLK && cp8 && cp11 && cp7 && cp12',\n",
       " 'cp131': '(DCLK) && cp8',\n",
       " 'cp132': \"LED_Section == 6'd0\",\n",
       " \"LED_Section == 6'd0\": 'cp132',\n",
       " 'cp133': \"Cnt_IC > 8'd0\",\n",
       " \"Cnt_IC > 8'd0\": 'cp133',\n",
       " 'cp134': 'state != S2',\n",
       " 'state != S2': 'cp134',\n",
       " 'cp135': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp136': \"(Cnt_IC == (IC_max - 8'd1))\",\n",
       " \"(Cnt_IC == (IC_max - 8'd1))\": 'cp136',\n",
       " 'cp137': '(Cnt_LAT == LAT_Wr_Debug)',\n",
       " '(Cnt_LAT == LAT_Wr_Debug)': 'cp137',\n",
       " 'cp138': 'DCLK && cp7 && cp8 && cp136 && cp137',\n",
       " 'cp139': 'cp66 && !RD_EN && cp7 && DCLK  && !fifo_mem_en && cp105 && !Cnt_IC[0]',\n",
       " 'cp140': 'DRV_Config_R > 0',\n",
       " 'DRV_Config_R > 0': 'cp140',\n",
       " 'cp141': \"((Cfg_Red_1 & 16'h1f00) >> 16'd8) == LED_scan\",\n",
       " \"((Cfg_Red_1 & 16'h1f00) >> 16'd8) == LED_scan\": 'cp141',\n",
       " 'cp142': \"((Cfg_Red_2 & 16'h01fe) >> 16'd1) >= 8'd64\",\n",
       " \"((Cfg_Red_2 & 16'h01fe) >> 16'd1) >= 8'd64\": 'cp142',\n",
       " 'cp143': '(Cfg_Red_3 !== DRV_Config_R)',\n",
       " '(Cfg_Red_3 !== DRV_Config_R)': 'cp143',\n",
       " 'cp144': '(Cfg_Grn_3 !== DRV_Config_G)',\n",
       " '(Cfg_Grn_3 !== DRV_Config_G)': 'cp144',\n",
       " 'cp145': '(Cfg_Blu_3 !== DRV_Config_B)',\n",
       " '(Cfg_Blu_3 !== DRV_Config_B)': 'cp145',\n",
       " 'cp146': 'cp143 || cp144 || cp145',\n",
       " 'cp147': '(Cfg_Red_4 !== DRV_Config_R)',\n",
       " '(Cfg_Red_4 !== DRV_Config_R)': 'cp147',\n",
       " 'cp148': '(Cfg_Grn_4 !== DRV_Config_G)',\n",
       " '(Cfg_Grn_4 !== DRV_Config_G)': 'cp148',\n",
       " 'cp149': '(Cfg_Blu_4 !== DRV_Config_B)',\n",
       " '(Cfg_Blu_4 !== DRV_Config_B)': 'cp149',\n",
       " 'cp150': 'cp147 || cp148 || cp149',\n",
       " 'cp151': 'DCLK && cp7 && cp8 && cp43',\n",
       " 'cp152': 'DCLK && cp7 && cp8 && cp46',\n",
       " 'cp153': 'DCLK && cp7 && cp8 && cp52',\n",
       " 'cp154': 'DCLK && cp7 && cp8 && cp9',\n",
       " 'cp155': 'cp55 && DCLK && cp8',\n",
       " 'cp156': \"fifo_mem_bit > 8'd0\",\n",
       " \"fifo_mem_bit > 8'd0\": 'cp156',\n",
       " 'cp157': 'DCLK && cp7 && cp12 && cp8',\n",
       " 'cp158': '!DCLK && cp8 && cp11 && cp7 && cp12',\n",
       " 'cp159': 'cp98 && !SOUT_EN && !DCLK && cp99 && cp100 && cp101',\n",
       " 'cp160': 'RDT_REG_ADDR_W < Cx_RDT_EN',\n",
       " 'RDT_REG_ADDR_W < Cx_RDT_EN': 'cp160',\n",
       " 'cp161': 'RDT_REG_RW && cp100',\n",
       " 'cp162': '(Cnt_Pixel_w % Cx_RDT_EN_1) == Cx_RDT_EN',\n",
       " '(Cnt_Pixel_w % Cx_RDT_EN_1) == Cx_RDT_EN': 'cp162',\n",
       " 'cp163': 'RD_EN && RDT_REG_RW',\n",
       " 'cp164': '(Cnt_Pixel_w % Cx_RDT_EN_1) >= Cx_RDT_EN_hf',\n",
       " '(Cnt_Pixel_w % Cx_RDT_EN_1) >= Cx_RDT_EN_hf': 'cp164',\n",
       " 'cp165': 'RDT_REG_ADDR_R < Cx_RDT_EN_hf',\n",
       " 'RDT_REG_ADDR_R < Cx_RDT_EN_hf': 'cp165',\n",
       " 'cp166': '!RD_EN && RDT_REG_RW && cp100',\n",
       " 'cp167': '(fifo_mem_en == bit_on)',\n",
       " '(fifo_mem_en == bit_on)': 'cp167',\n",
       " 'cp168': '(fifo_mem_offset < Cx_RDT_EN_2)',\n",
       " '(fifo_mem_offset < Cx_RDT_EN_2)': 'cp168',\n",
       " 'cp169': 'cp167 && cp168',\n",
       " 'cp170': \"(RDT_REG_ADDR_R >= 4'd1)\",\n",
       " \"(RDT_REG_ADDR_R >= 4'd1)\": 'cp170',\n",
       " 'cp171': 'fifo_mem_en && cp170',\n",
       " 'cp172': 'LED_Section >= LED_Sector_0',\n",
       " 'LED_Section >= LED_Sector_0': 'cp172',\n",
       " 'cp173': '!RDT_REG_RW && fifo_mem_en && cp119',\n",
       " 'cp174': \"RDT_REG_ADDR_W >= (LED_Sector - 5'd3)\",\n",
       " \"RDT_REG_ADDR_W >= (LED_Sector - 5'd3)\": 'cp174',\n",
       " 'cp175': 'fifo_mem_offset < Cx_RDT_EN',\n",
       " 'fifo_mem_offset < Cx_RDT_EN': 'cp175',\n",
       " 'cp176': 'fifo_mem_offset == LED_Sector',\n",
       " 'fifo_mem_offset == LED_Sector': 'cp176',\n",
       " 'cp177': 'fifo_mem_offset == Cx_RDT_EN',\n",
       " 'fifo_mem_offset == Cx_RDT_EN': 'cp177',\n",
       " 'cp178': '(RDT_REG_ADDR_R != Cx_RDT_EN)',\n",
       " '(RDT_REG_ADDR_R != Cx_RDT_EN)': 'cp178',\n",
       " 'cp179': \"(RDT_REG_ADDR_R > 4'd0)\",\n",
       " \"(RDT_REG_ADDR_R > 4'd0)\": 'cp179',\n",
       " 'cp180': 'cp178 && cp179',\n",
       " 'cp181': \"((Cnt_Pixel_s % Cx_RDT_EN_1) != 16'd0)\",\n",
       " \"((Cnt_Pixel_s % Cx_RDT_EN_1) != 16'd0)\": 'cp181',\n",
       " 'cp182': \"(fifo_mem_offset > 4'd0)\",\n",
       " \"(fifo_mem_offset > 4'd0)\": 'cp182',\n",
       " 'cp183': 'cp181 && (cp179 || cp182)',\n",
       " 'cp184': 'RDT_REG_RW && fifo_mem_en && cp119',\n",
       " 'cp185': \"(SPRECK_cnt == (DCLKr + 10'd1))\",\n",
       " \"(SPRECK_cnt == (DCLKr + 10'd1))\": 'cp185',\n",
       " 'cp186': '!RDT_REG_RW && fifo_mem_en && cp185 && cp119',\n",
       " 'cp187': '(SPRECK_cnt == DCLKr)',\n",
       " '(SPRECK_cnt == DCLKr)': 'cp187',\n",
       " 'cp188': 'DCLK && cp187',\n",
       " 'cp189': \"fifo_mem_bit > 4'd0\",\n",
       " \"fifo_mem_bit > 4'd0\": 'cp189',\n",
       " 'cp190': '!RD_EN && fifo_mem_en',\n",
       " 'cp191': 'RDT_REG_ADDR_R < Cx_RDT_EN',\n",
       " 'RDT_REG_ADDR_R < Cx_RDT_EN': 'cp191',\n",
       " 'cp192': 'RDT_REG_ADDR_R == LED_Sector',\n",
       " 'RDT_REG_ADDR_R == LED_Sector': 'cp192',\n",
       " 'cp193': 'RDT_REG_ADDR_R == Cx_RDT_EN',\n",
       " 'RDT_REG_ADDR_R == Cx_RDT_EN': 'cp193',\n",
       " 'cp194': 'cp14 && LAT && DCLK && cp7 && cp8'}"
      ]
     },
     "execution_count": 67,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "excels"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "id": "d44a50bd",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'(SOUT_EN == bit_on) && (SPRECK_cnt > DCLKr) && !DCLK': 'cp3',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_VSYNC)\": 'cp154',\n",
       " \"!DCLK && (SPRECK_cnt == 10'd0) && (wr_reg == LAT_off) && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0)\": 'cp158',\n",
       " \"(Cnt_Pixel_s == Total_Pixel) && LAT && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\": 'cp194',\n",
       " \"(RD_EN_off < (RD_EN_off_s - 10'd1)) && (RD_EN_off > 10'd0)\": 'cp19',\n",
       " \"(RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0))\": 'cp21',\n",
       " '(state < S2) || (state > S4)': 'cp24',\n",
       " \"(Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK > 8'd3)\": 'cp27',\n",
       " \"(state != S2) && (Cnt_GCLK >= 8'd1) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0\": 'cp32',\n",
       " \"(Cnt_GCLK == 8'd0) || (Cnt_GCLK_off > 5'd0)\": 'cp35',\n",
       " \"(Cnt_GCLK >= 8'd1) && (Cnt_GCLK != 8'd0) && (Cnt_GCLK_off == 5'd0) && (SPRECK_cnt % DCLKr) == 10'd0\": 'cp38',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_off)\": 'cp151',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_Pre_Active)\": 'cp152',\n",
       " \"(Cnt_DCLK > 8'd0) && (Cnt_LAT > 8'd0) && (DCLK | RD_EN_off[0]) && (SPRECK_cnt == 10'd0)\": 'cp51',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_LAT == LAT_OUT_EN)\": 'cp153',\n",
       " '(Cnt_LAT != LAT_off) && (DCLK)': 'cp56',\n",
       " \"DCLK && (SPRECK_cnt == 10'd0)\": 'cp57',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\": 'cp157',\n",
       " \"!RD_EN && !SOUT_EN && (SPRECK_cnt % DCLKr == 10'd0)\": 'cp67',\n",
       " '(GCLK !== bit_on) && (GCLK !== bit_off)': 'cp122',\n",
       " '(Cnt_LAT == LAT_Pre_Active) || (Cnt_LAT == LAT_OUT_EN) || (Cnt_LAT == LAT_VSYNC)': 'cp80',\n",
       " \"DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == Cnt_LAT)\": 'cp84',\n",
       " \"DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == 8'd0)\": 'cp85',\n",
       " \"(Cnt_LAT != LAT_off) && DCLK && (SPRECK_cnt == 10'd0) && (Cnt_DCLK == Cnt_LAT) && (Cnt_IC == 8'd0)\": 'cp87',\n",
       " \"DCLK && (Cnt_DCLK == 8'd1) && (Cnt_IC == 8'd0) && (SPRECK_cnt == 10'd0)\": 'cp90',\n",
       " \"DCLK && ((Cnt_Pixel_s % 16'd64) != 16'd0) && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\": 'cp92',\n",
       " 'DCLK && LAT': 'cp95',\n",
       " \"(SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == Cx_RDT_EN) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\": 'cp159',\n",
       " \"(SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)\": 'cp106',\n",
       " \"RD_EN && (SPRECK_cnt == (DCLKr + 10'd3))\": 'cp111',\n",
       " '!RD_EN && !SOUT_EN && RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)': 'cp118',\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (LED_Section == 6'd0)\": 'cp115',\n",
       " \"(SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && !Cnt_IC[0]\": 'cp139',\n",
       " '!RDT_REG_RW && fifo_mem_en && (LED_Section == LED_Sector_0)': 'cp173',\n",
       " \"(SPRECK_cnt == 10'd0) && (Cnt_DCLK == 8'd0) && SOUT_EN && !DCLK && Cnt_IC[0]\": 'cp121',\n",
       " \"(Cnt_LAT == LAT_VSYNC) && (Cnt_DCLK == 8'd6) && (SPRECK_cnt == 10'd0) && RD_EN_off[0]\": 'cp125',\n",
       " \"(Cnt_IC > 8'd0) && DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0)\": 'cp128',\n",
       " \"(DCLK) && (SPRECK_cnt == 10'd0)\": 'cp131',\n",
       " \"DCLK && (Cnt_DCLK == 8'd0) && (SPRECK_cnt == 10'd0) && (Cnt_IC == (IC_max - 8'd1)) && (Cnt_LAT == LAT_Wr_Debug)\": 'cp138',\n",
       " '(Cfg_Red_3 !== DRV_Config_R) || (Cfg_Grn_3 !== DRV_Config_G) || (Cfg_Blu_3 !== DRV_Config_B)': 'cp146',\n",
       " '(Cfg_Red_4 !== DRV_Config_R) || (Cfg_Grn_4 !== DRV_Config_G) || (Cfg_Blu_4 !== DRV_Config_B)': 'cp150',\n",
       " \"(Cnt_LAT != LAT_off) && DCLK && (SPRECK_cnt == 10'd0)\": 'cp155',\n",
       " 'RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)': 'cp161',\n",
       " 'RD_EN && RDT_REG_RW': 'cp163',\n",
       " '!RD_EN && RDT_REG_RW && (RDT_REG_ADDR_W == Cx_RDT_EN)': 'cp166',\n",
       " '(fifo_mem_en == bit_on) && (fifo_mem_offset < Cx_RDT_EN_2)': 'cp169',\n",
       " \"fifo_mem_en && (RDT_REG_ADDR_R >= 4'd1)\": 'cp171',\n",
       " \"(RDT_REG_ADDR_R != Cx_RDT_EN) && (RDT_REG_ADDR_R > 4'd0)\": 'cp180',\n",
       " \"((Cnt_Pixel_s % Cx_RDT_EN_1) != 16'd0) && ((RDT_REG_ADDR_R > 4'd0) || (fifo_mem_offset > 4'd0))\": 'cp183',\n",
       " 'RDT_REG_RW && fifo_mem_en && (LED_Section == LED_Sector_0)': 'cp184',\n",
       " \"!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == LED_Sector_0)\": 'cp186',\n",
       " 'DCLK && (SPRECK_cnt == DCLKr)': 'cp188',\n",
       " '!RD_EN && fifo_mem_en': 'cp190'}"
      ]
     },
     "execution_count": 68,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "id": "6bbed8de",
   "metadata": {},
   "outputs": [],
   "source": [
    "def gen_vlg(combs:{},results:{},dlines, npath=npath, wrpath=wrpath):\n",
    "    wires = []\n",
    "    entitys = ''.join(dlines)\n",
    "    mark = r'cp\\d+'\n",
    "    pat = re.compile(mark)\n",
    "    for k,v in combs.items():\n",
    "        if pat.search(k):\n",
    "            wire = 'wire ' + k + ' = ' + v + ';\\n'\n",
    "            wires.append(wire)\n",
    "    for k,v in results.items():\n",
    "        entitys = entitys.replace(k,v)\n",
    "    \n",
    "    with open(wrpath,'w') as f:\n",
    "        f.writelines(wires) \n",
    "        \n",
    "    with open(npath,'w') as f:\n",
    "        f.write(entitys)        \n",
    "    return wires, entitys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "id": "94bfa0c1",
   "metadata": {},
   "outputs": [],
   "source": [
    "wires, entitys = gen_vlg(excels, results, raw_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "010126f7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['wire cp0 = state != S4;\\n',\n",
       " 'wire cp1 = (SOUT_EN == bit_on);\\n',\n",
       " 'wire cp2 = (SPRECK_cnt > DCLKr);\\n',\n",
       " 'wire cp3 = cp1 && cp2 && !DCLK;\\n',\n",
       " 'wire cp4 = state == S3;\\n',\n",
       " 'wire cp5 = FRM_ALT == bit_off;\\n',\n",
       " 'wire cp6 = RD_TOP == bit_on;\\n',\n",
       " \"wire cp7 = (Cnt_DCLK == 8'd0);\\n\",\n",
       " \"wire cp8 = (SPRECK_cnt == 10'd0);\\n\",\n",
       " 'wire cp9 = (Cnt_LAT == LAT_VSYNC);\\n',\n",
       " 'wire cp10 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp11 = (wr_reg == LAT_off);\\n',\n",
       " \"wire cp12 = (Cnt_IC == 8'd0);\\n\",\n",
       " 'wire cp13 = !DCLK && cp8 && cp11 && cp7 && cp12;\\n',\n",
       " 'wire cp14 = (Cnt_Pixel_s == Total_Pixel);\\n',\n",
       " 'wire cp15 = cp14 && LAT && DCLK && cp7 && cp8;\\n',\n",
       " 'wire cp16 = state == S4;\\n',\n",
       " \"wire cp17 = (RD_EN_off < (RD_EN_off_s - 10'd1));\\n\",\n",
       " \"wire cp18 = (RD_EN_off > 10'd0);\\n\",\n",
       " 'wire cp19 = cp17 && cp18;\\n',\n",
       " \"wire cp20 = (fifo_mem_bit == 4'd15);\\n\",\n",
       " 'wire cp21 = (RD_EN && !SOUT_EN) || (cp20 && !SOUT_EN && cp8);\\n',\n",
       " 'wire cp22 = (state < S2);\\n',\n",
       " 'wire cp23 = (state > S4);\\n',\n",
       " 'wire cp24 = cp22 || cp23;\\n',\n",
       " 'wire cp25 = state == S2;\\n',\n",
       " \"wire cp26 = (Cnt_DCLK > 8'd3);\\n\",\n",
       " 'wire cp27 = cp9 && cp26;\\n',\n",
       " 'wire cp28 = (state != S2);\\n',\n",
       " \"wire cp29 = (Cnt_GCLK >= 8'd1);\\n\",\n",
       " \"wire cp30 = (Cnt_GCLK_off == 5'd0);\\n\",\n",
       " \"wire cp31 = (SPRECK_cnt % DCLKr) == 10'd0;\\n\",\n",
       " 'wire cp32 = cp28 && cp29 && cp30 && cp31;\\n',\n",
       " \"wire cp33 = (Cnt_GCLK == 8'd0);\\n\",\n",
       " \"wire cp34 = (Cnt_GCLK_off > 5'd0);\\n\",\n",
       " 'wire cp35 = cp33 || cp34;\\n',\n",
       " 'wire cp36 = Cnt_LAT == LAT_VSYNC;\\n',\n",
       " \"wire cp37 = (Cnt_GCLK != 8'd0);\\n\",\n",
       " 'wire cp38 = cp29 && cp37 && cp30 && cp31;\\n',\n",
       " 'wire cp39 = ABE_OT == LED_scan;\\n',\n",
       " 'wire cp40 = SPRECK_cnt < SPRECK_end;\\n',\n",
       " \"wire cp41 = SPRECK_cnt == 10'd0;\\n\",\n",
       " \"wire cp42 = Cnt_DCLK > 8'd0;\\n\",\n",
       " 'wire cp43 = (Cnt_LAT == LAT_off);\\n',\n",
       " 'wire cp44 = DCLK && cp7 && cp8 && cp43;\\n',\n",
       " \"wire cp45 = Cnt_DCLK == 8'd0;\\n\",\n",
       " 'wire cp46 = (Cnt_LAT == LAT_Pre_Active);\\n',\n",
       " 'wire cp47 = DCLK && cp7 && cp8 && cp46;\\n',\n",
       " \"wire cp48 = (Cnt_DCLK > 8'd0);\\n\",\n",
       " \"wire cp49 = (Cnt_LAT > 8'd0);\\n\",\n",
       " 'wire cp50 = (DCLK | RD_EN_off[0]);\\n',\n",
       " 'wire cp51 = cp48 && cp49 && cp50 && cp8;\\n',\n",
       " 'wire cp52 = (Cnt_LAT == LAT_OUT_EN);\\n',\n",
       " 'wire cp53 = DCLK && cp7 && cp8 && cp52;\\n',\n",
       " 'wire cp54 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp55 = (Cnt_LAT != LAT_off);\\n',\n",
       " 'wire cp56 = cp55 && (DCLK);\\n',\n",
       " 'wire cp57 = DCLK && cp8;\\n',\n",
       " 'wire cp58 = DCLK && cp7 && cp12 && cp8;\\n',\n",
       " 'wire cp59 = Cnt_LAT == LAT_Pre_Active;\\n',\n",
       " 'wire cp60 = Cnt_LAT == LAT_Wr_Reg_1;\\n',\n",
       " 'wire cp61 = Cnt_LAT == LAT_Wr_Reg_2;\\n',\n",
       " 'wire cp62 = Cnt_LAT == LAT_Wr_Reg_3;\\n',\n",
       " 'wire cp63 = Cnt_LAT == LAT_Wr_Reg_4;\\n',\n",
       " 'wire cp64 = Cnt_LAT == LAT_Wr_Debug;\\n',\n",
       " \"wire cp65 = RD_EN_off == 10'd0;\\n\",\n",
       " \"wire cp66 = (SPRECK_cnt % DCLKr == 10'd0);\\n\",\n",
       " 'wire cp67 = !RD_EN && !SOUT_EN && cp66;\\n',\n",
       " \"wire cp68 = SPRECK_cnt % DCLKr == 10'd0;\\n\",\n",
       " \"wire cp69 = Cnt_GCLK == 8'd0;\\n\",\n",
       " \"wire cp70 = Cnt_GCLK_off > 4'd0;\\n\",\n",
       " 'wire cp71 = (GCLK !== bit_on);\\n',\n",
       " 'wire cp72 = (GCLK !== bit_off);\\n',\n",
       " 'wire cp73 = cp71 && cp72;\\n',\n",
       " 'wire cp74 = cp71 && cp72;\\n',\n",
       " \"wire cp75 = Cnt_GCLK > 8'd0;\\n\",\n",
       " \"wire cp76 = Cnt_GCLK_off == 5'd1;\\n\",\n",
       " 'wire cp77 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp78 = cp71 && cp72;\\n',\n",
       " 'wire cp79 = ABE_OT < LED_scan;\\n',\n",
       " 'wire cp80 = cp46 || cp52 || cp9;\\n',\n",
       " 'wire cp81 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp82 = cp71 && cp72;\\n',\n",
       " 'wire cp83 = (Cnt_DCLK == Cnt_LAT);\\n',\n",
       " 'wire cp84 = DCLK && cp8 && cp83;\\n',\n",
       " 'wire cp85 = DCLK && cp8 && cp7;\\n',\n",
       " 'wire cp86 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp87 = cp55 && DCLK && cp8 && cp83 && cp12;\\n',\n",
       " 'wire cp88 = DCLK && cp7 && cp12 && cp8;\\n',\n",
       " \"wire cp89 = (Cnt_DCLK == 8'd1);\\n\",\n",
       " 'wire cp90 = DCLK && cp89 && cp12 && cp8;\\n',\n",
       " \"wire cp91 = ((Cnt_Pixel_s % 16'd64) != 16'd0);\\n\",\n",
       " 'wire cp92 = DCLK && cp91 && cp7 && cp8;\\n',\n",
       " 'wire cp93 = cp14 && LAT && DCLK && cp7 && cp8;\\n',\n",
       " \"wire cp94 = SPRECK_cnt == 4'd0;\\n\",\n",
       " 'wire cp95 = DCLK && LAT;\\n',\n",
       " 'wire cp96 = cp71 && cp72;\\n',\n",
       " 'wire cp97 = Cnt_Pixel_s < Total_Pixel;\\n',\n",
       " \"wire cp98 = (SPRECK_cnt == 10'd6);\\n\",\n",
       " \"wire cp99 = (Cnt_DCLK == 8'd15);\\n\",\n",
       " 'wire cp100 = (RDT_REG_ADDR_W == Cx_RDT_EN);\\n',\n",
       " \"wire cp101 = (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0);\\n\",\n",
       " 'wire cp102 = cp98 && !SOUT_EN && !DCLK && cp99 && cp100 && cp101;\\n',\n",
       " 'wire cp103 = (RDT_REG_ADDR_W % Cx_RDT_EN_1) == Cx_RDT_EN_0;\\n',\n",
       " \"wire cp104 = (SPRECK_cnt == DCLKr + 10'd3);\\n\",\n",
       " \"wire cp105 = (fifo_mem_bit == 4'd0);\\n\",\n",
       " 'wire cp106 = cp104 && !RD_EN && cp7 && !DCLK && cp105 && cp101;\\n',\n",
       " \"wire cp107 = RD_EN_off > 10'd0;\\n\",\n",
       " \"wire cp108 = RD_EN_off == 10'd1;\\n\",\n",
       " 'wire cp109 = cp71 && cp72;\\n',\n",
       " \"wire cp110 = (SPRECK_cnt == (DCLKr + 10'd3));\\n\",\n",
       " 'wire cp111 = RD_EN && cp110;\\n',\n",
       " 'wire cp112 = !RD_EN && !SOUT_EN && RDT_REG_RW && cp100;\\n',\n",
       " 'wire cp113 = cp71 && cp72;\\n',\n",
       " \"wire cp114 = (LED_Section == 6'd0);\\n\",\n",
       " 'wire cp115 = cp66 && !RDT_REG_RW && cp99 && cp114;\\n',\n",
       " 'wire cp116 = cp66 && !RD_EN && cp7 && DCLK  && !fifo_mem_en && cp105 && !Cnt_IC[0];\\n',\n",
       " 'wire cp117 = cp71 && cp72;\\n',\n",
       " 'wire cp118 = !RD_EN && !SOUT_EN && RDT_REG_RW && cp100;\\n',\n",
       " 'wire cp119 = (LED_Section == LED_Sector_0);\\n',\n",
       " 'wire cp120 = !RDT_REG_RW && fifo_mem_en && cp119;\\n',\n",
       " 'wire cp121 = cp8 && cp7 && SOUT_EN && !DCLK && Cnt_IC[0];\\n',\n",
       " 'wire cp122 = cp71 && cp72;\\n',\n",
       " 'wire cp123 = DRVTM == bit_on;\\n',\n",
       " \"wire cp124 = (Cnt_DCLK == 8'd6);\\n\",\n",
       " 'wire cp125 = cp9 && cp124 && cp8 && RD_EN_off[0];\\n',\n",
       " 'wire cp126 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " \"wire cp127 = (Cnt_IC > 8'd0);\\n\",\n",
       " 'wire cp128 = cp127 && DCLK && cp7 && cp8;\\n',\n",
       " 'wire cp129 = DCLK && cp7 && cp12 && cp8;\\n',\n",
       " 'wire cp130 = !DCLK && cp8 && cp11 && cp7 && cp12;\\n',\n",
       " 'wire cp131 = (DCLK) && cp8;\\n',\n",
       " \"wire cp132 = LED_Section == 6'd0;\\n\",\n",
       " \"wire cp133 = Cnt_IC > 8'd0;\\n\",\n",
       " 'wire cp134 = state != S2;\\n',\n",
       " 'wire cp135 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " \"wire cp136 = (Cnt_IC == (IC_max - 8'd1));\\n\",\n",
       " 'wire cp137 = (Cnt_LAT == LAT_Wr_Debug);\\n',\n",
       " 'wire cp138 = DCLK && cp7 && cp8 && cp136 && cp137;\\n',\n",
       " 'wire cp139 = cp66 && !RD_EN && cp7 && DCLK  && !fifo_mem_en && cp105 && !Cnt_IC[0];\\n',\n",
       " 'wire cp140 = DRV_Config_R > 0;\\n',\n",
       " \"wire cp141 = ((Cfg_Red_1 & 16'h1f00) >> 16'd8) == LED_scan;\\n\",\n",
       " \"wire cp142 = ((Cfg_Red_2 & 16'h01fe) >> 16'd1) >= 8'd64;\\n\",\n",
       " 'wire cp143 = (Cfg_Red_3 !== DRV_Config_R);\\n',\n",
       " 'wire cp144 = (Cfg_Grn_3 !== DRV_Config_G);\\n',\n",
       " 'wire cp145 = (Cfg_Blu_3 !== DRV_Config_B);\\n',\n",
       " 'wire cp146 = cp143 || cp144 || cp145;\\n',\n",
       " 'wire cp147 = (Cfg_Red_4 !== DRV_Config_R);\\n',\n",
       " 'wire cp148 = (Cfg_Grn_4 !== DRV_Config_G);\\n',\n",
       " 'wire cp149 = (Cfg_Blu_4 !== DRV_Config_B);\\n',\n",
       " 'wire cp150 = cp147 || cp148 || cp149;\\n',\n",
       " 'wire cp151 = DCLK && cp7 && cp8 && cp43;\\n',\n",
       " 'wire cp152 = DCLK && cp7 && cp8 && cp46;\\n',\n",
       " 'wire cp153 = DCLK && cp7 && cp8 && cp52;\\n',\n",
       " 'wire cp154 = DCLK && cp7 && cp8 && cp9;\\n',\n",
       " 'wire cp155 = cp55 && DCLK && cp8;\\n',\n",
       " \"wire cp156 = fifo_mem_bit > 8'd0;\\n\",\n",
       " 'wire cp157 = DCLK && cp7 && cp12 && cp8;\\n',\n",
       " 'wire cp158 = !DCLK && cp8 && cp11 && cp7 && cp12;\\n',\n",
       " 'wire cp159 = cp98 && !SOUT_EN && !DCLK && cp99 && cp100 && cp101;\\n',\n",
       " 'wire cp160 = RDT_REG_ADDR_W < Cx_RDT_EN;\\n',\n",
       " 'wire cp161 = RDT_REG_RW && cp100;\\n',\n",
       " 'wire cp162 = (Cnt_Pixel_w % Cx_RDT_EN_1) == Cx_RDT_EN;\\n',\n",
       " 'wire cp163 = RD_EN && RDT_REG_RW;\\n',\n",
       " 'wire cp164 = (Cnt_Pixel_w % Cx_RDT_EN_1) >= Cx_RDT_EN_hf;\\n',\n",
       " 'wire cp165 = RDT_REG_ADDR_R < Cx_RDT_EN_hf;\\n',\n",
       " 'wire cp166 = !RD_EN && RDT_REG_RW && cp100;\\n',\n",
       " 'wire cp167 = (fifo_mem_en == bit_on);\\n',\n",
       " 'wire cp168 = (fifo_mem_offset < Cx_RDT_EN_2);\\n',\n",
       " 'wire cp169 = cp167 && cp168;\\n',\n",
       " \"wire cp170 = (RDT_REG_ADDR_R >= 4'd1);\\n\",\n",
       " 'wire cp171 = fifo_mem_en && cp170;\\n',\n",
       " 'wire cp172 = LED_Section >= LED_Sector_0;\\n',\n",
       " 'wire cp173 = !RDT_REG_RW && fifo_mem_en && cp119;\\n',\n",
       " \"wire cp174 = RDT_REG_ADDR_W >= (LED_Sector - 5'd3);\\n\",\n",
       " 'wire cp175 = fifo_mem_offset < Cx_RDT_EN;\\n',\n",
       " 'wire cp176 = fifo_mem_offset == LED_Sector;\\n',\n",
       " 'wire cp177 = fifo_mem_offset == Cx_RDT_EN;\\n',\n",
       " 'wire cp178 = (RDT_REG_ADDR_R != Cx_RDT_EN);\\n',\n",
       " \"wire cp179 = (RDT_REG_ADDR_R > 4'd0);\\n\",\n",
       " 'wire cp180 = cp178 && cp179;\\n',\n",
       " \"wire cp181 = ((Cnt_Pixel_s % Cx_RDT_EN_1) != 16'd0);\\n\",\n",
       " \"wire cp182 = (fifo_mem_offset > 4'd0);\\n\",\n",
       " 'wire cp183 = cp181 && (cp179 || cp182);\\n',\n",
       " 'wire cp184 = RDT_REG_RW && fifo_mem_en && cp119;\\n',\n",
       " \"wire cp185 = (SPRECK_cnt == (DCLKr + 10'd1));\\n\",\n",
       " 'wire cp186 = !RDT_REG_RW && fifo_mem_en && cp185 && cp119;\\n',\n",
       " 'wire cp187 = (SPRECK_cnt == DCLKr);\\n',\n",
       " 'wire cp188 = DCLK && cp187;\\n',\n",
       " \"wire cp189 = fifo_mem_bit > 4'd0;\\n\",\n",
       " 'wire cp190 = !RD_EN && fifo_mem_en;\\n',\n",
       " 'wire cp191 = RDT_REG_ADDR_R < Cx_RDT_EN;\\n',\n",
       " 'wire cp192 = RDT_REG_ADDR_R == LED_Sector;\\n',\n",
       " 'wire cp193 = RDT_REG_ADDR_R == Cx_RDT_EN;\\n',\n",
       " 'wire cp194 = cp14 && LAT && DCLK && cp7 && cp8;\\n']"
      ]
     },
     "execution_count": 75,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "wires"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "id": "62022e5a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"`timescale 1ns / 1ps\\n//////////////////////////////////////////////////////////////////////////////////\\n// Company: \\n// Engineer: \\n// \\n// Create Date:    08:45:25 11/10/2017 \\n// Design Name: \\n// Module Name:    Drv_IF \\n// Project Name: \\n// Target Devices: \\n// Tool versions: \\n// Description: \\n//\\n// Dependencies: \\n//\\n// Revision: \\n// Revision 0.01 - File Created\\n// Additional Comments: \\n//\\n// C2.5 Panel: 192x108; IM: 96x36; Input / IM: 3; section / input: 2, 32x18\\n// scan: 18\\n// LED error detection: not support\\n// LED driver IC: CHIPONE\\n//\\n// -------------------------------------------------------\\n// | \\t  1\\t| \\t  2\\t| \\t  3\\t| \\t  10\\t| \\t  11\\t| \\t  12\\t|\\n// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n// -------------------------------------------------------\\n// | \\t  4\\t| \\t  5\\t| \\t  6\\t| \\t  13\\t| \\t  14\\t| \\t  15\\t|\\n// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n// -------------------------------------------------------\\n// | \\t  7\\t| \\t  8\\t| \\t  9\\t| \\t  16\\t| \\t  17\\t|\\t  18\\t|\\n// |\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\t\\t\\t|\\n// -------------------------------------------------------\\n//\\n// C1_RDT\\t- 1, 2, 3, \\n// C2_RDT\\t- 4, 5, 6,\\n// C3_RDT\\t- 7, 8, 9,  \\n// C4_RDT\\t- 10, 11, 12,\\n// C5_RDT\\t- 13, 14, 15,\\n// C6_RDT\\t- 16, 17, 18\\n// scan\\t\\t- 18\\n//\\n// -------------------------------------------------------\\n// 2018-09-20\\tS2 stop GCLK with ABE_OT = LED_scan\\n// \\t\\t\\t\\t12us wait time during SOUT_EN off\\n//\\n// 2018-09-21\\tS4 time between the LAT about 59us.\\n//\\n// 2018-10-04\\tDRVTM after RD_TOP enable and GCLK, DCLK, ABE_OT stop for 1us\\n//\\n// 2018-10-22\\tduration between DRVTM and LAT_VSYNC start time increase\\n//\\n//////////////////////////////////////////////////////////////////////////////////\\nmodule Drv_IF(\\n\\t input wire \\t\\t SPRECK,\\n\\t input wire \\t\\t FRM_ALT,\\n\\t input wire [47:0] C1_RDT,\\t\\t\\t\\t\\t\\t//data for IM 1\\n\\t input wire [47:0] C2_RDT,\\t\\t\\t\\t\\t\\t//data for IM 2\\n\\t input wire [47:0] C3_RDT,\\t\\t\\t\\t\\t\\t//data for IM 3 \\n\\t input wire [47:0] C4_RDT,\\t\\t\\t\\t\\t\\t//data for IM 4\\n\\t input wire [47:0] C5_RDT,\\t\\t\\t\\t\\t\\t//data for IM 5\\n\\t input wire [47:0] C6_RDT,\\t\\t\\t\\t\\t\\t//data for IM 6\\n\\t input wire [ 1:0] MODE,\\n\\t input wire \\t\\t RD_TOP,\\n\\t input wire [ 7:0] DRV_Function,\\n\\t input wire [15:0] DRV_Config_R,\\n\\t input wire [15:0] DRV_Config_G,\\n\\t input wire [15:0] DRV_Config_B,\\n\\t input wire [ 2:0] IM_ID,\\n\\t output reg \\t\\t RD_EN,\\n\\t output reg \\t\\t GCLK,\\n\\t output reg \\t\\t DCLK,\\n\\t output reg \\t\\t LAT,\\n\\t output reg [29:0] RDT_OT,\\n\\t output reg [29:0] GDT_OT,\\n\\t output reg [29:0] BDT_OT,\\n\\t output reg \\t\\t DRVTM,\\n\\t output reg [ 4:0] ABE_OT\\n    );\\n\\nreg [ 9:0]\\tSPRECK_cnt\\t\\t\\t\\t= 10'd0;\\t\\t\\t// SPRECK counter\\nreg [ 9:0]\\tSPRECK_end\\t\\t\\t\\t= 10'd7;\\t\\t\\t// SPRECK counter end\\nreg [ 9:0]\\tSPRECK_data\\t\\t\\t\\t= 10'd0;\\t\\t\\t// SPRECK counter for Cx_RDT data start\\nreg [ 8:0] \\tCnt_GCLK \\t\\t\\t\\t= 8'd0;\\t\\t\\t// processing GCLK number\\nreg [ 3:0] \\tCnt_GCLK_off\\t\\t\\t= 4'd0;\\t\\t\\t// processing GCLK stop number - display crash if 8-bit\\nreg [ 3:0]\\tGCLK_off_s\\t\\t\\t\\t\\t\\t;\\nreg [ 7:0] \\tCnt_DCLK \\t\\t\\t\\t= 8'd0;\\t\\t\\t// processing DCLK number \\nreg [ 4:0] \\tCnt_LAT  \\t\\t\\t\\t= 5'd0;\\t\\t\\t// LAT on when Cnt_LAT match with Cnt_DCLK for MBI5051 different configuation\\nreg [ 7:0] \\tCnt_IC   \\t\\t\\t\\t= 8'd3;\\t\\t\\t// the LED driver IC receiving data\\n\\nreg \\t\\t\\tRDT_REG_RW \\t\\t\\t\\t= 1'b0;\\t\\t\\t// Write enable for fifo_mem_xxxx memory access 1:enable; 0:disable\\n\\nreg [15:0]\\tCnt_Pixel_w \\t\\t\\t= 16'd0;\\t\\t\\t// pixel location in the panel according to the MBI5051 bit sequence, OUT15 ~ OUT0, ICn ~ IC1\\nreg [ 5:0]\\tLED_Section \\t\\t\\t= 5'd17;\\t\\t\\t// LED section in the panel receiving data\\nreg [ 3:0] \\tfifo_mem_bit\\t\\t\\t= 4'd0;\\t\\t\\t// bit select for data memory access.\\n\\nreg \\t\\t\\tfifo_mem_en\\t\\t\\t\\t= 1'b0;\\t\\t\\t// fifo memory access enable\\n\\nreg\\t\\t\\tSOUT_EN\\t\\t\\t\\t\\t= 1'b0;\\t\\t\\t// pixel data output enable of RDT_OT, GDT_OT and BDT_OT for LED driver IC\\nreg [ 9:0]\\tRD_EN_off\\t\\t\\t\\t= 10'd0;\\t\\t\\t// RD_EN process pause per 6 pixels data access\\n\\nreg [15:0]\\tCnt_Pixel_s\\t\\t\\t\\t= 16'd0;\\t\\t\\t// Pixel counter for LED driver IC serial data output.\\n// dual memory access control\\nreg [ 3:0]\\tRDT_REG_ADDR_W\\t\\t\\t= 4'd0;\\t\\t\\t// memory write address for 16-bit pixel data\\nreg [ 3:0]\\tRDT_REG_ADDR_R\\t\\t\\t= 4'd0;\\t\\t\\t// memory read address for 16-bit pixel data\\n\\nreg [ 6:0]\\tfifo_mem_offset\\t\\t= 7'd0;\\t\\t\\t// offset value read address for memory access\\n\\nreg [15:0]\\ttest_reg\\t\\t\\t\\t\\t= 16'h8;\\t\\t\\t// testing register for all color\\n\\nreg [ 4:0]\\twr_reg\\t\\t\\t\\t\\t= 5'h0;\\n\\nreg [ 8:0]\\tH_Pixel\\t\\t\\t\\t\\t= 9'd192;\\t\\t\\t// Horizontal pixel display\\nreg [ 7:0]\\tV_Pixel\\t\\t\\t\\t\\t= 8'd108;\\t\\t\\t// Vertical pixel display\\nreg [ 4:0]\\tLED_scan\\t\\t\\t\\t\\t= 5'd17;\\t\\t\\t// number of scan line - 1\\nreg [ 4:0]\\tLED_Sector\\t\\t\\t\\t= 5'd3;\\t\\t\\t// number of LED section per Cx_RDT channel\\nreg [ 3:0]\\tCx_RDT_EN\\t\\t\\t\\t= 4'd5;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\nreg [ 9:0]\\tRD_EN_off_s\\t\\t\\t\\t= 10'd234;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\nreg [ 4:0]\\tLED_Sector_0\\t\\t\\t= 5'd3 - 1;\\nreg [ 3:0]\\tCx_RDT_EN_0\\t\\t\\t\\t= 4'd5 - 1;\\nreg [ 3:0]\\tCx_RDT_EN_1\\t\\t\\t\\t= 4'd5 + 1;\\nreg [ 3:0]\\tCx_RDT_EN_2\\t\\t\\t\\t= 4'd5 + 2;\\nreg [ 3:0]\\tCx_RDT_EN_hf\\t\\t\\t= 4'd5 / 2;\\nreg [16:0]\\tDummy_Pixel\\t\\t\\t\\t= 0;\\t\\t\\t\\t// Dummy pixel for correct data access\\nreg [16:0]\\tTotal_Pixel \\t\\t\\t= (9'd192 * 8'd108 + 0) / 6;\\nreg [ 3:0]\\tGCLK_off_50\\t\\t\\t\\t= 4'd11;\\t\\t\\t// GCLK off time in each line at 50Hz, line 24 before RD_TOP\\nreg [ 3:0]\\tGCLK_off_60\\t\\t\\t\\t= 4'd11;\\t\\t\\t// GCLK off time in each line at 60Hz, line 22 before RD_TOP\\n\\t\\t\\t\\t\\n//internal state variable\\nreg  [ 13:0] state;\\nreg  [ 13:0] next_state;\\n\\n// Cx_RDT[47:0] for an IM with 3 sections\\nreg [15:0]\\tfifo_mem_R1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_R2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_R3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_R4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_R5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_R6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 red pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_R6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 red pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_G6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 green pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_G6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 green pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B1_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B1_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B1_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B1_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B1_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 1 section 4 blue pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B2_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B2_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B2_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B2_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B2_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 2 section 4 blue pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B3_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B3_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B3_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B3_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B3_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 3 section 4 blue pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B4_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B4_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B4_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B4_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B4_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 4 section 4 blue pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B5_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B5_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B5_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B5_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B5_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 5 section 4 blue pixel grayscale data from memory\\n\\nreg [15:0]\\tfifo_mem_B6_0\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 0 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B6_1\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 1 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B6_2\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 2 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B6_3\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 3 blue pixel grayscale data from memory\\nreg [15:0]\\tfifo_mem_B6_4\\t\\t\\t= 16'd0;\\t\\t\\t// register for IM 6 section 4 blue pixel grayscale data from memory\\n\\n// Default Registers for ICN2053 configurations\\nreg [15:0]\\tCfg_Red_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Red color\\nreg [15:0]\\tCfg_Grn_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Green color\\nreg [15:0]\\tCfg_Blu_1\\t\\t\\t\\t= 16'h1170;\\t\\t// configuration register 1 for Blue color\\n\\nreg [15:0]\\tCfg_Red_2\\t\\t\\t\\t= 16'h7fff;\\t\\t// configuration register 2 for Red color\\nreg [15:0]\\tCfg_Grn_2\\t\\t\\t\\t= 16'h39ff;\\t\\t// configuration register 2 for Green color\\nreg [15:0]\\tCfg_Blu_2\\t\\t\\t\\t= 16'h2fff;\\t\\t// configuration register 2 for Blue color\\n\\nreg [15:0]\\tCfg_Red_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Red color\\nreg [15:0]\\tCfg_Grn_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Green color\\nreg [15:0]\\tCfg_Blu_3\\t\\t\\t\\t= 16'h4007;\\t\\t// configuration register 3 for Blue color\\n\\nreg [15:0]\\tCfg_Red_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Red color\\nreg [15:0]\\tCfg_Grn_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Green color\\nreg [15:0]\\tCfg_Blu_4\\t\\t\\t\\t= 16'h40;\\t\\t// configuration register 4 for Blue color\\n\\n// ICN2053 reigister 1\\nreg [ 4:0]\\tDRV_scan\\t\\t\\t\\t\\t= 5'd17\\t\\t\\t;// scan line; 00000 ~ 11111: 1 ~ 32;\\nreg \\t\\t\\tOPEN_DET\\t\\t\\t\\t\\t= 1'b0\\t\\t\\t;// LED open detection;\\t0:disable; 1:enable\\nreg [ 1:0]\\tPWM_OPT\\t\\t\\t\\t\\t= 2'b01\\t\\t\\t;// PWM optimization for low level grayscale;\\t0 ~ 3\\nreg [ 2:0]\\tPWM_C\\t\\t\\t\\t\\t\\t= 3'h0\\t\\t\\t;// Color difference improvemewnt between modules; 0:disable; 1:enable\\n\\n// ICN2053 reigister 2\\nreg [14:0]\\tBlank_ADJ_R\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for R; 00 ~ 3f: 1 ~ 32\\nreg [14:0]\\tBlank_ADJ_G\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for G; 00 ~ 3f: 1 ~ 32\\nreg [14:0]\\tBlank_ADJ_B\\t\\t\\t\\t= 5'h1f\\t\\t\\t;// blanking adjustment level for B; 00 ~ 3f: 1 ~ 32\\nreg \\t\\t\\tI_DIV4N_R\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for R; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\nreg \\t\\t\\tI_DIV4N_G\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for G; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\nreg \\t\\t\\tI_DIV4N_B\\t\\t\\t\\t= 1'b1\\t\\t\\t;// constant current output setting for B; 0:IOUT=19*IGAIN/Rext*1024; 1:IOUT=19*IGAIN/Rext*256\\nreg [ 7:0]\\tIGAIN_R\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\nreg [ 7:0]\\tIGAIN_G\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\nreg [ 7:0]\\tIGAIN_B\\t\\t\\t\\t\\t= 8'hff\\t\\t\\t;\\n\\n// ICN2053 register 3\\nreg [ 3:0]\\tPWM_ADD_R\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for R; 00 ~ 15: 1 ~ 16\\nreg [ 3:0]\\tPWM_ADD_G\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for G; 00 ~ 15: 1 ~ 16\\nreg [ 3:0]\\tPWM_ADD_B\\t\\t\\t\\t= 4'h0\\t\\t\\t;// low level grayscale color compensation for B; 00 ~ 15: 1 ~ 16\\nreg\\t\\t\\tUP_SEL_R\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for R; 0:disable; 1:enable\\nreg\\t\\t\\tUP_SEL_G\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for G; 0:disable; 1:enable\\nreg\\t\\t\\tUP_SEL_B\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// blanking control for B; 0:disable; 1:enable\\n\\n// ICN2053 register 4\\nreg\\t\\t\\tPWM_ADD_EN_R\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for R; 0:disable; 1:enable\\nreg\\t\\t\\tPWM_ADD_EN_G\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for G; 0:disable; 1:enable\\nreg\\t\\t\\tPWM_ADD_EN_B\\t\\t\\t= 1'b0\\t\\t\\t;// low level grayscale color compensation control for B; 0:disable; 1:enable\\nreg\\t\\t\\tOPEN_SCAN_R\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for R; 0:disable; 1:enable and reset open status of all pixel\\nreg\\t\\t\\tOPEN_SCAN_G\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for G; 0:disable; 1:enable and reset open status of all pixel\\nreg\\t\\t\\tOPEN_SCAN_B\\t\\t\\t\\t= 1'b0\\t\\t\\t;// Open detection control for B; 0:disable; 1:enable and reset open status of all pixel\\nreg\\t\\t\\tDN_R\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for R; 0:disable; 1:enable\\nreg\\t\\t\\tDN_G\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for G; 0:disable; 1:enable\\nreg\\t\\t\\tDN_B\\t\\t\\t\\t\\t\\t= 1'b1\\t\\t\\t;// Dim compensation for 1st line for B; 0:disable; 1:enable\\nreg [ 1:0]\\tDN_SEL_R\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of R; 0 ~ 3: 1 ~ 4;\\nreg [ 1:0]\\tDN_SEL_G\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of G; 0 ~ 3: 1 ~ 4;\\nreg [ 1:0]\\tDN_SEL_B\\t\\t\\t\\t\\t= 2'h0\\t\\t\\t;// Level of dim compensation for 1st line of B; 0 ~ 3: 1 ~ 4;\\nreg\\t\\t\\tTRIM_ADD_EN_R\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for R; 0:-ve; 1:+ve\\nreg\\t\\t\\tTRIM_ADD_EN_G\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for G; 0:-ve; 1:+ve\\nreg\\t\\t\\tTRIM_ADD_EN_B\\t\\t\\t= 1'b0\\t\\t\\t;// sign for current fine adjustment for B; 0:-ve; 1:+ve\\nreg [ 2:0]\\tTRIM_ADJ_R\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for R\\nreg [ 2:0]\\tTRIM_ADJ_G\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for G\\nreg [ 2:0]\\tTRIM_ADJ_B\\t\\t\\t\\t= 3'h0\\t\\t\\t;// constant current fine adjustment register for B\\n\\n// ICN2053 register test\\nreg [ 4:0]\\tDBG_MODE1\\t\\t\\t\\t= 5'h0\\t\\t\\t;\\nreg [ 6:0]\\tDBG_MODE2\\t\\t\\t\\t= 7'h08\\t\\t\\t;\\n\\n//State definition\\nparameter\\tS0  = 8'b0000_0001,\\n\\t\\t\\t\\tS1  = 8'b0000_0010,\\n\\t\\t\\t\\tS2  = 8'b0000_0100,\\n\\t\\t\\t\\tS3  = 8'b0000_1000,\\n\\t\\t\\t\\tS4  = 8'b0001_0000,\\n\\t\\t\\t\\tS5  = 8'b0010_0000,\\n\\t\\t\\t\\tS6  = 8'b0100_0000;\\n\\t\\t\\t\\t\\nparameter\\n\\t\\t\\t\\t//--- C2.5 ---\\n\\t\\t\\t\\tH_Pixel_3\\t\\t= 192,\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\t\\tV_Pixel_3\\t\\t= 108,\\t\\t\\t// Vertical pixel display\\n\\t\\t\\t\\tLED_scan_3\\t\\t= 5'd17,\\t\\t\\t// number of scan line - 1\\n\\t\\t\\t\\tLED_Sector_3\\t= 5'd3,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\t\\tCx_RDT_EN3\\t\\t= 3'd5,\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\\t\\t\\t\\tRD_EN_off_s_3\\t= 10'd234,\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\\t\\t\\t\\tGCLK_off_50_3\\t= 4'd9,\\t\\t\\t// GCLK off time in each line at 50Hz, line 17 before RD_TOP\\n\\t\\t\\t\\tGCLK_off_60_3\\t= 4'd13,\\t\\t\\t// GCLK off time in each line at 60Hz, line 16 before RD_TOP\\n//\\t\\t\\t\\tGCLK_off_60\\t\\t= 4'd15,\\t\\t\\t// GCLK off time in each line at 60Hz, line 18 before RD_TOP\\n//\\t\\t\\t\\tSection_start\\t= 5'd3,\\t\\t\\t// LED display starting section - 2; 1 delay after RDT_REG_ADDR_R assignent to retreive pixel data to out_mem_xx\\n//\\t\\t\\t\\tRD_EN_off_s\\t\\t= 10'd128,\\t\\t// RD_EN process pause for 12us between SOUT_EN\\n//\\t\\t\\t\\tRD_EN_off_s\\t\\t= 10'd224,\\t\\t// RD_EN process pause for 21us between SOUT_EN\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t//--- C1.8 ---\\n\\t\\t\\t\\tH_Pixel_2\\t\\t= 256,\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\t\\tV_Pixel_2\\t\\t= 144,\\t\\t\\t// Vertical pixel display\\n\\t\\t\\t\\tLED_scan_2\\t\\t= 5'd23,\\t\\t\\t// number of scan line - 1\\n\\t\\t\\t\\tLED_Sector_2\\t= 5'd4,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\t\\tCx_RDT_EN2  \\t= 4'd7,\\t\\t\\t// number of pixel data read - 1 in each RD_EN cycle\\n\\t\\t\\t\\tRD_EN_off_s_2\\t= 10'd159,\\t\\t// RD_EN process pause for us between SOUT_EN\\n\\t\\t\\t\\tGCLK_off_50_2\\t= 4'd14,\\t\\t\\t// GCLK off time in each line at 50Hz, line 24 before RD_TOP\\n\\t\\t\\t\\tGCLK_off_60_2\\t= 4'd5,\\t\\t\\t// GCLK off time in each line at 60Hz, line 1 before RD_TOP\\n\\n\\t\\t\\t\\t//--- C1.5 ---\\n\\t\\t\\t\\tH_Pixel_1\\t\\t= 320,\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\t\\tV_Pixel_1\\t\\t= 180,\\t\\t\\t// Vertical pixel display\\n\\t\\t\\t\\tLED_scan_1\\t\\t= 5'd29,\\t\\t\\t// number of scan line - 1\\n\\t\\t\\t\\tLED_Sector_1\\t= 5'd5,\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\t\\tCx_RDT_EN1\\t\\t= 4'd9,\\t\\t\\t// number of pixel data read - 1 in each RD_EN cycle\\n\\t\\t\\t\\tRD_EN_off_s_1\\t= 10'd114,\\t\\t// RD_EN process pause for us between SOUT_EN\\n\\t\\t\\t\\tGCLK_off_50_1\\t= 4'd5,\\t\\t\\t// GCLK off time in each line at 50Hz, line 28 before RD_TOP\\n\\t\\t\\t\\tGCLK_off_60_1\\t= 4'd2,\\t\\t\\t// GCLK off time in each line at 60Hz, line 23 before RD_TOP\\n\\t\\t\\t\\t\\n/*\\t\\t\\t\\tLED_Sector_0\\t= LED_Sector - 1,\\n\\t\\t\\t\\tCx_RDT_EN_0\\t\\t= Cx_RDT_EN - 1,\\n\\t\\t\\t\\tCx_RDT_EN_1\\t\\t= Cx_RDT_EN + 1,\\n\\t\\t\\t\\tCx_RDT_EN_2\\t\\t= Cx_RDT_EN + 2,\\n\\t\\t\\t\\tCx_RDT_EN_hf\\t= Cx_RDT_EN / 2,\\n\\t\\t\\t\\tDummy_Pixel\\t\\t= 0,\\t\\t\\t\\t// Dummy pixel for correct data access\\n\\t\\t\\t\\tTotal_Pixel \\t= (H_Pixel * V_Pixel + Dummy_Pixel) / 6,\\n*/\\t\\t\\t\\tSection_start\\t= 5'd1,\\t\\t\\t// LED display starting section - 0\\n\\t\\t\\t\\tDCLKr\\t\\t\\t\\t= 10'd4,\\t\\t\\t// SPRECK counter for DCLK rising edge enable\\n\\t\\t\\t\\tIC_max \\t\\t\\t= 3'd4,\\t\\t\\t// Daisy chained LED Driver IC = 4\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t//--- number of DCLK-Latch enable mode for different command for ICN2053 ---\\n\\t\\t\\t\\tLAT_Data\\t\\t\\t= 5'd1,\\t\\t\\t// LAT enable for serial data transfer\\n\\t\\t\\t\\tLAT_Wr_Debug\\t= 5'd2,\\t\\t\\t// LAT enable for write debug register\\n\\t\\t\\t\\tLAT_VSYNC\\t\\t= 5'd3,\\t\\t\\t// LAT enable for VSYNC\\n\\t\\t\\t\\tLAT_Wr_Reg_1 \\t= 5'd4,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 1 (4 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Rd_Reg_1 \\t= 5'd5,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 1 (5 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Wr_Reg_2 \\t= 5'd6,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 2 (6 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Rd_Reg_2 \\t= 5'd7,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 2 (7 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Wr_Reg_3 \\t= 5'd8,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 3 (8 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Rd_Reg_3 \\t= 5'd9,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 3 (9 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Wr_Reg_4 \\t= 5'd10,\\t\\t\\t// LAT enable for MBI5051B writing configuration register 4 (10 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_Rd_Reg_4 \\t= 5'd11,\\t\\t\\t// LAT enable for MBI5051B reading configuration register 4 (11 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_OUT_EN\\t\\t= 5'd12,\\t\\t\\t// ICN2053 enable all output channels\\n\\t\\t\\t\\tLAT_OUT_DIS\\t\\t= 5'd13,\\t\\t\\t// ICN2053 disable all output channels\\n\\t\\t\\t\\tLAT_Pre_Active\\t= 5'd14,\\t\\t\\t// LAT enable for Pre-Active command (14 DCLK with LAT on)\\n\\t\\t\\t\\tLAT_off\\t\\t\\t= 5'd0,\\t\\t\\t// no operation\\n\\t\\t\\t\\tLAT_LED_Err_Start\\t= 5'd21,\\t\\t// Dummy - LAT enable for LED Error Detection Start\\n\\t\\t\\t\\tLAT_LED_Err_Stop\\t= 5'd22,\\t\\t// Dummy - LAT enable for LED Error Detection Stop\\n\\t\\t\\t\\tLAT_Reset\\t\\t= 5'd20,\\t\\t\\t// Dummy - LAT enable for MBI5051 software reset (10 DCLK with LAT on)\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t//--- MBI50501B configuration mode ---\\n\\t\\t\\t\\tFunc_Normal\\t\\t= 8'h00,\\t\\t\\t// No / Finish LED driver IC function \\n\\t\\t\\t\\tCfg_Reg_1_Wr\\t= 8'h01,\\t\\t\\t// LED driver IC write configuration register 1\\n\\t\\t\\t\\tCfg_Reg_1_Rd\\t= 8'h02,\\t\\t\\t// LED driver IC read configuration register 1\\n\\t\\t\\t\\tCfg_Reg_2_Wr\\t= 8'h04,\\t\\t\\t// LED driver IC write configuration register 2\\n\\t\\t\\t\\tCfg_Reg_2_Rd\\t= 8'h08,\\t\\t\\t// LED driver IC read configuration register 2\\n\\t\\t\\t\\tCfg_Reg_3_Wr\\t= 8'h10,\\t\\t\\t// LED driver IC write configuration register 3\\n\\t\\t\\t\\tCfg_Reg_3_Rd\\t= 8'h20,\\t\\t\\t// LED driver IC read configuration register 3\\n\\t\\t\\t\\tCfg_Reg_4_Wr\\t= 8'h40,\\t\\t\\t// LED driver IC write configuration register 4\\n\\t\\t\\t\\tCfg_Reg_4_Rd\\t= 8'h80,\\t\\t\\t// LED driver IC read configuration register 4\\n\\n//====================== GCLK for ICN2053 =================================\\n//\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t  |  1.5  | \\t\\t\\t\\t\\t138 \\t\\t\\t\\t  |  1.5  |\\t\\t\\t\\t138\\n//\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t _   _   _   _\\t\\t\\t  _   _   _   _ _ _ _ _ _ _   _   _ \\t     _   _   _ _ _ _ _ _  \\n//  GCLK\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t| | | | | | | |\\t\\t | | | | | | | \\t\\t\\t\\t| | | | |\\t    | | | | | \\t\\t\\t   |\\n//\\t\\t\\t_________________________________| |_| |_| |_| |_______| |_| |_| |_|_ _ _ _ _ _ _|_| |_| |_______| |_| |_|_ _ _ _ _ _|\\n//         _   _   _   _   _   _   _       _   _   _   _   _   _   _   _   _ _ _ _ _ _ _ _ _   _   _   _   _   _\\n//  DCLK  | | | | | | | | | | | | | |     | | | | | | | | | | | | | | | | | | \\t\\t \\t\\t  | | | | | | | | | | |  \\n//       _| |_| |_| |_| |_| |_| |_| |_____| |_| |_| |_| |_| |_| |_| |_| |_| |_ _ _ _ _ _ _ _|_| |_| |_| |_| |_| |_\\n//\\t\\t\\t\\t\\t\\t   ___________\\n//  LE\\t\\t\\t\\t  |\\t\\t\\t  |\\n//       ___________|\\t\\t\\t  |_____________________________________________ _ _ _ _ _ ___________________________________\\n//\\n//\\t DCLK = 2 x GCLK\\n//\\n//=============================================================\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t//Refresh rate for MODE select\\n\\t\\t\\t\\tmode_60Hz\\t\\t= 3'd0,\\n\\t\\t\\t\\tmode_59_94Hz\\t= 3'd1,\\n\\t\\t\\t\\tmode_50Hz\\t\\t= 3'd2,\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t//LED Error Detection\\n//\\t\\t\\t\\tLED_Err_Detect\\t= 13'd48,\\t\\t// GCLK counter for LED error detection time >340us for 16CH of 28 IC with DCLK = 15.12us = 6.77ms\\n\\n//\\t\\t\\t\\tDCLK_LED_Err\\t= 13'd69,\\t\\t// GCLK counter for 15us DCLK\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t//bit status\\n\\t\\t\\t\\tbit_on\\t\\t\\t= 1'b1,\\n\\t\\t\\t\\tbit_off\\t\\t\\t= 1'b0;\\n\\nwire rdt_out_1;\\nwire gdt_out_1;\\nwire bdt_out_1;\\n\\nwire rdt_out_2;\\nwire gdt_out_2;\\nwire bdt_out_2;\\n\\nwire rdt_out_3;\\nwire gdt_out_3;\\nwire bdt_out_3;\\n\\nwire rdt_out_4;\\nwire gdt_out_4;\\nwire bdt_out_4;\\n\\nwire rdt_out_t;\\nwire gdt_out_t;\\nwire bdt_out_t;\\n\\nwire [ 4:0] led_out_R1;\\nwire [ 4:0] led_out_G1;\\nwire [ 4:0] led_out_B1;\\n\\nwire [ 4:0] led_out_R2;\\nwire [ 4:0] led_out_G2;\\nwire [ 4:0] led_out_B2;\\n\\nwire [ 4:0] led_out_R3;\\nwire [ 4:0] led_out_G3;\\nwire [ 4:0] led_out_B3;\\n\\nwire [ 4:0] led_out_R4;\\nwire [ 4:0] led_out_G4;\\nwire [ 4:0] led_out_B4;\\n\\nwire [ 4:0] led_out_R5;\\nwire [ 4:0] led_out_G5;\\nwire [ 4:0] led_out_B5;\\n\\nwire [ 4:0] led_out_R6;\\nwire [ 4:0] led_out_G6;\\nwire [ 4:0] led_out_B6;\\n\\nwire [15:0]\\tout_mem_R1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color R channel output  \\nwire [15:0]\\tout_mem_G1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color G channel output  \\nwire [15:0]\\tout_mem_B1;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 1 color B channel output \\n\\nwire [15:0]\\tout_mem_R2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color R channel output  \\nwire [15:0]\\tout_mem_G2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color G channel output  \\nwire [15:0]\\tout_mem_B2;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 2 color B channel output \\n\\nwire [15:0]\\tout_mem_R3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color R channel output  \\nwire [15:0]\\tout_mem_G3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color G channel output  \\nwire [15:0]\\tout_mem_B3;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 3 color B channel output \\n\\nwire [15:0]\\tout_mem_R4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color R channel output  \\nwire [15:0]\\tout_mem_G4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color G channel output  \\nwire [15:0]\\tout_mem_B4;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 4 color B channel output \\n\\nwire [15:0]\\tout_mem_R5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color R channel output  \\nwire [15:0]\\tout_mem_G5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color G channel output  \\nwire [15:0]\\tout_mem_B5;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 5 color B channel output \\n\\nwire [15:0]\\tout_mem_R6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color R channel output  \\nwire [15:0]\\tout_mem_G6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color G channel output  \\nwire [15:0]\\tout_mem_B6;\\t\\t\\t\\t\\t\\t\\t// 16-bit memory for IM 6 color B channel output \\n\\n// Red memory access\\nDrv_RAM\\tfifo_mem_Red1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[15:0]), .rdata(out_mem_R1));\\n\\nDrv_RAM\\tfifo_mem_Red2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[15:0]), .rdata(out_mem_R2));\\n\\nDrv_RAM\\tfifo_mem_Red3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[15:0]), .rdata(out_mem_R3));\\n\\nDrv_RAM\\tfifo_mem_Red4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[15:0]), .rdata(out_mem_R4));\\n\\nDrv_RAM\\tfifo_mem_Red5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[15:0]), .rdata(out_mem_R5));\\n\\nDrv_RAM\\tfifo_mem_Red6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[15:0]), .rdata(out_mem_R6));\\n\\n// Green memory access\\t\\t\\t\\t\\t\\t\\t\\nDrv_RAM\\tfifo_mem_Grn1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[31:16]), .rdata(out_mem_G1));\\n\\nDrv_RAM\\tfifo_mem_Grn2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[31:16]), .rdata(out_mem_G2));\\n\\nDrv_RAM\\tfifo_mem_Grn3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[31:16]), .rdata(out_mem_G3));\\n\\nDrv_RAM\\tfifo_mem_Grn4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[31:16]), .rdata(out_mem_G4));\\n\\nDrv_RAM\\tfifo_mem_Grn5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[31:16]), .rdata(out_mem_G5));\\n\\nDrv_RAM\\tfifo_mem_Grn6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[31:16]), .rdata(out_mem_G6));\\n\\n// Blue memory access\\t\\t\\t\\t\\t\\t\\t\\nDrv_RAM\\tfifo_mem_Blu1(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C1_RDT[47:32]), .rdata(out_mem_B1));\\n\\nDrv_RAM\\tfifo_mem_Blu2(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C2_RDT[47:32]), .rdata(out_mem_B2));\\n\\nDrv_RAM\\tfifo_mem_Blu3(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C3_RDT[47:32]), .rdata(out_mem_B3));\\n\\nDrv_RAM\\tfifo_mem_Blu4(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C4_RDT[47:32]), .rdata(out_mem_B4));\\n\\nDrv_RAM\\tfifo_mem_Blu5(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C5_RDT[47:32]), .rdata(out_mem_B5));\\n\\nDrv_RAM\\tfifo_mem_Blu6(.spreck(SPRECK), .fifo_mem_en(fifo_mem_en), .rdt_reg_rw(RDT_REG_RW),\\n\\t\\t\\t\\t\\t\\t\\t\\t.w_addr(RDT_REG_ADDR_W), .r_addr(RDT_REG_ADDR_R), .wdata(C6_RDT[47:32]), .rdata(out_mem_B6));\\n\\n// Red SOUT\\nDrv_SOUT SOUT_R1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R1_0), .fifo_mem_1(fifo_mem_R1_1), .fifo_mem_2(fifo_mem_R1_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R1_3), .fifo_mem_4(fifo_mem_R1_4), .led_ot(led_out_R1));\\n\\nDrv_SOUT SOUT_R2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R2_0), .fifo_mem_1(fifo_mem_R2_1), .fifo_mem_2(fifo_mem_R2_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R2_3), .fifo_mem_4(fifo_mem_R2_4), .led_ot(led_out_R2));\\n\\nDrv_SOUT SOUT_R3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R3_0), .fifo_mem_1(fifo_mem_R3_1), .fifo_mem_2(fifo_mem_R3_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R3_3), .fifo_mem_4(fifo_mem_R3_4), .led_ot(led_out_R3));\\n\\nDrv_SOUT SOUT_R4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R4_0), .fifo_mem_1(fifo_mem_R4_1), .fifo_mem_2(fifo_mem_R4_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R4_3), .fifo_mem_4(fifo_mem_R4_4), .led_ot(led_out_R4));\\n\\nDrv_SOUT SOUT_R5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R5_0), .fifo_mem_1(fifo_mem_R5_1), .fifo_mem_2(fifo_mem_R5_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R5_3), .fifo_mem_4(fifo_mem_R5_4), .led_ot(led_out_R5));\\n\\nDrv_SOUT SOUT_R6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_R6_0), .fifo_mem_1(fifo_mem_R6_1), .fifo_mem_2(fifo_mem_R6_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_R6_3), .fifo_mem_4(fifo_mem_R6_4), .led_ot(led_out_R6));\\n\\n// Green SOUT\\nDrv_SOUT SOUT_G1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G1_0), .fifo_mem_1(fifo_mem_G1_1), .fifo_mem_2(fifo_mem_G1_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G1_3), .fifo_mem_4(fifo_mem_G1_4), .led_ot(led_out_G1));\\n\\nDrv_SOUT SOUT_G2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G2_0), .fifo_mem_1(fifo_mem_G2_1), .fifo_mem_2(fifo_mem_G2_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G2_3), .fifo_mem_4(fifo_mem_G2_4), .led_ot(led_out_G2));\\n\\nDrv_SOUT SOUT_G3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G3_0), .fifo_mem_1(fifo_mem_G3_1), .fifo_mem_2(fifo_mem_G3_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G3_3), .fifo_mem_4(fifo_mem_G3_4), .led_ot(led_out_G3));\\n\\nDrv_SOUT SOUT_G4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G4_0), .fifo_mem_1(fifo_mem_G4_1), .fifo_mem_2(fifo_mem_G4_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G4_3), .fifo_mem_4(fifo_mem_G4_4), .led_ot(led_out_G4));\\n\\nDrv_SOUT SOUT_G5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G5_0), .fifo_mem_1(fifo_mem_G5_1), .fifo_mem_2(fifo_mem_G5_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G5_3), .fifo_mem_4(fifo_mem_G5_4), .led_ot(led_out_G5));\\n\\nDrv_SOUT SOUT_G6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_G6_0), .fifo_mem_1(fifo_mem_G6_1), .fifo_mem_2(fifo_mem_G6_2), \\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_G6_3), .fifo_mem_4(fifo_mem_G6_4), .led_ot(led_out_G6));\\n\\n// Blue SOUT\\nDrv_SOUT SOUT_B1 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B1_0), .fifo_mem_1(fifo_mem_B1_1), .fifo_mem_2(fifo_mem_B1_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B1_3), .fifo_mem_4(fifo_mem_B1_4), .led_ot(led_out_B1));\\n\\nDrv_SOUT SOUT_B2 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B2_0), .fifo_mem_1(fifo_mem_B2_1), .fifo_mem_2(fifo_mem_B2_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B2_3), .fifo_mem_4(fifo_mem_B2_4), .led_ot(led_out_B2));\\n\\nDrv_SOUT SOUT_B3 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B3_0), .fifo_mem_1(fifo_mem_B3_1), .fifo_mem_2(fifo_mem_B3_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B3_3), .fifo_mem_4(fifo_mem_B3_4), .led_ot(led_out_B3));\\n\\nDrv_SOUT SOUT_B4 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B4_0), .fifo_mem_1(fifo_mem_B4_1), .fifo_mem_2(fifo_mem_B4_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B4_3), .fifo_mem_4(fifo_mem_B4_4), .led_ot(led_out_B4));\\n\\nDrv_SOUT SOUT_B5 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B5_0), .fifo_mem_1(fifo_mem_B5_1), .fifo_mem_2(fifo_mem_B5_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B5_3), .fifo_mem_4(fifo_mem_B5_4), .led_ot(led_out_B5));\\n\\nDrv_SOUT SOUT_B6 (.spreck(SPRECK), .sout_en(SOUT_EN), .dclk(DCLK), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_0(fifo_mem_B6_0), .fifo_mem_1(fifo_mem_B6_1), .fifo_mem_2(fifo_mem_B6_2),\\n\\t\\t\\t\\t\\t\\t.fifo_mem_3(fifo_mem_B6_3), .fifo_mem_4(fifo_mem_B6_4), .led_ot(led_out_B6));\\n\\n// Configuration Register 1 update\\nDrv_CFG_REG CFG_REG_1 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_1), .cfg_grn(Cfg_Grn_1), .cfg_blu(Cfg_Blu_1),  .rdt_ot(rdt_out_1), .gdt_ot(gdt_out_1), .bdt_ot(bdt_out_1));\\n\\n// Configuration Register 2 update\\nDrv_CFG_REG CFG_REG_2 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_2), .cfg_grn(Cfg_Grn_2), .cfg_blu(Cfg_Blu_2),  .rdt_ot(rdt_out_2), .gdt_ot(gdt_out_2), .bdt_ot(bdt_out_2));\\n\\n// Configuration Register 3 update\\nDrv_CFG_REG CFG_REG_3 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_3), .cfg_grn(Cfg_Grn_3), .cfg_blu(Cfg_Blu_3),  .rdt_ot(rdt_out_3), .gdt_ot(gdt_out_3), .bdt_ot(bdt_out_3));\\n\\n// Configuration Register 4 update\\nDrv_CFG_REG CFG_REG_4 (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.cfg_red(Cfg_Red_4), .cfg_grn(Cfg_Grn_4), .cfg_blu(Cfg_Blu_4),  .rdt_ot(rdt_out_4), .gdt_ot(gdt_out_4), .bdt_ot(bdt_out_4));\\n\\n// Testing Register update\\nDrv_CFG_REG CFG_REG_T (.spreck(SPRECK), .state(state), .dclk(DCLK), .cnt_lat(Cnt_LAT), .fifo_mem_bit(fifo_mem_bit),\\n\\t\\t\\t\\t\\t\\t.cfg_red(test_reg), .cfg_grn(test_reg), .cfg_blu(test_reg),  .rdt_ot(rdt_out_t), .gdt_ot(gdt_out_t), .bdt_ot(bdt_out_t));\\n\\n\\nalways @(posedge SPRECK)\\nbegin\\n\\n\\tcase (IM_ID)\\n\\t\\t//C1.25\\n\\t\\t0: begin\\n/*\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_0;\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_0;\\t\\t\\t// Vertical pixel display\\n\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_0;\\t\\t\\t// number of scan line - 1\\n\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_0;\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN0;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_0;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_0 - 1;\\n\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t= Cx_RDT_EN0 - 1;\\n\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t= Cx_RDT_EN0 + 1;\\n\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t= Cx_RDT_EN0 + 2;\\n\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t= Cx_RDT_EN0 / 2;\\n\\t\\t\\tDummy_Pixel\\t\\t\\t\\t= 0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n\\t\\t\\tTotal_Pixel \\t\\t\\t= (H_Pixel_0 * V_Pixel_0 + Dummy_Pixel) / 6;\\t\\t\\n*/\\t\\tend\\n\\t\\t\\n\\t\\t//C1.5\\n\\t\\t1: begin\\n\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_1;\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_1;\\t\\t\\t// Vertical pixel display\\n\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_1;\\t\\t\\t// number of scan line - 1\\n\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_1;\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN1;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_1;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_1 - 1;\\n\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN1 - 1;\\n\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN1 + 1;\\n\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN1 + 2;\\n\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN1 / 2;\\n\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_1 * V_Pixel_1 + Dummy_Pixel) / 6;\\n\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_1;\\n\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_1;\\n\\t\\tend\\n\\t\\t\\n\\t\\t//C1.875\\n\\t\\t2: begin\\n\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_2;\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_2;\\t\\t\\t// Vertical pixel display\\n\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_2;\\t\\t\\t// number of scan line - 1\\n\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_2;\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN2;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_2;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_2 - 1;\\n\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN2 - 1;\\n\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN2 + 1;\\n\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN2 + 2;\\n\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN2 / 2;\\n\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_2 * V_Pixel_2 + Dummy_Pixel) / 6;\\n\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_2;\\n\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_2;\\n\\t\\tend\\n\\t\\t\\n\\t\\t//C2.5\\n\\t\\t3: begin\\n\\t\\t\\tH_Pixel\\t\\t\\t\\t\\t<= H_Pixel_3;\\t\\t\\t// Horizontal pixel display\\n\\t\\t\\tV_Pixel\\t\\t\\t\\t\\t<= V_Pixel_3;\\t\\t\\t// Vertical pixel display\\n\\t\\t\\tLED_scan\\t\\t\\t\\t\\t<= LED_scan_3;\\t\\t\\t// number of scan line - 1\\n\\t\\t\\tLED_Sector\\t\\t\\t\\t<= LED_Sector_3;\\t\\t\\t// number of LED section per Cx_RDT channel\\n\\t\\t\\tCx_RDT_EN\\t\\t\\t\\t<= Cx_RDT_EN3;\\t\\t\\t// number of pixel data read in each RD_EN cycle\\n\\t\\t\\tRD_EN_off_s\\t\\t\\t\\t<= RD_EN_off_s_3;\\t\\t// RD_EN process pause for 22us between SOUT_EN\\n\\t\\t\\tLED_Sector_0\\t\\t\\t<= LED_Sector_3 - 1;\\n\\t\\t\\tCx_RDT_EN_0\\t\\t\\t\\t<=\\tCx_RDT_EN3 - 1;\\n\\t\\t\\tCx_RDT_EN_1\\t\\t\\t\\t<=\\tCx_RDT_EN3 + 1;\\n\\t\\t\\tCx_RDT_EN_2\\t\\t\\t\\t<=\\tCx_RDT_EN3 + 2;\\n\\t\\t\\tCx_RDT_EN_hf\\t\\t\\t<=\\tCx_RDT_EN3 / 2;\\n\\t\\t\\tDummy_Pixel\\t\\t\\t\\t<=\\t0;\\t\\t\\t\\t// Dummy pixel for correct data access\\n\\t\\t\\tTotal_Pixel \\t\\t\\t<=\\t(H_Pixel_3 * V_Pixel_3 + Dummy_Pixel) / 6;\\n\\t\\t\\tGCLK_off_50\\t\\t\\t\\t<= GCLK_off_50_3;\\n\\t\\t\\tGCLK_off_60\\t\\t\\t\\t<= GCLK_off_60_3;\\n\\t\\tend\\t\\t\\n\\t\\t\\n\\tendcase\\n\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\n\\tif (state != S4) begin\\n\\t\\tRDT_OT <= 30'b0;\\n\\t\\tGDT_OT <= 30'b0;\\n\\t\\tBDT_OT <= 30'b0;\\n\\tend\\n\\n\\t//assign bit by bit to each RGB output before rising edge of DCLK\\t\\t\\t\\t\\t\\t\\n\\tif (cp3) begin\\n\\t\\tRDT_OT <= {led_out_R6, led_out_R5, led_out_R4, led_out_R3, led_out_R2, led_out_R1};\\n\\t\\tGDT_OT <= {led_out_G6, led_out_G5, led_out_G4, led_out_G3, led_out_G2, led_out_G1};\\n\\t\\tBDT_OT <= {led_out_B6, led_out_B5, led_out_B4, led_out_B3, led_out_B2, led_out_B1};\\n\\tend\\n\\t\\n\\tif (state == S3) begin\\n\\t\\tcase (Cnt_LAT)\\n\\t\\t\\n\\t\\t\\tLAT_Wr_Reg_1: begin\\n\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_1) begin\\n\\t\\t\\t\\tRDT_OT <= {rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1,\\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1, rdt_out_1};\\n\\n\\t\\t\\t\\tGDT_OT <= {gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1, gdt_out_1};\\n\\n\\t\\t\\t\\tBDT_OT <= {bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1, bdt_out_1};\\n\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\t\\tLAT_Wr_Reg_2: begin\\n\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_2) begin\\n\\t\\t\\t\\tRDT_OT <= {rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2, rdt_out_2};\\n\\n\\t\\t\\t\\tGDT_OT <= {gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2, gdt_out_2};\\n\\n\\t\\t\\t\\tBDT_OT <= {bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2, bdt_out_2};\\n\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\t\\tLAT_Wr_Reg_3: begin\\n\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_3) begin\\n\\t\\t\\t\\tRDT_OT <= {rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3, rdt_out_3};\\n\\n\\t\\t\\t\\tGDT_OT <= {gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3, gdt_out_3};\\n\\n\\t\\t\\t\\tBDT_OT <= {bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3, bdt_out_3};\\n\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\t\\tLAT_Wr_Reg_4: begin\\n\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Reg_4) begin\\n\\t\\t\\t\\tRDT_OT <= {rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4,\\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4,\\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4, rdt_out_4};\\n\\n\\t\\t\\t\\tGDT_OT <= {gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4,\\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4,\\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4, gdt_out_4};\\n\\n\\t\\t\\t\\tBDT_OT <= {bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, \\n\\t\\t\\t\\t\\t\\t\\t\\tbdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4, bdt_out_4};\\n\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\t\\tLAT_Wr_Debug: begin\\n\\t//\\t\\tif (Cnt_LAT == LAT_Wr_Debug) begin\\n\\t\\t\\t\\tRDT_OT <= {rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\trdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t, rdt_out_t};\\n\\n\\t\\t\\t\\tGDT_OT <= {gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t};\\n\\n\\t\\t\\t\\tBDT_OT <= {gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, \\n\\t\\t\\t\\t\\t\\t\\t\\tgdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t, gdt_out_t};\\n\\t\\t\\tend\\n\\t\\tendcase\\n\\tend\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\n\\n\\tstate <= FRM_ALT ? S0 : next_state;\\n\\t\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\n\\n\\tGCLK_off_s <= (MODE == mode_50Hz) ? GCLK_off_50 : GCLK_off_60;\\n\\t\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\n\\n\\tnext_state <= FRM_ALT ? S0 : \\n\\t\\t\\t\\t\\t  ((next_state[0] !== bit_on) && (next_state[0] !== bit_off)) ? S5 : next_state;\\n\\n\\tcase(state)\\n\\t\\tS0:\\tif (FRM_ALT == bit_off)\\n\\t\\t\\t\\t\\tnext_state <= S1;\\n\\t\\t\\t\\t\\t\\n\\t\\tS1:\\tif (RD_TOP == bit_on)\\n\\t\\t\\t\\t\\tnext_state <= S2;\\n\\t\\t\\t\\t\\t\\n\\t\\tS2:\\tif (cp154)\\n\\t\\t\\t\\t\\tnext_state <= S3;\\n\\n\\t\\tS3:\\tif (cp158) begin\\n\\t\\t\\t\\t\\tnext_state <= S4;\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\tS4:\\tif (cp194) begin\\n\\t\\t\\t\\t\\tnext_state <= S5;\\t\\t\\t\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\tS5:\\t;\\n\\tendcase\\nend\\n\\n// DCLK\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// default DCLK off\\n//\\tif ((DCLK !== bit_on) && (DCLK !== bit_off))\\n//\\t\\tDCLK <= bit_off;\\n\\t\\t\\n\\tDCLK <= ((DCLK !== bit_on) && (DCLK !== bit_off)) ? bit_off : DCLK;\\n\\t\\n\\t// toggle DCLK\\n//\\tif (SPRECK_cnt == 10'd0)\\n//\\t\\tDCLK <= ~DCLK;\\n\\t\\n//\\tDCLK <= (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n/*\\t\\n\\tif (state == S3) begin\\n//\\t\\tif (Cnt_LAT == LAT_off)\\n//\\t\\t\\tDCLK <= bit_off;\\n\\t\\t\\t\\n\\t\\tDCLK <= (Cnt_LAT == LAT_off) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\n\\tend\\n\\n\\tif (state == S4) begin\\n\\t\\tif (cp19)\\n\\t\\t\\tDCLK <= bit_off;\\n\\t\\t\\t\\n\\t\\tif (cp21)\\n\\t\\t\\tDCLK <= bit_off;\\n\\t\\t\\t\\n//\\t\\tDCLK <= (cp19) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\t\\t\\t\\n//\\t\\tDCLK <= (cp21) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\tend\\n\\n\\tif (cp24)\\n\\t\\tDCLK <= bit_off;\\n\\t\\t\\n//\\tDCLK <= (cp24) ? bit_off : DCLK;\\n\\t\\n\\tif (state == S2) begin\\n\\t\\tif (cp27)\\n\\t\\t\\tDCLK <= bit_off;\\n\\t\\t\\n//\\t\\tDCLK <= (cp27) ? bit_off : DCLK;\\n\\t\\n\\tend\\n*/\\t\\n\\tcase (state)\\n\\t\\tS0:\\tDCLK <= bit_off;\\n\\t\\t\\n\\t\\tS1:\\tDCLK <= bit_off;\\n\\t\\t\\n\\t\\tS5:\\tDCLK <= bit_off;\\n\\t\\t\\n\\t\\tS2: begin\\n\\t\\t\\tDCLK <= (cp27) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\t\\tend\\n\\t\\t\\n\\t\\tS3: begin\\n\\t\\t\\tDCLK <= (Cnt_LAT == LAT_off) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\t\\tend\\n\\t\\t\\n\\t\\tS4: begin\\n\\t\\t\\tDCLK <= (cp19) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\t\\t\\t\\n\\t\\t\\tDCLK <= (cp21) ? bit_off : (SPRECK_cnt == 10'd0) ? ~DCLK : DCLK;\\n\\t\\tend\\n\\t\\t\\n\\tendcase\\n\\t\\nend\\n\\n// GCLK\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n//\\tif (cp122)\\n//\\t\\tGCLK <= bit_off;\\n\\t\\t\\n\\tGCLK <= (cp122) ? bit_off : GCLK;\\n\\n\\tif (cp32)\\n\\t\\tGCLK <= ~GCLK;\\n\\t\\t\\n\\tif (cp35)\\n\\t\\tGCLK <= bit_off;\\n\\t\\t\\t\\n\\tif (state == S2) begin\\n\\t\\tif (Cnt_LAT == LAT_VSYNC)\\n\\t\\t\\tGCLK <= bit_off;\\n\\t\\telse begin\\n\\t\\t\\tif (cp38)\\n\\t\\t\\t\\tGCLK <= ~GCLK;\\n\\t\\tend\\n\\t\\t\\n\\t\\tif (ABE_OT == LED_scan)\\n\\t\\t\\tGCLK <= bit_off;\\n\\tend\\n\\t\\nend\\n\\n// SPRECK_cnt\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\n\\tSPRECK_cnt <= SPRECK_cnt + 10'd1;\\n\\t\\n\\tif (SPRECK_cnt < SPRECK_end)\\n\\t\\tSPRECK_cnt <= SPRECK_cnt + 10'd1;\\n\\telse\\n\\t\\tSPRECK_cnt <= 10'd0;\\n\\t\\n\\tif (FRM_ALT)\\n\\t\\tSPRECK_cnt <= 10'd2;\\n\\nend\\n\\n// Cnt_DCLK\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\tif (SPRECK_cnt == 10'd0) begin\\n\\t\\t// Cnt_DCLK process\\n\\t\\tif (DCLK) begin\\n\\t\\t\\tif (Cnt_DCLK > 8'd0)\\n\\t\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\\t\\t\\telse\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\tend\\n\\tend\\n\\t\\n\\tcase (state)\\n\\t\\n\\tS1: begin\\n\\t\\tif (RD_TOP == bit_on)\\n\\t\\t\\tCnt_DCLK <= 8'd0;\\n\\tend\\n\\t\\n\\tS2: begin\\n\\n\\t\\t// PRE_ACT for next frame - 1 DCLK = 8 SPRECK_cnt; 14 + 2 + 12 + 2 DCLK = 240 SPRECK_cnt; 2 + 12 + 2 DCLK = 128 SPRECK_cnt\\n\\t\\tif (cp151) begin\\n\\t\\t\\t\\n\\t\\t\\tif (Cnt_DCLK == 8'd0)\\n\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\tend\\n\\n\\t\\t// EN_OP for next frame - 1 DCLK = 8 SPRECK_cnt; 12 + 2 DCLK = 112 SPRECK_cnt\\n\\t\\tif (cp152) begin\\n\\t\\t\\t\\n\\t\\t\\tif (Cnt_DCLK == 8'd0)\\n\\t\\t\\t\\tCnt_DCLK <= LAT_OUT_EN + 8'd5;\\n\\t\\tend\\n\\t\\t\\n\\t\\tif (cp51) begin\\n\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\tif (cp153) begin\\n\\n\\t\\t\\tif (DCLK)\\n\\t\\t\\t\\tCnt_DCLK <= LAT_VSYNC + 8'd6;\\n\\t\\tend\\n\\t\\t\\n\\t\\tif (cp154) begin\\n\\t\\t\\t// for S3\\n\\t\\t\\tCnt_DCLK <= 8'd0;\\n\\t\\tend\\n\\tend\\n\\n\\tS3: begin\\n\\n\\t\\tif (SPRECK_cnt == 10'd0) begin\\n\\t\\t\\tif (cp56)\\n\\t\\t\\t\\tif (Cnt_DCLK > 8'd0) begin\\n\\t\\t\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\\t\\t\\tend else\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\tend\\n\\t\\t\\n\\t\\tif (cp57) begin\\n\\t\\t\\tif (Cnt_DCLK > 8'd0)\\n\\t\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\\t\\t\\telse\\n\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\tend\\t\\t\\n\\n\\t\\tif (cp157) begin\\n\\t\\t\\t\\n\\t\\t\\tcase (wr_reg)\\n\\n\\t\\t\\t\\tLAT_Wr_Reg_1:\\n\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\tif (!LAT) begin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_1) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\tLAT_Wr_Reg_2:\\n\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_2) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\tLAT_Wr_Reg_3:\\n\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_3) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\tLAT_Wr_Reg_4:\\n\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_4) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_Pre_Active + 8'd5;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\tLAT_Wr_Debug:\\n\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Debug) begin\\n\\t\\t\\t\\t\\t\\tCnt_DCLK <= LAT_off;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\tendcase\\n\\t\\tend\\n\\tend\\n\\t\\n\\tS4: begin\\n\\n\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\n\\t\\t\\tif (SPRECK_cnt == 10'd0) begin\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t// Cnt_DCLK process\\n\\t\\t\\t\\tif (SOUT_EN) begin\\n\\t\\t\\t\\t\\tif (DCLK) begin\\n\\t\\t\\t\\t\\t\\tif (Cnt_DCLK > 8'd0)\\n\\t\\t\\t\\t\\t\\t\\tCnt_DCLK <= Cnt_DCLK - 8'd1;\\n\\t\\t\\t\\t\\t\\telse\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n\\n\\t\\t\\t//assign bit by bit to each RGB output before rising edge of DCLK\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\tif (!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)) begin\\n\\t\\t\\tif (cp67) begin\\n\\t\\t\\t\\tCnt_DCLK <= 8'd15;\\n\\t\\t\\tend\\t\\t\\t\\n\\t\\tend\\t\\n\\tend\\n\\n\\tendcase\\nend\\n\\n// Cnt_GCLK_off\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\n\\tif (SPRECK_cnt % DCLKr == 10'd0) begin\\n\\t\\n\\t\\t// GCLK process\\n\\t\\tif (Cnt_GCLK == 8'd0)\\n\\t\\t\\tCnt_GCLK_off <= GCLK_off_s;\\n\\tend\\n\\t\\t\\n\\tif (Cnt_GCLK_off > 4'd0)\\n\\t\\tCnt_GCLK_off <= Cnt_GCLK_off - 4'd1;\\n\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tCnt_GCLK_off <= 4'd0;\\n\\nend\\n\\n// Cnt_GCLK\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tCnt_GCLK <= 8'd138;\\n\\t\\t\\n\\tif (SPRECK_cnt % DCLKr == 10'd0) begin\\n\\t\\n\\t\\t// GCLK process\\n\\t\\tif (Cnt_GCLK > 8'd0) begin\\n\\t\\t\\tif (GCLK)\\n\\t\\t\\t\\tCnt_GCLK <= Cnt_GCLK - 8'd1;\\n\\t\\tend\\n\\tend\\n\\n\\tif (Cnt_GCLK_off == 5'd1)\\n\\t\\tCnt_GCLK <= 8'd138;\\n\\n\\tif (state == S2) begin\\n\\t\\tif (cp154) begin\\n\\t\\t\\t// for S3\\n\\t\\t\\tCnt_GCLK <= 8'd4;\\n\\t\\tend\\n\\tend\\n\\nend\\n\\n// ABE_OT\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tABE_OT <= 5'd0;\\n\\n\\tif (Cnt_GCLK_off == 5'd1) begin\\t\\n\\t\\tif (ABE_OT < LED_scan)\\n\\t\\t\\tABE_OT <= ABE_OT + 5'd1;\\n\\t\\telse\\n\\t\\t\\tABE_OT <= 5'd0;\\n\\tend\\n\\n\\tif (state == S2) begin\\n\\t\\tif (Cnt_GCLK_off == 5'd1) begin\\t\\t\\n\\t\\t\\tif (ABE_OT < LED_scan)\\n\\t\\t\\t\\tABE_OT <= ABE_OT + 5'd1;\\n\\t\\t\\t\\t\\n\\t\\t\\tif (cp80)\\n\\t\\t\\t\\tABE_OT <= LED_scan;\\n\\t\\t\\telse\\n\\t\\t\\t\\tABE_OT <= LED_scan;\\n\\t\\tend\\n\\t\\t\\n\\t\\t// next state\\n\\t\\tif (cp154) begin\\n\\t\\t\\t// for S3\\n\\t\\t\\tABE_OT <= LED_scan;\\n\\t\\tend\\n\\tend\\nend\\n\\n// LAT\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tLAT <= bit_off;\\n\\t\\t\\n\\tcase (state)\\n\\t\\n\\t\\tS0: begin\\n\\t\\t\\tLAT <= bit_off;\\t\\t\\t\\t\\t\\t\\t\\t//LAT = 0\\n\\t\\t\\n\\t\\tend\\n\\t\\t\\n\\t\\tS2: begin\\n\\t\\t\\tif (cp57 && (Cnt_DCLK == Cnt_LAT))\\n\\t\\t\\t\\tLAT <= bit_on;\\n\\t\\t\\t\\n\\t\\t\\tif (cp57 && (Cnt_DCLK == 8'd0))\\n\\t\\t\\t\\tLAT <= bit_off;\\n\\n\\t\\t\\t// next state\\n\\t\\t\\tif (cp154) begin\\n\\t\\t\\t\\t// for S3\\n\\t\\t\\t\\tLAT <= bit_off;\\n\\t\\t\\tend\\n\\n\\t\\tend\\n\\t\\t\\n\\t\\tS3: begin\\n\\t\\t\\tif ((Cnt_LAT != LAT_off) && cp57 && (Cnt_DCLK == Cnt_LAT) && (Cnt_IC == 8'd0))\\n\\t\\t\\t\\tLAT <= bit_on;\\n\\n\\t\\t\\tif (cp157) begin\\n\\t\\t\\t\\tLAT <= bit_off;\\n\\t\\t\\tend\\n\\t\\tend\\n\\n\\t\\tS4: begin\\n\\t\\t\\n\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\t\\t// LAT - 16 pixels, 4 IC = 64 pixels; 3 sections = 192 pixels; 18 lines = 3456 pixels; 6 groups = 20736 pixels\\n\\t\\t\\t\\tif (cp90)\\n\\t\\t\\t\\t\\tLAT <= bit_on;\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t \\n\\t\\t\\t\\tif (cp92)\\n\\t\\t\\t\\t\\tLAT <= bit_off;\\n\\t\\t\\t\\t \\t\\n\\t\\t\\t\\t// next state\\n\\t\\t\\t\\tif (cp194) begin\\n\\t\\t\\t\\t\\t// for S5\\n\\t\\t\\t\\t\\tLAT <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n\\t\\t\\telse begin\\n\\t\\t\\t\\tif (SPRECK_cnt == 4'd0) begin\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (cp95)\\n\\t\\t\\t\\t\\t\\tLAT <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\t\\t\\n\\t\\tend\\n\\t\\t\\n\\tendcase\\n\\nend\\n\\n// RD_EN\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tRD_EN <= bit_off;\\n\\n\\tcase (state)\\n\\t\\n\\t\\tS0: RD_EN <= bit_off;\\n\\n\\t\\tS4: begin\\n\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tif (Cnt_Pixel_s < Total_Pixel) begin\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// RD_EN enable\\n//\\t\\t\\t\\t\\tif ((SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 3'd5) && (Cnt_Pixel_s % 16'd6 == 16'd0)) begin\\n//\\t\\t\\t\\t\\tif ((SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 4'd9) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)) begin\\n\\t\\t\\t\\t\\tif (cp159) begin\\n\\t\\t\\t\\t\\t\\tRD_EN <= bit_on;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// xDT_OT memory read / write process\\n//\\t\\t\\t\\t\\tif ((RDT_REG_ADDR_W % 16'd6) == Cx_RDT_EN - 3'd1)\\n\\t\\t\\t\\t\\tif ((RDT_REG_ADDR_W % Cx_RDT_EN_1) == Cx_RDT_EN_0)\\n\\t\\t\\t\\t\\t\\tRD_EN <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t \\n//\\t\\t\\t\\tif ((SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)) begin\\n\\t\\t\\t\\tif (cp106) begin\\n\\t\\t\\t\\t\\tRD_EN <= bit_off;\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n\\t\\t\\telse begin\\n\\t\\t\\t\\tif (SPRECK_cnt == 4'd0) begin\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (RD_EN_off > 10'd0) begin\\n\\t\\t\\t\\t\\t\\tRD_EN <= bit_off;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (RD_EN_off == 10'd1)\\n\\t\\t\\t\\t\\t\\t\\tRD_EN <= bit_on;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n\\t\\tend\\n\\tendcase\\n\\nend\\n\\n// RDT_REG_RW\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tRDT_REG_RW <= bit_off;\\n\\n\\tcase (state)\\n\\t\\n\\t\\tS0: RDT_REG_RW <= bit_off;\\n\\n\\t\\tS4: begin\\n/*\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\t\\tif (Cnt_Pixel_s < Total_Pixel) begin\\n\\t\\t\\t\\t\\t// SPRECK_cnt = 10'd7; change settings\\n\\t\\t\\t\\t\\tif (cp111) begin\\n\\t\\t\\t\\t\\t\\tRDT_REG_RW <= bit_on;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t//assign bit by bit to each RGB output before rising edge of DCLK\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\tif (!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)) begin\\n\\t\\t\\t\\tif (cp118) begin\\n\\t\\t\\t\\t\\tRDT_REG_RW <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n*/\\t\\t\\t\\n\\t\\t\\tif (RD_EN)\\n\\t\\t\\t\\tRDT_REG_RW <= bit_on;\\n\\t\\t\\telse\\n\\t\\t\\t\\tRDT_REG_RW <= bit_off;\\n\\t\\tend\\n\\tendcase\\n\\nend\\n\\n// SOUT_EN\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tSOUT_EN <= bit_off;\\n\\n\\tcase (state)\\t\\t\\n\\t\\tS4: begin\\t\\t\\t\\n\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t// SOUT_EN\\n//\\t\\t\\t\\tif ((SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (Cnt_Pixel_s % 16'd6 == 16'd3)) begin\\n//\\t\\t\\t\\tif ((SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (Cnt_Pixel_s % Cx_RDT_EN == 16'd5)) begin\\n//\\t\\t\\t\\tif ((SPRECK_cnt == (10'd0)) && !RDT_REG_RW && (Cnt_DCLK == 8'd15) && (LED_Section == 6'd0)) begin\\n\\t\\t\\t\\tif (cp115) begin\\n\\t\\t\\t\\t\\tSOUT_EN <= bit_on;\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\tif ((SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)) begin\\n//\\t\\t\\t\\tif (cp106) begin\\n//\\t\\t\\t\\tif ((SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN)) begin\\n\\t\\t\\t\\tif (cp139) begin\\n\\t\\t\\t\\t\\tSOUT_EN <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n\\t\\tend\\t\\t\\t\\t\\t\\t\\n\\tendcase\\nend\\n\\n// fifo_mem_en\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tfifo_mem_en <= bit_off;\\n\\t\\t\\n\\tcase (state)\\n\\t\\tS4: begin\\n\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tif (Cnt_Pixel_s < Total_Pixel) begin\\n\\t\\t\\t\\t\\t// SPRECK_cnt = 10'd7; change settings\\n//\\t\\t\\t\\t\\tif (cp111) begin\\n\\t\\t\\t\\t\\tif (RD_EN) begin\\n\\t\\t\\t\\t\\t\\tfifo_mem_en <= bit_on;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t \\n\\t\\t\\t\\t//assign bit by bit to each RGB output before rising edge of DCLK\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\tif (!RD_EN && !SOUT_EN && SPRECK_cnt == (DCLKr + 10'd1)) begin\\n\\t\\t\\t\\tif (cp118) begin\\n\\t\\t\\t\\t\\tfifo_mem_en <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t \\n\\t\\t\\t\\t// RDT_REG_RW off\\n//\\t\\t\\t\\tif (!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)) begin\\n//\\t\\t\\t\\tif (!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == LED_Sector - 5'd1)) begin\\n//\\t\\t\\t\\tif (!RDT_REG_RW && fifo_mem_en && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN) && (LED_Section == LED_Sector_0)) begin\\n\\t\\t\\t\\tif (cp173) begin\\n\\t\\t\\t\\t\\tfifo_mem_en <= bit_off;\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t \\n\\t\\t\\t\\t// fifo_mem_en\\n\\t\\t\\t\\tif (cp121)\\n\\t\\t\\t\\t\\tfifo_mem_en <= bit_on;\\n\\t\\t\\tend\\n\\t\\tend\\n\\tendcase\\nend\\n\\n// DRVTM\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\t\\n\\t// initialize\\n\\tif (cp122)\\n\\t\\tDRVTM <= bit_off;\\n\\n\\tcase (state)\\n\\t\\n\\t\\tS2: begin\\n\\t\\t\\tif (DRVTM == bit_on)\\n\\t\\t\\t\\tDRVTM <= bit_off;\\n\\t\\t\\t\\t\\n\\t\\t\\tif (cp125)\\n\\t\\t\\t\\tDRVTM <= bit_on;\\n\\t\\tend\\n\\tendcase\\nend\\n\\n// Cnt_IC\\nalways @(posedge SPRECK)\\nbegin\\n\\tcase (state)\\n\\t\\tS2: begin\\n\\t\\t\\t// next state\\n\\t\\t\\tif (cp154) begin\\n\\t\\t\\t\\t// for S3\\n\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\tend\\n\\t\\tend\\n\\t\\t\\n\\t\\tS3: begin\\t\\t\\t\\t\\t\\t\\n\\t\\t\\tif (cp128)\\n\\t\\t\\t\\tCnt_IC <= Cnt_IC - 8'd1;\\n\\n\\t\\t\\tif (cp157) begin\\n\\t\\t\\t\\tCnt_IC <= IC_max - 8'd1;\\n\\t\\t\\t\\t\\n\\t\\t\\t\\tcase (wr_reg)\\n\\n\\t\\t\\t\\t\\tLAT_Wr_Reg_1:\\n\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\tif (!LAT) begin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_1) begin\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tLAT_Wr_Reg_2:\\n\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_2) begin\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tLAT_Wr_Reg_3:\\n\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_3) begin\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tLAT_Wr_Reg_4:\\n\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_4) begin\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tLAT_Wr_Debug:\\n\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Debug) begin\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= 8'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tendcase\\n\\t\\t\\tend\\n\\t\\t\\t\\n\\t\\t\\t// next state\\n\\t\\t\\tif (cp158) begin\\n\\t\\t\\t\\t// for S4\\n\\t\\t\\t\\tCnt_IC <= IC_max - 8'd1;\\n\\t\\t\\tend\\t\\n\\t\\tend\\n\\t\\t\\n\\t\\tS4:\\tbegin\\n\\t\\t\\tif (cp131) begin\\n\\t\\t\\t\\tif (Cnt_DCLK == 8'd0) begin\\n\\n\\t\\t\\t\\t\\t// Cnt_IC for a LED driver IC of each pixel and 3 sections = 3 pixels\\n//\\t\\t\\t\\t\\tif ((Cnt_Pixel_s % 16'd3) == 16'd0) begin\\n//\\t\\t\\t\\t\\tif ((Cnt_Pixel_s % 16'd10) == 16'd0) begin\\n//\\t\\t\\t\\t\\tif ((Cnt_Pixel_s % Cx_RDT_EN_1) == Cx_RDT_EN) begin\\n\\t\\t\\t\\t\\tif (LED_Section == 6'd0) begin\\n//\\t\\t\\t\\t\\tif (LED_Section == LED_Sector_0) begin\\n\\t\\t\\t\\t\\t\\tif (Cnt_IC > 8'd0)\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= Cnt_IC - 8'd1;\\n\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\tCnt_IC <= IC_max - 8'd1;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\tend\\n\\t\\tend\\n\\tendcase\\nend\\n\\n// RD_EN_off\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\n\\tif (state != S2) begin\\n\\t\\tif (SPRECK_cnt == 4'd0) begin\\t\\t\\t\\t\\t\\n\\t\\t\\tif (RD_EN_off > 10'd0)\\n\\t\\t\\t\\tRD_EN_off <= RD_EN_off - 10'd1;\\n\\t\\t\\telse\\n\\t\\t\\t\\tRD_EN_off <= 10'd0;\\n\\t\\tend\\n\\tend\\n\\t\\n\\tcase (state)\\n\\t\\tS2: begin\\n\\t\\t\\t// RD_EN_off[0] function as DCLK for Cnt_DCLK\\n\\t\\t\\tif (SPRECK_cnt == 10'd0) begin\\n\\t\\t\\t\\tRD_EN_off <= RD_EN_off + 10'd1;\\n\\t\\t\\tend\\t\\t\\n\\t\\t\\t\\n\\t\\t\\t// next state\\n\\t\\t\\tif (cp154) begin\\n\\t\\t\\t\\t// for S3\\n\\t\\t\\t\\tRD_EN_off <= 10'd0;\\n\\t\\t\\tend\\n\\t\\tend\\n\\t\\t\\n\\t\\tS3: begin\\n\\t\\t\\tif (cp138) begin\\n//\\t\\t\\t\\tRD_EN_off <= RD_EN_off_s;\\n\\t\\t\\t\\tRD_EN_off <= 10'd98;\\n\\t\\t\\tend\\t\\t\\t\\n\\t\\tend\\n\\t\\t\\n\\t\\tS4: begin\\n\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\tif ((SPRECK_cnt == DCLKr + 10'd3) && !RD_EN && (Cnt_DCLK == 8'd0) && !DCLK && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % 16'd6 == 16'd0)) begin\\n//\\t\\t\\t\\tif (cp106) begin\\n//\\t\\t\\t\\tif ((SPRECK_cnt % DCLKr == 10'd0) && !RD_EN && (Cnt_DCLK == 8'd0) && DCLK  && !fifo_mem_en && (fifo_mem_bit == 4'd0) && (Cnt_Pixel_s % Cx_RDT_EN_1 == Cx_RDT_EN)) begin\\n\\t\\t\\t\\tif (cp139) begin\\n\\t\\t\\t\\t\\tRD_EN_off <= RD_EN_off_s;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n/*\\t\\t\\telse begin\\n\\t\\t\\t\\tif (SPRECK_cnt == 4'd0) begin\\n\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (RD_EN_off > 10'd0) begin\\n\\t\\t\\t\\t\\t\\tRD_EN_off <= RD_EN_off - 10'd1;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\tRD_EN_off <= 10'd0;\\n\\t\\t\\t\\tend\\n\\t\\t\\tend\\n*/\\t\\tend\\n\\tendcase\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\tif (DRV_Config_R > 0) begin\\n\\t\\t// Cfg_1 update with scan = LED_scan\\n\\t\\tCfg_Red_1 <= ((state != S5) && (DRV_Function == Cfg_Reg_1_Wr) && (((DRV_Config_R & 16'h1f00) >> 8) == LED_scan)) ? DRV_Config_R : Cfg_Red_1;\\n\\t\\tCfg_Grn_1 <= ((state != S5) && (DRV_Function == Cfg_Reg_1_Wr) && (((DRV_Config_G & 16'h1f00) >> 8) == LED_scan)) ? DRV_Config_G : Cfg_Grn_1;\\n\\t\\tCfg_Blu_1 <= ((state != S5) && (DRV_Function == Cfg_Reg_1_Wr) && (((DRV_Config_B & 16'h1f00) >> 8) == LED_scan)) ? DRV_Config_B : Cfg_Blu_1;\\n\\n\\t\\t// Cfg_2 update with IGAIN >= 64\\n\\t\\tCfg_Red_2 <= ((state != S5) && (DRV_Function == Cfg_Reg_2_Wr) && (((DRV_Config_R & 16'h01fe) >> 1) >= 8'd64)) ? DRV_Config_R : Cfg_Red_2;\\n\\t\\tCfg_Grn_2 <= ((state != S5) && (DRV_Function == Cfg_Reg_2_Wr) && (((DRV_Config_G & 16'h01fe) >> 1) >= 8'd64)) ? DRV_Config_G : Cfg_Grn_2;\\n\\t\\tCfg_Blu_2 <= ((state != S5) && (DRV_Function == Cfg_Reg_2_Wr) && (((DRV_Config_B & 16'h01fe) >> 1) >= 8'd64)) ? DRV_Config_B : Cfg_Blu_2;\\n\\n\\t\\tCfg_Red_3 <= ((state != S5) && (DRV_Function == Cfg_Reg_3_Wr)) ? DRV_Config_R : Cfg_Red_3;\\n\\t\\tCfg_Grn_3 <= ((state != S5) && (DRV_Function == Cfg_Reg_3_Wr)) ? DRV_Config_G : Cfg_Grn_3;\\n\\t\\tCfg_Blu_3 <= ((state != S5) && (DRV_Function == Cfg_Reg_3_Wr)) ? DRV_Config_B : Cfg_Blu_3;\\n\\n\\t\\tCfg_Red_4 <= ((state != S5) && (DRV_Function == Cfg_Reg_4_Wr)) ? DRV_Config_R : Cfg_Red_4;\\n\\t\\tCfg_Grn_4 <= ((state != S5) && (DRV_Function == Cfg_Reg_4_Wr)) ? DRV_Config_G : Cfg_Grn_4;\\n\\t\\tCfg_Blu_4 <= ((state != S5) && (DRV_Function == Cfg_Reg_4_Wr)) ? DRV_Config_B : Cfg_Blu_4;\\n\\tend\\nend\\n\\nalways @(posedge SPRECK)\\nbegin\\t\\n\\tcase(state)\\n\\t\\tS0:\\tbegin\\n\\t\\t\\t\\t\\t//initial state of signals\\n\\t\\t\\t\\t\\tfifo_mem_bit <= 4'd15;\\n\\t\\t\\t\\tend\\n\\n\\t\\tS1:\\tbegin\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// next state\\n\\t\\t\\t\\t\\tif (RD_TOP == bit_on)\\tbegin\\n\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= 4'd0;\\n\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= 4'd0;\\n\\t\\t\\t\\t\\t\\tCnt_Pixel_w <= 16'd0;\\n\\t\\t\\t\\t\\t\\tLED_Section <= Section_start - 3'd1;\\n\\t\\t\\t\\t\\t\\tCnt_Pixel_s <= 16'd0;\\n//\\t\\t\\t\\t\\t\\tfifo_mem_offset <= 7'd5;\\n\\t\\t\\t\\t\\t\\tfifo_mem_offset <= Cx_RDT_EN;\\n\\t\\t\\t\\t\\t\\tSPRECK_data <= SPRECK_cnt + 10'd518 + (10'd7 - (SPRECK_cnt % 10'd8));\\n\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\n\\t\\tS2:\\tbegin\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t//LED Driver IC Function update\\n\\t\\t\\t\\t\\tif (((Cfg_Red_1 & 16'h1f00) >> 16'd8) == LED_scan) begin\\n\\t\\t\\t\\t\\t\\tOPEN_DET <= (Cfg_Red_1 & 16'h4000) >> 16'd13;\\n\\t\\t\\t\\t\\t\\tPWM_OPT \\t<= (Cfg_Red_1 & 16'h00c0) >> 16'd6;\\n\\t\\t\\t\\t\\t\\tPWM_C \\t<= (Cfg_Red_1 & 16'h0008) >> 16'd3;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tif (((Cfg_Red_2 & 16'h01fe) >> 16'd1) >= 8'd64) begin\\n\\t\\t\\t\\t\\t\\tBlank_ADJ_R \\t<= (Cfg_Red_2 & 16'h7c00) >> 16'd10;\\n\\t\\t\\t\\t\\t\\tBlank_ADJ_G \\t<= (Cfg_Grn_2 & 16'h7c00) >> 16'd10;\\n\\t\\t\\t\\t\\t\\tBlank_ADJ_B \\t<= (Cfg_Blu_2 & 16'h7c00) >> 16'd10;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tI_DIV4N_R\\t\\t<= (Cfg_Red_2 & 16'h0200) >> 16'd9;\\n\\t\\t\\t\\t\\t\\tI_DIV4N_G\\t\\t<= (Cfg_Grn_2 & 16'h0200) >> 16'd9;\\n\\t\\t\\t\\t\\t\\tI_DIV4N_B\\t\\t<= (Cfg_Blu_2 & 16'h0200) >> 16'd9;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tIGAIN_R\\t<= (Cfg_Red_2 & 16'h01fe) >> 16'd1;\\n\\t\\t\\t\\t\\t\\tIGAIN_G\\t<= (Cfg_Grn_2 & 16'h01fe) >> 16'd1;\\n\\t\\t\\t\\t\\t\\tIGAIN_B\\t<= (Cfg_Blu_2 & 16'h01fe) >> 16'd1;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tif (cp146)\\n\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tPWM_ADD_R \\t<= (DRV_Config_R & 16'h00f0) >> 16'd4;\\n\\t\\t\\t\\t\\t\\tPWM_ADD_G \\t<= (DRV_Config_G & 16'h00f0) >> 16'd4;\\n\\t\\t\\t\\t\\t\\tPWM_ADD_B \\t<= (DRV_Config_B & 16'h00f0) >> 16'd4;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tUP_SEL_R\\t\\t<= (DRV_Config_R & 16'h0004) >> 16'd2;\\n\\t\\t\\t\\t\\t\\tUP_SEL_G\\t\\t<= (DRV_Config_G & 16'h0004) >> 16'd2;\\n\\t\\t\\t\\t\\t\\tUP_SEL_B\\t\\t<= (DRV_Config_B & 16'h0004) >> 16'd2;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\tif (cp150)\\n\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tPWM_ADD_EN_R \\t<= (DRV_Config_R & 16'h4000) >> 16'd14;\\n\\t\\t\\t\\t\\t\\tPWM_ADD_EN_G \\t<= (DRV_Config_G & 16'h4000) >> 16'd14;\\n\\t\\t\\t\\t\\t\\tPWM_ADD_EN_B \\t<= (DRV_Config_B & 16'h4000) >> 16'd14;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tOPEN_SCAN_R\\t\\t<= (DRV_Config_R & 16'h0080) >> 16'd7;\\n\\t\\t\\t\\t\\t\\tOPEN_SCAN_G\\t\\t<= (DRV_Config_G & 16'h0080) >> 16'd7;\\n\\t\\t\\t\\t\\t\\tOPEN_SCAN_B\\t\\t<= (DRV_Config_B & 16'h0080) >> 16'd7;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tDN_R\\t\\t\\t\\t<= (DRV_Config_R & 16'h0040) >> 16'd6;\\n\\t\\t\\t\\t\\t\\tDN_G\\t\\t\\t\\t<= (DRV_Config_G & 16'h0040) >> 16'd6;\\n\\t\\t\\t\\t\\t\\tDN_B\\t\\t\\t\\t<= (DRV_Config_B & 16'h0040) >> 16'd6;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tDN_SEL_R\\t\\t\\t<= (DRV_Config_R & 16'h0030) >> 16'd4;\\n\\t\\t\\t\\t\\t\\tDN_SEL_G\\t\\t\\t<= (DRV_Config_G & 16'h0030) >> 16'd4;\\n\\t\\t\\t\\t\\t\\tDN_SEL_B\\t\\t\\t<= (DRV_Config_B & 16'h0030) >> 16'd4;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tTRIM_ADD_EN_R\\t<= (DRV_Config_R & 16'h0008) >> 16'd3;\\n\\t\\t\\t\\t\\t\\tTRIM_ADD_EN_G\\t<= (DRV_Config_G & 16'h0008) >> 16'd3;\\n\\t\\t\\t\\t\\t\\tTRIM_ADD_EN_B\\t<= (DRV_Config_B & 16'h0008) >> 16'd3;\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tTRIM_ADJ_R\\t\\t<= (DRV_Config_R & 16'h0003);\\n\\t\\t\\t\\t\\t\\tTRIM_ADJ_G\\t\\t<= (DRV_Config_G & 16'h0003);\\n\\t\\t\\t\\t\\t\\tTRIM_ADJ_B\\t\\t<= (DRV_Config_B & 16'h0003);\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// PRE_ACT for next frame - 1 DCLK = 8 SPRECK_cnt; 14 + 2 + 12 + 2 DCLK = 240 SPRECK_cnt; 2 + 12 + 2 DCLK = 128 SPRECK_cnt\\n\\t\\t\\t\\t\\tif (cp151) begin\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t// EN_OP for next frame - 1 DCLK = 8 SPRECK_cnt; 12 + 2 DCLK = 112 SPRECK_cnt\\n\\t\\t\\t\\t\\tif (cp152) begin\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_OUT_EN;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (cp153) begin\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_VSYNC;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// next state\\n\\t\\t\\t\\t\\tif (cp154) begin\\n\\t\\t\\t\\t\\t\\t// for S3\\n\\t\\t\\t\\t\\t\\twr_reg <= LAT_Wr_Reg_1;\\n\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\n\\t\\tS3:\\tbegin\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif ((Cnt_LAT != LAT_off) && cp57) begin\\n\\t\\t\\t\\t\\t\\tif (fifo_mem_bit > 8'd0)\\n\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= fifo_mem_bit - 4'd1;\\n\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (cp157) begin\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tcase (wr_reg)\\n\\n\\t\\t\\t\\t\\t\\t\\tLAT_Wr_Reg_1:\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tif (!LAT) begin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Wr_Reg_1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_1) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\twr_reg <= LAT_Wr_Reg_2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\tLAT_Wr_Reg_2:\\n\\t\\t\\t\\t\\t\\t\\tbegin\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Wr_Reg_2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_2) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\twr_reg <= LAT_Wr_Reg_3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\tLAT_Wr_Reg_3:\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Wr_Reg_3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_3) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\twr_reg <= LAT_Wr_Reg_4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\tLAT_Wr_Reg_4:\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Wr_Reg_4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Reg_4) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\twr_reg <= LAT_Wr_Debug;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Pre_Active;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\tLAT_Wr_Debug:\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Pre_Active) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_Wr_Debug;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 8'd15;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\t\\tif (Cnt_LAT == LAT_Wr_Debug) begin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\twr_reg <= LAT_off;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_off;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\tendcase\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t// next state\\n\\t\\t\\t\\t\\tif (cp158) begin\\n\\n\\t\\t\\t\\t\\t\\t// for S4\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_off;\\n\\n\\t\\t\\t\\t\\t\\tCnt_Pixel_w <= 16'd0;\\t\\t\\t\\t\\t//Cnt_Pixel_w = 0\\n\\t\\t\\t\\t\\t\\tCnt_Pixel_s <= 16'd0;\\t\\t\\t\\t\\t//Cnt_Pixel_s = 0\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_off;\\n//\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 4'd3;\\n//\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= 3'd5;\\n\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= Cx_RDT_EN;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\n\\t\\tS4:\\tbegin\\n\\t\\t\\t\\n\\t\\t\\t\\tif (RD_EN_off == 10'd0) begin\\t\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\tif (Cnt_Pixel_s < Total_Pixel) begin\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t// RD_EN enable\\n//\\t\\t\\t\\t\\t\\tif ((SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 3'd5) && (Cnt_Pixel_s % 16'd6 == 16'd0)) begin\\n//\\t\\t\\t\\t\\t\\tif ((SPRECK_cnt == 10'd6) && !SOUT_EN && !DCLK && (Cnt_DCLK == 8'd15) && (RDT_REG_ADDR_W == 4'd9) && (Cnt_Pixel_s % Cx_RDT_EN_1 == 16'd0)) begin\\n\\t\\t\\t\\t\\t\\tif (cp159) begin\\n\\t\\t\\t\\t\\t\\t\\tfifo_mem_offset <= 7'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (RD_EN) begin\\n\\t\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_W < Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= RDT_REG_ADDR_W + 4'd1;\\n\\t\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= 4'd0;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\tif (cp161)\\n\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= RDT_REG_ADDR_W;\\n\\t\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\t\\t\\t\\tif ((Cnt_Pixel_w % 6) == 16'd5)\\n\\t\\t\\t\\t\\t\\t\\tif ((Cnt_Pixel_w % Cx_RDT_EN_1) == Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= 4'd0;\\n\\t\\t\\t\\t\\t\\t\\t\\tCnt_Pixel_w <= Cnt_Pixel_w + 16'd1;\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (cp163) begin\\n\\t\\t\\t\\t\\t\\t\\t// RDT_REG_ADDR_R access after read 3 data\\n//\\t\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_W >= LED_Sector - 5'd1) begin\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t// RDT_REG_ADDR_R access after read (Cx_RDT_EN + 1) / 2 data\\n/*\\t\\t\\t\\t\\t\\t\\tif ((Cnt_Pixel_w % Cx_RDT_EN_1) >= Cx_RDT_EN_hf) begin\\n\\t\\t\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R < Cx_RDT_EN_hf)\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R + 4'd1;\\n//\\t\\t\\t\\t\\t\\t\\t\\telse\\n//\\t\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= 4'd0;\\t\\n\\t\\t\\t\\t\\t\\t\\tend\\n*/\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t// stop RDT_REG_ADDR_R at 2 when RDT_REG_RW is on\\n//\\t\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R == 3'd2)\\n//\\t\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R == Cx_RDT_EN_hf)\\n//\\t\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\tCnt_Pixel_w <= Cnt_Pixel_w + 16'd1;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t// SPRECK_cnt = 10'd7; change settings\\n//\\t\\t\\t\\t\\t\\tif (cp111) begin\\n/*\\t\\t\\t\\t\\t\\tif (!RD_EN && cp161) begin\\n\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_W <= 4'd0;\\n//\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= 4'd0;\\n\\t\\t\\t\\t\\t\\tend\\n*/\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t \\n\\t\\t\\t\\t\\t// Preapre for 6 pixels grayscale data output from memory to LED driver IC\\n//\\t\\t\\t\\t\\tif ((fifo_mem_en == bit_on) && (fifo_mem_offset < 7'd7))\\n\\t\\t\\t\\t\\tif (cp169)\\n\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t// assign pixel grayscale data to each channel\\n\\t\\t\\t\\t\\t\\tcase (LED_Section)\\n\\t\\t\\t\\t\\t\\t\\t3'd0:\\n\\t\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R1_0 <= out_mem_R1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G1_0 <= out_mem_G1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B1_0 <= out_mem_B1;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R2_0 <= out_mem_R2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G2_0 <= out_mem_G2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B2_0 <= out_mem_B2;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R3_0 <= out_mem_R3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G3_0 <= out_mem_G3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B3_0 <= out_mem_B3;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R4_0 <= out_mem_R4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G4_0 <= out_mem_G4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B4_0 <= out_mem_B4;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R5_0 <= out_mem_R5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G5_0 <= out_mem_G5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B5_0 <= out_mem_B5;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R6_0 <= out_mem_R6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G6_0 <= out_mem_G6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B6_0 <= out_mem_B6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t3'd1:\\n\\t\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R1_1 <= out_mem_R1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G1_1 <= out_mem_G1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B1_1 <= out_mem_B1;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R2_1 <= out_mem_R2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G2_1 <= out_mem_G2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B2_1 <= out_mem_B2;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R3_1 <= out_mem_R3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G3_1 <= out_mem_G3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B3_1 <= out_mem_B3;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R4_1 <= out_mem_R4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G4_1 <= out_mem_G4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B4_1 <= out_mem_B4;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R5_1 <= out_mem_R5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G5_1 <= out_mem_G5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B5_1 <= out_mem_B5;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R6_1 <= out_mem_R6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G6_1 <= out_mem_G6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B6_1 <= out_mem_B6;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\t3'd2:\\n\\t\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R1_2 <= out_mem_R1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G1_2 <= out_mem_G1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B1_2 <= out_mem_B1;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R2_2 <= out_mem_R2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G2_2 <= out_mem_G2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B2_2 <= out_mem_B2;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R3_2 <= out_mem_R3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G3_2 <= out_mem_G3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B3_2 <= out_mem_B3;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R4_2 <= out_mem_R4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G4_2 <= out_mem_G4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B4_2 <= out_mem_B4;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R5_2 <= out_mem_R5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G5_2 <= out_mem_G5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B5_2 <= out_mem_B5;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R6_2 <= out_mem_R6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G6_2 <= out_mem_G6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B6_2 <= out_mem_B6;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\t3'd3:\\n\\t\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R1_3 <= out_mem_R1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G1_3 <= out_mem_G1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B1_3 <= out_mem_B1;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R2_3 <= out_mem_R2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G2_3 <= out_mem_G2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B2_3 <= out_mem_B2;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R3_3 <= out_mem_R3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G3_3 <= out_mem_G3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B3_3 <= out_mem_B3;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R4_3 <= out_mem_R4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G4_3 <= out_mem_G4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B4_3 <= out_mem_B4;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R5_3 <= out_mem_R5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G5_3 <= out_mem_G5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B5_3 <= out_mem_B5;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R6_3 <= out_mem_R6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G6_3 <= out_mem_G6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B6_3 <= out_mem_B6;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\t\\t3'd4:\\n\\t\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R1_4 <= out_mem_R1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G1_4 <= out_mem_G1;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B1_4 <= out_mem_B1;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R2_4 <= out_mem_R2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G2_4 <= out_mem_G2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B2_4 <= out_mem_B2;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R3_4 <= out_mem_R3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G3_4 <= out_mem_G3;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B3_4 <= out_mem_B3;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R4_4 <= out_mem_R4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G4_4 <= out_mem_G4;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B4_4 <= out_mem_B4;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R5_4 <= out_mem_R5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G5_4 <= out_mem_G5;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B5_4 <= out_mem_B5;\\n\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_R6_4 <= out_mem_R6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_G6_4 <= out_mem_G6;\\n\\t\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_B6_4 <= out_mem_B6;\\n\\t\\t\\t\\t\\t\\t\\t\\tend\\n\\n\\t\\t\\t\\t\\t\\tendcase\\n\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t// select LED section for the reading of pixel data\\n//\\t\\t\\t\\t\\t\\tif (SPRECK_cnt >= (DCLKr - 10'd1)) begin\\n//\\t\\t\\t\\t\\t\\tif (fifo_mem_en && (RDT_REG_ADDR_W >= ((Cx_RDT_EN + 1) / 2))) begin\\t\\t\\t\\t\\t\\t\\n/*\\t\\t\\t\\t\\t\\tif (cp171) begin\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\tif (LED_Section >= LED_Sector_0)\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tLED_Section <= 3'd0;\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\tbegin\\n\\t\\t\\t\\t\\t\\t\\t\\tLED_Section <= LED_Section + 3'd1;\\n\\t\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\tend\\n*/\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tLED_Section <= RDT_REG_ADDR_R % LED_Sector;\\n\\n\\t\\t\\t\\t\\t\\tif (cp173) begin\\n\\t\\t\\t\\t\\t\\t\\tLED_Section <= 5'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t// start SOUT access after read LED_Sector - 2 data\\n\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_W >= (LED_Sector - 5'd3)) begin\\n\\t\\t\\t\\t\\t\\t\\tif (fifo_mem_offset < Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_offset <= fifo_mem_offset + 7'd1;\\n\\t\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_offset <= 7'd0;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\tif (RDT_REG_RW) begin\\n\\t\\t\\t\\t\\t\\t\\tif (fifo_mem_offset == LED_Sector)\\n\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_offset <= fifo_mem_offset;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\telse begin\\n\\t\\t\\t\\t\\t\\t\\tif (fifo_mem_offset == Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\t\\tfifo_mem_offset <= fifo_mem_offset;\\n\\t\\t\\t\\t\\t\\tend\\n\\n//\\t\\t\\t\\t\\t\\tif ((SPRECK_cnt > (DCLKr - 10'd3)) && (SPRECK_cnt < (DCLKr + 10'd1)))\\n//\\t\\t\\t\\t\\t\\tif (fifo_mem_en && ((Cnt_Pixel_w % 16'd10) >= (Cx_RDT_EN / 4'd2)))\\n//\\t\\t\\t\\t\\t\\tif (fifo_mem_en && (RDT_REG_ADDR_W >= ((Cx_RDT_EN + 1) / 2)))\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\t\\t\\tif (cp171)\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\t\\t\\t\\tCnt_Pixel_s <= Cnt_Pixel_s + 16'd1;\\n\\n\\t\\t\\t\\t\\t\\tif (!SOUT_EN) begin\\n\\t\\t\\t\\t\\t\\t\\tif (cp180)\\n\\t\\t\\t\\t\\t\\t\\t\\tCnt_Pixel_s <= Cnt_Pixel_s + 16'd1;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t\\telse begin\\n\\t\\t\\t\\t\\t\\t\\tif (cp183)\\n\\t\\t\\t\\t\\t\\t\\t\\tCnt_Pixel_s <= Cnt_Pixel_s + 16'd1;\\n\\t\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t \\t\\n\\t\\t\\t\\t\\t// RDT_REG_RW on\\n//\\t\\t\\t\\t\\tif (RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)) begin\\n\\t\\t\\t\\t\\tif (cp184) begin\\n\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 4'd15;\\n\\t\\t\\t\\t\\t\\tLED_Section <= 5'd0;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t \\n\\t\\t\\t\\t\\t// RDT_REG_RW off\\n//\\t\\t\\t\\t\\tif (!RDT_REG_RW && fifo_mem_en && (SPRECK_cnt == (DCLKr + 10'd1)) && (LED_Section == 5'd2)) begin\\n\\t\\t\\t\\t\\tif (cp186) begin\\n\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 4'd15;\\n\\t\\t\\t\\t\\t\\tLED_Section <= 5'd0;\\n\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t \\n\\t\\t\\t\\t\\tif (cp188) begin\\n\\t\\t\\t\\t\\t\\tif (fifo_mem_bit > 4'd0)\\n\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= fifo_mem_bit - 4'd1;\\n\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\tfifo_mem_bit <= 4'd15;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\n\\t\\t\\t\\t\\t// RDT_REG_ADDR_R\\n//\\t\\t\\t\\t\\tif (cp190 && (SPRECK_cnt >= 10'd2)) begin\\n/*\\t\\t\\t\\t\\tif (cp190) begin\\n\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R < Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R + 4'd1;\\n\\t\\t\\t\\t\\t\\telse\\n\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= 4'd0;\\n\\t\\t\\t\\t\\t\\t\\t\\n\\t\\t\\t\\t\\t\\t\\t\\n//\\t\\t\\t\\t\\t\\tif (LED_Section == 5'd1)\\n//\\t\\t\\t\\t\\t\\tif (fifo_mem_en && SOUT_EN && (LED_Section == LED_Sector_0))\\n//\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\tend\\n*/\\t\\t\\t\\t\\t \\n\\t\\t\\t\\t\\tif (fifo_mem_en)\\n\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= fifo_mem_offset;\\n\\t\\t\\t\\t\\t \\n\\t\\t\\t\\t\\tif (RDT_REG_RW) begin\\n\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R == LED_Sector)\\n\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\t//Pro\\n\\t\\t\\t\\t\\t//else begin\\n\\t\\t\\t\\t\\t//\\tif (RDT_REG_ADDR_R == Cx_RDT_EN)\\n\\t\\t\\t\\t\\t//\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\t//end\\t\\n\\t\\t\\t\\t\\telse //begin\\n\\t\\t\\t\\t\\t\\tif (RDT_REG_ADDR_R == Cx_RDT_EN)\\n\\t\\t\\t\\t\\t\\t\\tRDT_REG_ADDR_R <= RDT_REG_ADDR_R;\\n\\t\\t\\t\\t\\t//end\\t\\t\\t\\n\\t\\t\\t\\t\\t \\t\\t\\n\\t\\t\\t\\t\\t// next state\\n\\t\\t\\t\\t\\tif (cp194) begin\\n\\t\\t\\t\\t\\t\\t// for S5\\n\\t\\t\\t\\t\\t\\tCnt_LAT <= LAT_off;\\n\\t\\t\\t\\t\\t\\twr_reg <= LAT_off;\\n\\t\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\tend\\n\\t\\t\\t\\t\\n\\t\\tS5:\\t;\\n\\n\\tendcase\\n\\nend\\n\\nendmodule\\n\""
      ]
     },
     "execution_count": 76,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "entitys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "620e6c5f",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(npath,'w') as f:\n",
    "    f.write(entitys)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cc8d9d85",
   "metadata": {},
   "outputs": [],
   "source": [
    "str.st"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "6afabea7",
   "metadata": {},
   "outputs": [],
   "source": [
    "a = 'aaabbbccc'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "a3a907dc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'111bbbccc'"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a.replace('aaa','111')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "f9f681d9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'aaabbbccc'"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "6618b56b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a.count('a')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "ec37a8f1",
   "metadata": {},
   "outputs": [],
   "source": [
    "b = \"(RD_EN && !SOUT_EN) || ((fifo_mem_bit == 4'd15) && !SOUT_EN && (SPRECK_cnt == 10'd0))\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "f9dcb91f",
   "metadata": {},
   "outputs": [],
   "source": [
    "seg1 = [x.strip() for x in b.split('&&') if x]\n",
    "seg2 = []\n",
    "if seg1:\n",
    "    for x in seg1:\n",
    "        for y in x.split('||'):\n",
    "            if y:\n",
    "                seg2.append(y.strip())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "0ce8fffb",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['(RD_EN',\n",
       " '!SOUT_EN)',\n",
       " \"((fifo_mem_bit == 4'd15)\",\n",
       " '!SOUT_EN',\n",
       " \"(SPRECK_cnt == 10'd0))\"]"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "seg2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "4677ae66",
   "metadata": {},
   "outputs": [],
   "source": [
    "str.count?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f730af29",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "ea033e2c",
   "metadata": {},
   "outputs": [],
   "source": [
    "seg3 = []\n",
    "for x in seg2:\n",
    "    a = x.count('(')\n",
    "    b = x.count(')')\n",
    "    y = x\n",
    "    if a > b:\n",
    "        y = x[1:]\n",
    "    elif a < b:\n",
    "        y = x[:-1]\n",
    "    seg3.append(y)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "a1298c96",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['RD_EN',\n",
       " '!SOUT_EN',\n",
       " \"(fifo_mem_bit == 4'd15)\",\n",
       " '!SOUT_EN',\n",
       " \"(SPRECK_cnt == 10'd0)\"]"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "seg3"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
