Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 04:29:26 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (22)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.626        0.000                      0                 1058        0.152        0.000                      0                 1058        4.500        0.000                       0                   479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.626        0.000                      0                 1058        0.152        0.000                      0                 1058        4.500        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.590ns (55.743%)  route 3.644ns (44.257%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[10]
                         net (fo=1, routed)           0.837    12.671    rand_auto/rand_gen/rand_gen/P[10]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.124    12.795 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_1/O
                         net (fo=1, routed)           0.590    13.385    rand_auto/rand_gen/M_alu_out[10]
    SLICE_X51Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.453    14.858    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X51Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[10]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y2          FDRE (Setup_fdre_C_D)       -0.071    15.011    rand_auto/rand_gen/M_randint_temp_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 4.590ns (56.875%)  route 3.480ns (43.125%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[11])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[11]
                         net (fo=1, routed)           0.790    12.624    rand_auto/rand_gen/rand_gen/P[11]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.124    12.748 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_1/O
                         net (fo=1, routed)           0.473    13.221    rand_auto/rand_gen/M_alu_out[11]
    SLICE_X49Y1          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.452    14.857    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[11]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)       -0.067    15.014    rand_auto/rand_gen/M_randint_temp_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 4.590ns (57.544%)  route 3.386ns (42.456%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[14]
                         net (fo=1, routed)           1.169    13.003    rand_auto/rand_gen/alu/adder/s0_n_91
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.124    13.127 r  rand_auto/rand_gen/alu/adder/M_randint_temp_q[14]_i_1/O
                         net (fo=1, routed)           0.000    13.127    rand_auto/rand_gen/M_alu_out[14]
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[14]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.029    15.109    rand_auto/rand_gen/M_randint_temp_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 4.616ns (57.952%)  route 3.349ns (42.048%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[9]
                         net (fo=1, routed)           1.131    12.966    rand_auto/rand_gen/rand_gen/P[9]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.150    13.116 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.116    rand_auto/rand_gen/M_alu_out[9]
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.075    15.155    rand_auto/rand_gen/M_randint_temp_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 4.616ns (57.704%)  route 3.383ns (42.296%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[13])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[13]
                         net (fo=1, routed)           1.166    13.000    rand_auto/rand_gen/alu/adder/s0_n_92
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.150    13.150 r  rand_auto/rand_gen/alu/adder/M_randint_temp_q[13]_i_1/O
                         net (fo=1, routed)           0.000    13.150    rand_auto/rand_gen/M_alu_out[13]
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.453    14.858    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[13]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.118    15.200    rand_auto/rand_gen/M_randint_temp_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 4.590ns (58.237%)  route 3.292ns (41.763%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[12])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[12]
                         net (fo=1, routed)           1.074    12.908    rand_auto/rand_gen/alu/adder/s0_n_93
    SLICE_X50Y2          LUT2 (Prop_lut2_I0_O)        0.124    13.032 r  rand_auto/rand_gen/alu/adder/M_randint_temp_q[12]_i_1/O
                         net (fo=1, routed)           0.000    13.032    rand_auto/rand_gen/M_alu_out[12]
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.453    14.858    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[12]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.077    15.159    rand_auto/rand_gen/M_randint_temp_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 4.590ns (58.751%)  route 3.223ns (41.249%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[8])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[8]
                         net (fo=1, routed)           1.005    12.839    rand_auto/rand_gen/rand_gen/P[8]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124    12.963 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_1/O
                         net (fo=1, routed)           0.000    12.963    rand_auto/rand_gen/M_alu_out[8]
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.031    15.111    rand_auto/rand_gen/M_randint_temp_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 4.616ns (58.790%)  route 3.236ns (41.210%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[5])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[5]
                         net (fo=1, routed)           1.018    12.852    rand_auto/rand_gen/rand_gen/P[5]
    SLICE_X50Y2          LUT3 (Prop_lut3_I2_O)        0.150    13.002 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.002    rand_auto/rand_gen/M_alu_out[5]
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.453    14.858    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.118    15.200    rand_auto/rand_gen/M_randint_temp_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 4.616ns (59.372%)  route 3.159ns (40.628%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[15]
                         net (fo=1, routed)           0.941    12.775    rand_auto/rand_gen/alu/adder/s0_n_90
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.150    12.925 r  rand_auto/rand_gen/alu/adder/M_randint_temp_q[15]_i_2/O
                         net (fo=1, routed)           0.000    12.925    rand_auto/rand_gen/M_alu_out[15]
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.075    15.155    rand_auto/rand_gen/M_randint_temp_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 4.616ns (59.372%)  route 3.159ns (40.628%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.566     5.150    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[1]/Q
                         net (fo=50, routed)          1.533     7.139    rand_auto/rand_gen/alu/adder/M_game_step_q[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.152     7.291 r  rand_auto/rand_gen/alu/adder/s0_i_5__1/O
                         net (fo=1, routed)           0.685     7.976    rand_auto/rand_gen/alu/adder/M_alu_b[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.858    11.834 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.941    12.775    rand_auto/rand_gen/rand_gen/P[3]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.150    12.925 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.925    rand_auto/rand_gen/M_alu_out[3]
    SLICE_X49Y0          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.452    14.857    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.075    15.156    rand_auto/rand_gen/M_randint_temp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/randseed/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.564     1.508    rand_auto/rand_gen/randseed/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  rand_auto/rand_gen/randseed/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  rand_auto/rand_gen/randseed/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.100     1.749    rand_auto/rand_gen/rand_gen/M_randseed_value[7]
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  rand_auto/rand_gen/rand_gen/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.794    rand_auto/rand_gen/rand_gen/M_w_d[7]
    SLICE_X42Y1          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.834     2.024    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121     1.642    rand_auto/rand_gen/rand_gen/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.561     1.505    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.725    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X46Y12         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.830     2.020    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.060     1.565    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.616%)  route 0.143ns (50.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.565     1.509    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X44Y2          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[21]/Q
                         net (fo=3, routed)           0.143     1.793    rand_auto/rand_gen/rand_gen/M_w_q_reg_n_0_[21]
    SLICE_X43Y3          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.833     2.023    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X43Y3          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[21]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X43Y3          FDSE (Hold_fdse_C_D)         0.071     1.614    rand_auto/rand_gen/rand_gen/M_z_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.564     1.508    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X42Y0          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDSE (Prop_fdse_C_Q)         0.148     1.656 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[30]/Q
                         net (fo=1, routed)           0.057     1.713    rand_auto/rand_gen/rand_gen/M_y_q[30]
    SLICE_X42Y0          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.834     2.024    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X42Y0          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[30]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X42Y0          FDSE (Hold_fdse_C_D)         0.023     1.531    rand_auto/rand_gen/rand_gen/M_x_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.565     1.509    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[3]/Q
                         net (fo=4, routed)           0.123     1.773    rand_auto/rand_gen/rand_gen/M_rand_gen_num[3]
    SLICE_X46Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.835     2.025    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X46Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          FDRE (Hold_fdre_C_D)         0.064     1.589    rand_auto/rand_gen/rand_gen/M_z_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.565     1.509    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[22]/Q
                         net (fo=3, routed)           0.114     1.764    rand_auto/rand_gen/rand_gen/M_w_q_reg_n_0_[22]
    SLICE_X46Y0          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.835     2.025    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X46Y0          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[22]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          FDSE (Hold_fdse_C_D)         0.053     1.578    rand_auto/rand_gen/rand_gen/M_z_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/randseed/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.415%)  route 0.107ns (36.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.563     1.507    rand_auto/rand_gen/randseed/clk_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  rand_auto/rand_gen/randseed/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  rand_auto/rand_gen/randseed/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.107     1.755    rand_auto/rand_gen/rand_gen/M_randseed_value[15]
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  rand_auto/rand_gen/rand_gen/M_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.800    rand_auto/rand_gen/rand_gen/M_w_d[15]
    SLICE_X41Y3          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.833     2.023    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.091     1.614    rand_auto/rand_gen/rand_gen/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.564     1.508    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/Q
                         net (fo=1, routed)           0.116     1.765    rand_auto/rand_gen/rand_gen/M_z_q[23]
    SLICE_X39Y2          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.833     2.023    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.070     1.578    rand_auto/rand_gen/rand_gen/M_y_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.567     1.511    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[10]/Q
                         net (fo=1, routed)           0.116     1.768    rand_auto/rand_gen/rand_gen/M_y_q[10]
    SLICE_X49Y2          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.837     2.027    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X49Y2          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[10]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X49Y2          FDSE (Hold_fdse_C_D)         0.070     1.581    rand_auto/rand_gen/rand_gen/M_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.565     1.509    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[30]/Q
                         net (fo=3, routed)           0.126     1.776    rand_auto/rand_gen/rand_gen/M_w_q_reg_n_0_[30]
    SLICE_X46Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.835     2.025    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X46Y0          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[30]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          FDRE (Hold_fdre_C_D)         0.064     1.589    rand_auto/rand_gen/rand_gen/M_z_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y0    rand_auto/rand_gen/rand_gen/M_w_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y0    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y6    reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y3    rand_auto/rand_gen/FSM_sequential_M_game_step_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    auto/slowclk/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y3    auto/slowclk/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y3    auto/slowclk/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   FSM_sequential_M_mode_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y0    rand_auto/rand_gen/rand_gen/M_w_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y0    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y2    rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y1    rand_auto/rand_gen/rand_gen/M_w_q_reg[16]/C



