{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544726801854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544726801861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 13:46:41 2018 " "Processing started: Thu Dec 13 13:46:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544726801861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726801861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS3421_RRK_Processor -c CS3421_RRK_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS3421_RRK_Processor -c CS3421_RRK_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726801861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544726802291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544726802291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs3421_rrk_processor.v 17 17 " "Found 17 design units, including 17 entities, in source file cs3421_rrk_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 CS3421_RRK_Processor " "Found entity 1: CS3421_RRK_Processor" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "2 Program_Counter " "Found entity 2: Program_Counter" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "3 Instruction_Memory " "Found entity 3: Instruction_Memory" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "4 Register_File " "Found entity 4: Register_File" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "5 Data_Memory " "Found entity 5: Data_Memory" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "6 Control_Unit " "Found entity 6: Control_Unit" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "7 Sign_Extend " "Found entity 7: Sign_Extend" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "8 Jump_Shift " "Found entity 8: Jump_Shift" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2to1_5 " "Found entity 9: mux2to1_5" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "10 DataClock " "Found entity 10: DataClock" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU " "Found entity 11: ALU" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "12 equalToZero " "Found entity 12: equalToZero" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2to1 " "Found entity 13: mux2to1" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux4to1 " "Found entity 14: mux4to1" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "15 adder32 " "Found entity 15: adder32" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "16 adder4 " "Found entity 16: adder4" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""} { "Info" "ISGN_ENTITY_NAME" "17 zeroExtender " "Found entity 17: zeroExtender" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726814264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_processor_final.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_processor_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench_Processor_Final " "Found entity 1: TestBench_Processor_Final" {  } { { "TestBench_Processor_Final.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/TestBench_Processor_Final.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726814269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726814269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS3421_RRK_Processor " "Elaborating entity \"CS3421_RRK_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544726814370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataClock DataClock:DC_1 " "Elaborating entity \"DataClock\" for hierarchy \"DataClock:DC_1\"" {  } { { "CS3421_RRK_Processor.v" "DC_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:PC_Mux_1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:PC_Mux_1\"" {  } { { "CS3421_RRK_Processor.v" "PC_Mux_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "CS3421_RRK_Processor.v" "PC" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 adder32:PCPlus4_Mux " "Elaborating entity \"adder32\" for hierarchy \"adder32:PCPlus4_Mux\"" {  } { { "CS3421_RRK_Processor.v" "PCPlus4_Mux" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 adder32:PCPlus4_Mux\|adder4:adder4_0 " "Elaborating entity \"adder4\" for hierarchy \"adder32:PCPlus4_Mux\|adder4:adder4_0\"" {  } { { "CS3421_RRK_Processor.v" "adder4_0" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:InstMem " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:InstMem\"" {  } { { "CS3421_RRK_Processor.v" "InstMem" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814386 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 1023 CS3421_RRK_Processor.v(152) " "Verilog HDL warning at CS3421_RRK_Processor.v(152): number of words (9) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 152 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1544726814387 "|CS3421_RRK_Processor|Instruction_Memory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "insructionMemory.data_a 0 CS3421_RRK_Processor.v(149) " "Net \"insructionMemory.data_a\" at CS3421_RRK_Processor.v(149) has no driver or initial value, using a default initial value '0'" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544726814387 "|CS3421_RRK_Processor|Instruction_Memory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "insructionMemory.waddr_a 0 CS3421_RRK_Processor.v(149) " "Net \"insructionMemory.waddr_a\" at CS3421_RRK_Processor.v(149) has no driver or initial value, using a default initial value '0'" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544726814387 "|CS3421_RRK_Processor|Instruction_Memory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "insructionMemory.we_a 0 CS3421_RRK_Processor.v(149) " "Net \"insructionMemory.we_a\" at CS3421_RRK_Processor.v(149) has no driver or initial value, using a default initial value '0'" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544726814387 "|CS3421_RRK_Processor|Instruction_Memory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Shift Jump_Shift:Jump_Shift_1 " "Elaborating entity \"Jump_Shift\" for hierarchy \"Jump_Shift:Jump_Shift_1\"" {  } { { "CS3421_RRK_Processor.v" "Jump_Shift_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_5 mux2to1_5:WriteReg_Mux " "Elaborating entity \"mux2to1_5\" for hierarchy \"mux2to1_5:WriteReg_Mux\"" {  } { { "CS3421_RRK_Processor.v" "WriteReg_Mux" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RegFile " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RegFile\"" {  } { { "CS3421_RRK_Processor.v" "RegFile" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:Sign_Extend_1 " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:Sign_Extend_1\"" {  } { { "CS3421_RRK_Processor.v" "Sign_Extend_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithLogUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithLogUnit\"" {  } { { "CS3421_RRK_Processor.v" "ArithLogUnit" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtender ALU:ArithLogUnit\|zeroExtender:zeroExtender_1 " "Elaborating entity \"zeroExtender\" for hierarchy \"ALU:ArithLogUnit\|zeroExtender:zeroExtender_1\"" {  } { { "CS3421_RRK_Processor.v" "zeroExtender_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 ALU:ArithLogUnit\|mux4to1:mux4to1_1 " "Elaborating entity \"mux4to1\" for hierarchy \"ALU:ArithLogUnit\|mux4to1:mux4to1_1\"" {  } { { "CS3421_RRK_Processor.v" "mux4to1_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalToZero ALU:ArithLogUnit\|equalToZero:equalToZero_1 " "Elaborating entity \"equalToZero\" for hierarchy \"ALU:ArithLogUnit\|equalToZero:equalToZero_1\"" {  } { { "CS3421_RRK_Processor.v" "equalToZero_1" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DataMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DataMem\"" {  } { { "CS3421_RRK_Processor.v" "DataMem" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CLU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CLU\"" {  } { { "CS3421_RRK_Processor.v" "CLU" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726814412 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Register_File:RegFile\|gpReg_rtl_0 " "Inferred dual-clock RAM node \"Register_File:RegFile\|gpReg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544726814961 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Register_File:RegFile\|gpReg_rtl_1 " "Inferred dual-clock RAM node \"Register_File:RegFile\|gpReg_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544726814962 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/db/CS3421_RRK_Processor.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/db/CS3421_RRK_Processor.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1544726815014 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register_File:RegFile\|gpReg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Register_File:RegFile\|gpReg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register_File:RegFile\|gpReg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Register_File:RegFile\|gpReg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_Memory:DataMem\|dataMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_Memory:DataMem\|dataMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544726815841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544726815841 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544726815841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register_File:RegFile\|altsyncram:gpReg_rtl_0 " "Elaborated megafunction instantiation \"Register_File:RegFile\|altsyncram:gpReg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726815917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register_File:RegFile\|altsyncram:gpReg_rtl_0 " "Instantiated megafunction \"Register_File:RegFile\|altsyncram:gpReg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726815917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544726815917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bj1 " "Found entity 1: altsyncram_6bj1" {  } { { "db/altsyncram_6bj1.tdf" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/db/altsyncram_6bj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726815985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726815985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Memory:DataMem\|altsyncram:dataMemory_rtl_0 " "Elaborated megafunction instantiation \"Data_Memory:DataMem\|altsyncram:dataMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726816019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Memory:DataMem\|altsyncram:dataMemory_rtl_0 " "Instantiated megafunction \"Data_Memory:DataMem\|altsyncram:dataMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544726816019 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544726816019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/db/altsyncram_eg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544726816087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726816087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[19\] GND " "Pin \"Instruction\[19\]\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[20\] GND " "Pin \"Instruction\[20\]\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[24\] GND " "Pin \"Instruction\[24\]\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[25\] GND " "Pin \"Instruction\[25\]\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[30\] GND " "Pin \"Instruction\[30\]\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Jump GND " "Pin \"Jump\" is stuck at GND" {  } { { "CS3421_RRK_Processor.v" "" { Text "D:/School/College_Year3_Semester1/CS3421 - R01 - ComputerOrganization/Processor_Project/CS3421_RRK_Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544726816733 "|CS3421_RRK_Processor|Jump"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544726816733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544726816877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544726817973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544726817973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544726818149 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544726818149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544726818149 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544726818149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544726818149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544726818172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 13:46:58 2018 " "Processing ended: Thu Dec 13 13:46:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544726818172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544726818172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544726818172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544726818172 ""}
