{
	"route__net": 537,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 165,
	"route__wirelength__iter:1": 8455,
	"route__drc_errors__iter:2": 44,
	"route__wirelength__iter:2": 8348,
	"route__drc_errors__iter:3": 47,
	"route__wirelength__iter:3": 8321,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 8287,
	"route__drc_errors": 0,
	"route__wirelength": 8287,
	"route__vias": 3173,
	"route__vias__singlecut": 3173,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 13251.5,
	"design__core__area": 9639.24,
	"design__instance__count": 659,
	"design__instance__area": 4820.87,
	"design__instance__count__stdcell": 659,
	"design__instance__area__stdcell": 4820.87,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.50013,
	"design__instance__utilization__stdcell": 0.50013,
	"design__instance__count__class:fill_cell": 72,
	"design__instance__count__class:tap_cell": 133,
	"design__instance__count__class:clock_buffer": 10,
	"design__instance__count__class:timing_repair_buffer": 69,
	"design__instance__count__class:inverter": 71,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 64,
	"design__instance__count__class:multi_input_combinational_cell": 306,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}