\XtoCVerification{Not Bool CPU STM32F407ZG}
\begin{tabular}{l l}
\textbf{Date of Test} & 2022-04-06 \tabularnewline
\textbf{Target controller} & STM32F407ZG \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for General block Not.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & 3 & 4 & ... & 9 \tabularnewline \hline
\textbf{CPU cycles} & 56 & 56 & 56 & 56 & ... & 48 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{In (DSP)} & 0 & 0 & 0 & 0 & ... & 1 \tabularnewline \hline
\textbf{In} & 0 & -1 & -0.5 & -0.2 & ... & 1 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 1 & 1 & 1 & 1 & ... & 0 \tabularnewline \hline
\textbf{Exp. Out} & 1 & 1 & 1 & 1 & ... & 0 \tabularnewline \hline
\textbf{Out (DSP)} & 1 & 1 & 1 & 1 & ... & 0 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 1 & 1 & 1 & 1 & ... & 0 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$0,0000e+00 ($\pm$0 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 48 \tabularnewline \hline
Max CPU cycles & 56 \tabularnewline \hline
Avg CPU cycles & 55 \tabularnewline \hline
\end{XtoCtabular}
