<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="conv_vitis_system-bitFile" value="${project_loc:conv_vitis}/_ide/bitstream/design_1_wrapper.bit"/>
	<item key="conv_vitis_system-bmmFile" value=""/>
	<item key="conv_vitis_system-target" value="Local"/>
	<item key="conv_vitis_system-device" value="Auto Detect"/>
	<item key="conv_vitis_system-partial_bit" value="false"/>
	<item key="conv_vitis_system-skip_rev_check" value="false"/>
	<item key="programfpga.sdxproject" value="conv_vitis_system"/>
	<item key="devices_info_Local" value="{&quot;cables&quot;:[{&quot;name&quot;:&quot;Digilent Zybo Z7 210351B40252A&quot;,&quot;indexContextMap&quot;:{&quot;2&quot;:&quot;jsn-Zybo Z7-210351B40252A-4ba00477-0&quot;,&quot;3&quot;:&quot;jsn-Zybo Z7-210351B40252A-23727093-0&quot;}}]}"/>
</section>
