**記憶體層級平行**（，縮寫為 MLP，又譯為**內存級並行**），[平行計算技術的一種](https://zh.wikipedia.org/wiki/平行計算 "wikilink")，是電腦架構的一種，能夠同時進行數個記憶體操作，特別是在[快取未命中](https://zh.wikipedia.org/wiki/CPU快取 "wikilink")（cache miss），或[轉譯後備緩衝區](../Page/轉譯後備緩衝區.md "wikilink")未命中（TLB miss）時。

在單核心處理器架構下，記憶體層級平行可以被視為是一種特殊的[指令層級平行](https://zh.wikipedia.org/wiki/指令層級平行 "wikilink")（ILP）。它也經常在[超純量](../Page/超純量.md "wikilink")架構下出現。

## 相關條目

  - [指令層級平行](https://zh.wikipedia.org/wiki/指令層級平行 "wikilink")

## 參考文獻

  - "Enhancing memory level parallelism via recovery-free value prediction." H. Zhou and T. M. Conte. Proceedings of the 17th Annual International Conference on Supercomputing, ICS 2003.
  - "A Case for MLP-Aware Cache Replacement", Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, Yale N. Patt. Proceedings of the 33rd annual International Symposium on Computer Architecture (ISCA), 2006.
  - "MLP-Aware Runahead Threads în a Simultaneous Multithreading Processor"([paper](https://web.archive.org/web/20140116121328/http://users.elis.ugent.be/~kevcraey/pdf/hipeac09.pdf)). Craeynest, K. Van, S. Eyerman, L. Eeckhout. Proc. of The 4th HiPEAC Int. Conf., Paphos, Cyprus, January 2009.
  - "Microarchitecture optimizations for exploiting memory-level parallelism", Yuan Chou, B. Fahs, and S. Abraham, Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on 2004.
  - "Coming challenges in microarchitecture and architecture", Ronen, R.; Mendelson, A.; Lai, K.; Shih-Lien Lu; Pollack, F.; Shen, J.P. Proceedings of the IEEE Volume: 89 Issue: 3 Mar 2001
  - "MLP yes\! ILP no\!" ([abstract](http://www.cs.berkeley.edu/~kubitron/asplos98/abstracts/andrew_glew.pdf) / [slides](http://www.cs.berkeley.edu/~kubitron/asplos98/slides/andrew_glew.pdf)), A. Glew. In Wild and Crazy Ideas Session, 8th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.

[Category:并行计算](https://zh.wikipedia.org/wiki/Category:并行计算 "wikilink") [Category:指令執行](https://zh.wikipedia.org/wiki/Category:指令執行 "wikilink")