{"Source Block": ["hdl/library/common/util_pulse_gen.v@56:68@HdlStmProcess", "\n  wire                         end_of_period_s;\n\n  // flop the desired period\n\n  always @(posedge clk) begin\n    pulse_period_d <= (pulse_period_en) ? pulse_period : PULSE_PERIOD;\n  end\n\n  // a free running pulse generator\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[62, "    pulse_period_d <= (pulse_period_en) ? pulse_period : PULSE_PERIOD;\n"]], "Add": [[62, "    if (rstn == 1'b0) begin\n"], [62, "      pulse_period_d <= PULSE_PERIOD;\n"], [62, "      pulse_width_d <= PULSE_WIDTH;\n"], [62, "      pulse_period_read <= PULSE_PERIOD;\n"], [62, "      pulse_width_read <= PULSE_WIDTH;\n"], [62, "    end else begin\n"], [62, "      if (load_config) begin\n"], [62, "        pulse_period_read <= pulse_period;\n"], [62, "        pulse_width_read <= pulse_width;\n"], [62, "      end\n"], [62, "      if (end_of_period_s) begin\n"], [62, "        pulse_period_d <= pulse_period_read;\n"], [62, "        pulse_width_d <= pulse_width_read;\n"], [62, "      end\n"], [62, "    end\n"]]}}