arch                  	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	1.24                 	     	0.03           	9232        	9        	0.01          	-1          	-1          	32908      	-1      	-1         	19     	99    	74         	1           	0       	0c93d6a     	success   	21640      	307                	381                  	207                 	193                   	8           	8            	64               	io memory                	auto       	0.07     	1363                 	0.22      	2.05883       	-201.371            	-2.05883            	40            	1241             	12                                    	2.23746e+06           	1.57199e+06          	125932.                          	1967.68                             	0.28                     	1182                       	14                               	2.40993            	-231.544 	-2.40993 	0       	0       	159444.                     	2491.31                        	0.07                
