# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../p5_12.srcs/sources_1/new/p5_statemachine.v" \
"../../../../p5_12.srcs/sim_1/imports/new/sim1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
