[1] M. Awasthi, M. Shevgoor, K. Sudan, B. Rajendran, R. Balasubramonian, and V. Srinivasan, “Efficient scrub mechanisms
for error-prone emerging memories,” in HPCA, 2012.
[2] Q. Li, L. Jiang, Y. Zhang, Y. He, and C. J. Xue, “Compiler directed write-mode selection for high performance low power
volatile pcm,” in LCTES, 2013.
[3] C.-M. Jung, E.-S. Lee, K.-S. Min, and S.-M. S. Kang,
“Compact verilog-a model of phase-change ram transient
behaviors for multi-level applications,” vol. 25, no. 7, 2011.
[4] W. Zhang and T. Li, “Characterizing and mitigating the
impact of process variations on phase change based memory
systems,” in MICRO, 2009.
[5] K. Kim and S. J. Ahn, “Reliability investigations for manufacturable high density pram,” in IRPS, 2005.
[6] Y. Choi, I. Song, and M.-H. Park, “A 20nm 1.8v 8gb pram
with 40mb/s program bandwidth,” in ISSCC, 2012.
[7] Q. Li, L. Jiang, Y. Zhang, Y. He, and C. J. Xue, “Compiler directed write-mode selection for high performance low power
volatile pcm,” in ACM SIGPLAN Notices, vol. 48, no. 5.
ACM, 2013, pp. 101–110.
[8] K. Qiu, Q. Li, and C. J. Xue, “Write mode aware loop tiling
for high performance low power volatile pcm,” in Design
Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE.
IEEE, 2014, pp. 1–6.
[9] C. Pan, M. Xie, J. Hu, Y. Chen, and C. Yang, “3m-pcm:
exploiting multiple write modes mlc phase change main
memory in embedded systems,” in Proceedings of the 2014
International Conference on Hardware/Software Codesign
and System Synthesis. ACM, 2014, p. 33.
[10] D. Kang, S. Baek, J. Choi, D. Lee, S. H. Noh, and O. Mutlu,
“Amnesic cache management for non-volatile memory,” in
2015 31st Symposium on Mass Storage Systems and Technologies (MSST). IEEE, 2015, pp. 1–13.
[11] R.-S. Liu, D.-Y. Shen, C.-L. Yang, S.-C. Yu, and C.-Y. M.
Wang, “Nvm duet: Unified working memory and persistent
store architecture,” ACM SIGARCH Computer Architecture
News, vol. 42, no. 1, pp. 455–470, 2014.
[12] R.-S. Liu, C.-L. Yang, and W. Wu, “Optimizing nand
flash-based ssds via retention relaxation,” in Proceedings
of the 10th USENIX Conference on File and Storage
Technologies, ser. FAST’12. Berkeley, CA, USA: USENIX
Association, 2012, pp. 11–11. [Online]. Available: http:
//dl.acm.org/citation.cfm?id=2208461.2208472
[13] M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan,
L. Lastras, and B. Abali, “Enhancing lifetime and security
of pcm-based main memory with start-gap wear leveling,”
in Proceedings of the 42nd Annual IEEE/ACM International
Symposium on Microarchitecture. ACM, 2009, pp. 14–23.
[14] M. K. Qureshi, M. M. Franceschini, and L. A. LastrasMontano, “Improving read performance of phase change
memories via write cancellation and write pausing,” in HPCA16 2010 The Sixteenth International Symposium on HighPerformance Computer Architecture. IEEE, 2010, pp. 1–11.
[15] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi,
A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti,
R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A.
Wood, “The gem5 simulator,” SIGARCH Comput. Archit.
News, vol. 39, no. 2, pp. 1–7, 2011.
[16] M. Poremba and Y. Xie, “Nvmain: An architectural-level
main memory simulator for emerging non-volatile memories,”
in VLSI (ISVLSI), 2012 IEEE Computer Society Annual
Symposium on, 2012, pp. 392–397.
[17] “Spec2006 benchmarks,” http://www.spec.org/cpu2006/.
[18] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting
phase change memory as a scalable dram alternative,” in
ISCA, 2009.
[19] M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable
high performance main memory system using phase-change
memory technology,” in ISCA, 2009.
[20] C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian,
T. Zhang, S. Yu, and Y. Xie, “Overcoming the challenges
of crossbar resistive memory architectures,” in High Performance Computer Architecture (HPCA), 2015 IEEE 21st
International Symposium on, Feb 2015, pp. 476–488.
[21] L. Zhang, B. Neely, D. Franklin, D. Strukov, Y. Xie, and
F. T. Chong, “Mellow writes: Extending lifetime in resistive
memories through selective slow write backs.” ISCA, 2016.
[22] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting
phase change memory as a scalable dram alternative,” in
ACM SIGARCH Computer Architecture News, vol. 37, no. 3.
ACM, 2009, pp. 2–13.
[23] M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable
high performance main memory system using phase-change
memory technology,” ACM SIGARCH Computer Architecture
News, vol. 37, no. 3, pp. 24–33, 2009.
[24] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, “A durable and
energy efficient main memory using phase change memory
technology,” in ACM SIGARCH computer architecture news,
vol. 37, no. 3. ACM, 2009, pp. 14–23.
[25] A. M. Caulfield, T. I. Mollov, L. A. Eisner, A. De, J. Coburn,
and S. Swanson, “Providing safe, user space access to fast,
solid state disks,” ACM SIGARCH Computer Architecture
News, vol. 40, no. 1, pp. 387–400, 2012.

[26] I. Moraru, D. G. Andersen, M. Kaminsky, N. Tolia, P. Ranganathan, and N. Binkert, “Consistent, durable, and safe
memory management for byte-addressable non volatile main
memory,” in Proceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems. ACM, 2013,
p. 1.
[27] L. Zhang, D. Strukov, H. Saadeldeen, D. Fan, M. Zhang,
and D. Franklin, “Spongedirectory: Flexible sparse directories utilizing multi-level memristors,” in Proceedings of the
23rd International Conference on Parallel Architectures and
Compilation, 2014, pp. 61–74.
[28] M. K. Qureshi, A. Seznec, L. A. Lastras, and M. M. Franceschini, “Practical and secure pcm systems by online detection
of malicious write streams,” in 2011 IEEE 17th International
Symposium on High Performance Computer Architecture.
IEEE, 2011, pp. 478–489.
[29] N. H. Seong, D. H. Woo, and H.-H. S. Lee, “Security refresh:
prevent malicious wear-out and increase durability for phasechange memory with dynamically randomized address mapping,” ACM SIGARCH computer architecture news, vol. 38,
no. 3, pp. 383–394, 2010.
[30] R. Azevedo, J. D. Davis, K. Strauss, P. Gopalan, M. Manasse,
and S. Yekhanin, “Zombie memory: Extending memory lifetime by reviving dead blocks,” in ACM SIGARCH Computer
Architecture News, vol. 41, no. 3. ACM, 2013, pp. 452–463.
[31] J. Fan, S. Jiang, J. Shu, Y. Zhang, and W. Zhen, “Aegis:
Partitioning data block for efficient recovery of stuck-at-faults
in phase change memory,” in Proceedings of the 46th Annual
IEEE/ACM International Symposium on Microarchitecture.
ACM, 2013, pp. 433–444.
[32] M. K. Qureshi, “Pay-as-you-go: low-overhead hard-error
correction for phase change memories,” in Proceedings of
the 44th Annual IEEE/ACM International Symposium on
Microarchitecture. ACM, 2011, pp. 318–328.
[33] S. Cho and H. Lee, “Flip-n-write: a simple deterministic
technique to improve pram write performance, energy and
endurance,” in 2009 42nd Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO). IEEE, 2009,
pp. 347–357.
[34] A. Hay, K. Strauss, T. Sherwood, G. H. Loh, and D. Burger,
“Preventing pcm banks from seizing too much power,” in
Proceedings of the 44th Annual IEEE/ACM International
Symposium on Microarchitecture. ACM, 2011, pp. 186–195.
[35] L. Jiang, Y. Zhang, B. R. Childers, and J. Yang, “Fpb: Finegrained power budgeting to improve write throughput of
multi-level cell phase change memory,” in Proceedings of the
2012 45th Annual IEEE/ACM International Symposium on
Microarchitecture. IEEE Computer Society, 2012, pp. 1–12.
[36] M. K. Qureshi, M. M. Franceschini, L. A. Lastras-Montaño,
and J. P. Karidis, “Morphable memory system: A robust architecture for exploiting multi-level phase change memories,”
in Proceedings of the 37th Annual International Symposium
on Computer Architecture, 2010, pp. 153–162.
[37] Z. Deng, L. Zhang, D. Franklin, and F. T. Chong, “Herniated
hash tables: Exploiting multi-level phase change memory
for in-place data expansion,” in Proceedings of the 2015
International Symposium on Memory Systems, 2015, pp. 247–
257.
[38] X. Dong and Y. Xie, “Adams: Adaptive mlc/slc phasechange memory design for file storage,” in Design Automation
Conference (ASP-DAC), 2011 16th Asia and South Pacific,
2011, pp. 31–36.