/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Freescale i.MX6 ULL 14x14 EVK Board";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};
	
	leds {
		compatible = "gpio-leds";

		heartbeat-led {
			label = "Heartbeat";
			gpios = <&gpio5 7 0>;
			linux,default-trigger = "heartbeat";
		};
	};
	
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm8 0 5000000>;
		brightness-levels = <0 2 4 6 8 12 16 20 26 32 42 52 64 84 104 128 160 200 255>;
		default-brightness-level = <15>;
		status = "okay";
	};

	dht11 {
		compatible = "dht11";
		gpios = <&gpio1 19 0>;
		status = "okay";
	};	

	rtc: ds1302 {
		compatible = "maxim,ds1302";
		gpio-ce = <&gpio1 6 GPIO_ACTIVE_HIGH>;
		gpio-io = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		gpio-sclk = <&gpio1 7 GPIO_ACTIVE_HIGH>;
	};

	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
		
	};

};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x7008
				MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0x7008
				MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0x7008
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x3008
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x3008
				MX6UL_PAD_JTAG_MOD__GPIO1_IO10	0x3008
				MX6UL_PAD_JTAG_TMS__GPIO1_IO11	0x3008
				MX6UL_PAD_JTAG_TDO__GPIO1_IO12	0x3008
				MX6UL_PAD_JTAG_TDI__GPIO1_IO13	0x3008
				MX6UL_PAD_JTAG_TCK__GPIO1_IO14	0x3008
				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	0x3008
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x3008
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x7008
				MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	0x3008
				MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	0x3008
				MX6UL_PAD_ENET1_RX_DATA0__GPIO2_IO00	0x3008
				MX6UL_PAD_ENET1_RX_DATA1__GPIO2_IO01	0x3008
				MX6UL_PAD_ENET1_TX_DATA0__GPIO2_IO03	0x3008
				MX6UL_PAD_ENET1_TX_DATA1__GPIO2_IO04	0x3008
				MX6UL_PAD_ENET1_TX_EN__GPIO2_IO05			0x3008
				MX6UL_PAD_ENET1_TX_CLK__GPIO2_IO06		0x3008
				MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08	0x3008
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09	0x3008
				MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10			0x3008
				MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	0x3008
				MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12	0x3008
				MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13		0x3008
				MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14	0x3008
				MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15		0x3008
				MX6UL_PAD_NAND_WP_B__GPIO4_IO11     0x3008
				MX6UL_PAD_NAND_READY_B__GPIO4_IO12 0x3008
				MX6UL_PAD_NAND_CE0_B__GPIO4_IO13   0x3008
				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14   0x3008
				MX6UL_PAD_NAND_CLE__GPIO4_IO15     0x3008
				MX6UL_PAD_NAND_DQS__GPIO4_IO16     0x3008
			>;
		};

		pinctrl_csi1: csi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x1b088
				MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x1b088
				MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x1b088
				MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x1b088
				MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x1b088
				MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x1b088
				MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x1b088
				MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x1b088
				MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x1b088
				MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x1b088
				MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x1b088
				MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x1b088
			>;
		};
		
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x08
				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x08
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x08
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x08
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x08
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x08
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x08
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x08
				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x08
				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x08
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x08
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x08
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x08
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x08
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x08
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x08
				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x08
				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x08
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x08
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x08
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x08
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x08
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x08
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x08
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x29
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x29
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x29
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x29
			>;
		};

		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_ER__PWM8_OUT   0x11008
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1
			>;
		};
		
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
			>;
		};
		
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RX_DATA__UART3_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART3_DTE_RX	0x1b0b1
				MX6UL_PAD_UART3_CTS_B__UART3_DTE_RTS	0x1b0b1
				MX6UL_PAD_UART3_RTS_B__UART3_DTE_CTS	0x1b0b1 
				MX6UL_PAD_ENET1_RX_EN__REF_CLK_32K	0x1b0b1 /* BT_LPO */
			>;
		};
				
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
			>;
		};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";
        pinctrl-0 = <&pinctrl_hog_2>;
        imx6ul-evk {
		pinctrl_hog_2: hoggrp-2 {
                        fsl,pins = <
                                MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02      0x80000000
																MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07      0x79 /* LED1 */
                        >;
                };
                
		pinctrl_wifi: wifigrp {
			fsl,pins = <
				/* Murata Module control signals */
				MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x79 /* WL_HOST_WAKE */
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x79 /* WL_REG_ON */
			>;
		};

		pinctrl_bt: btgrp {
			fsl,pins = <
				/* Murata Module control signals */
				MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x79 /* BT_HOST_WAKE */
				MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x79 /* BT_RESET_B */
				MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x79 /* BT_WAKE */
			>;
		};
				               	
		pinctrl_cam: camgrp {
                        fsl,pins = <
                                MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03      0x79
                                MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08      0x79
                        >;
                };

        };
};


&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "okay";

	display0: display@0 {
		bits-per-pixel = <16>;
		bus-width = <24>;
		display-timings {
			native-mode = <&timing0>;
/*
			timing0: timing0 {
			clock-frequency = <9200000>;
			hactive = <480>;
			vactive = <272>;
			hfront-porch = <8>;
			hback-porch = <4>;
			hsync-len = <41>;
			vback-porch = <2>;
			vfront-porch = <4>;
			vsync-len = <10>;

			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
			};
*/
	timing0: 7_1280x480 {
			clock-frequency = <45000000>;
			hactive = <480>;
			vactive = <1280>;
			hfront-porch = <120>;
			hback-porch = <117>;
			hsync-len = <3>;
			vback-porch = <15>;
			vfront-porch = <2>;
			vsync-len = <10>;

			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
			};                                    /*7.0*/
		};
	};
};

&pwm8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm8>;
	clocks = <&clks IMX6UL_CLK_PWM8>,
			<&clks IMX6UL_CLK_PWM8>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3
		     &pinctrl_bt>;
	fsl,uart-has-rtscts; 
	fsl,dte-mode; 
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_8bit_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};
