Analysis & Synthesis report for sopc_be_Q11
Tue Dec 15 15:14:49 2020
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated
 18. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated
 19. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated
 20. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 21. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 26. Source assignments for mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 27. Source assignments for mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram|altsyncram_v3b1:auto_generated
 28. Source assignments for mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch
 29. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 30. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 31. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 32. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 34. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 36. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 38. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 39. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 40. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 41. Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 42. Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 43. Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 44. Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 45. Parameter Settings for User Entity Instance: mon_sopc:inst|sram:the_sram
 46. Parameter Settings for User Entity Instance: mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram
 47. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 48. Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1
 49. Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1
 50. Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2
 51. Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0
 53. altsyncram Parameter Settings by Entity Instance
 54. scfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch"
 56. Port Connectivity Checks: "mon_sopc:inst|sysid:the_sysid"
 57. Port Connectivity Checks: "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 58. Port Connectivity Checks: "mon_sopc:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 59. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 60. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 61. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 62. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1"
 63. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
 64. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 65. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 66. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 67. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
 68. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
 69. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
 70. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
 71. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
 72. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
 73. Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 15 15:14:49 2020         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; sopc_be_Q11                                   ;
; Top-level Entity Name              ; sopc_be_Q11                                   ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 3,315                                         ;
;     Total combinational functions  ; 3,044                                         ;
;     Dedicated logic registers      ; 1,179                                         ;
; Total registers                    ; 1179                                          ;
; Total pins                         ; 52                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 175,104                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; sopc_be_Q11        ; sopc_be_Q11        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; avalon_pwm.vhd                      ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_pwm.vhd                      ;
; avalon_pwm_0.vhd                    ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_pwm_0.vhd                    ;
; avalon_gestion_anemo.vhd            ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_gestion_anemo.vhd            ;
; avalon_gestion_anemo_0.vhd          ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_gestion_anemo_0.vhd          ;
; avalon_nmea_tx.vhd                  ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx.vhd                  ;
; avalon_nmea_tx_0.vhd                ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_tx_0.vhd                ;
; avalon_nmea_rx.vhd                  ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx.vhd                  ;
; avalon_nmea_rx_0.vhd                ; yes             ; User VHDL File                         ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/avalon_nmea_rx_0.vhd                ;
; sopc_be_Q11.bdf                     ; yes             ; User Block Diagram/Schematic File      ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/sopc_be_Q11.bdf                     ;
; mon_sopc.vhd                        ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/mon_sopc.vhd                        ;
; cpu_0.vhd                           ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0.vhd                           ;
; cpu_0_test_bench.vhd                ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_test_bench.vhd                ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                   ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc            ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                      ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                   ;
; aglobal111.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                   ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                    ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                       ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                       ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                     ;
; db/altsyncram_hff1.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_hff1.tdf              ;
; cpu_0_rf_ram_a.mif                  ; yes             ; Auto-Found Memory Initialization File  ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_rf_ram_a.mif                  ;
; db/altsyncram_iff1.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_iff1.tdf              ;
; cpu_0_rf_ram_b.mif                  ; yes             ; Auto-Found Memory Initialization File  ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_rf_ram_b.mif                  ;
; db/altsyncram_u972.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_u972.tdf              ;
; cpu_0_ociram_default_contents.mif   ; yes             ; Auto-Found Memory Initialization File  ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_ociram_default_contents.mif   ;
; cpu_0_oci_test_bench.vhd            ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_oci_test_bench.vhd            ;
; db/altsyncram_0a02.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_0a02.tdf              ;
; cpu_0_jtag_debug_module_wrapper.vhd ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_jtag_debug_module_wrapper.vhd ;
; cpu_0_jtag_debug_module_tck.vhd     ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_jtag_debug_module_tck.vhd     ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v        ;
; cpu_0_jtag_debug_module_sysclk.vhd  ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/cpu_0_jtag_debug_module_sysclk.vhd  ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v         ;
; jtag_uart_0.vhd                     ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/jtag_uart_0.vhd                     ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf                       ;
; a_regfifo.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_regfifo.inc                    ;
; a_dpfifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_dpfifo.inc                     ;
; a_i2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_i2fifo.inc                     ;
; a_fffifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_fffifo.inc                     ;
; a_f2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_f2fifo.inc                     ;
; db/scfifo_jr21.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/scfifo_jr21.tdf                  ;
; db/a_dpfifo_q131.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/a_dpfifo_q131.tdf                ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/a_fefifo_7cf.tdf                 ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/cntr_rj7.tdf                     ;
; db/dpram_nl21.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/dpram_nl21.tdf                   ;
; db/altsyncram_r1m1.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_r1m1.tdf              ;
; db/cntr_1ob.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/cntr_1ob.tdf                     ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v              ;
; sram.vhd                            ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/sram.vhd                            ;
; db/altsyncram_v3b1.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/altsyncram_v3b1.tdf              ;
; sram.hex                            ; yes             ; Auto-Found Memory Initialization File  ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/sram.hex                            ;
; switchs_config.vhd                  ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/switchs_config.vhd                  ;
; sysid.vhd                           ; yes             ; Auto-Found VHDL File                   ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/sysid.vhd                           ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd                      ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                   ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_divide.tdf                   ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/abs_divider.inc                  ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sign_div_unsign.inc              ;
; db/lpm_divide_q9m.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/lpm_divide_q9m.tdf               ;
; db/sign_div_unsign_fkh.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/sign_div_unsign_fkh.tdf          ;
; db/alt_u_div_00f.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/alt_u_div_00f.tdf                ;
; db/add_sub_lkc.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/add_sub_lkc.tdf                  ;
; db/add_sub_mkc.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/add_sub_mkc.tdf                  ;
; db/lpm_divide_mhm.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/lpm_divide_mhm.tdf               ;
; db/sign_div_unsign_ekh.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/sign_div_unsign_ekh.tdf          ;
; db/alt_u_div_uve.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/alt_u_div_uve.tdf                ;
; db/lpm_divide_jhm.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/lpm_divide_jhm.tdf               ;
; db/sign_div_unsign_bkh.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/sign_div_unsign_bkh.tdf          ;
; db/alt_u_div_ove.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/alt_u_div_ove.tdf                ;
; db/lpm_divide_nkm.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/lpm_divide_nkm.tdf               ;
; db/sign_div_unsign_fnh.tdf          ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/sign_div_unsign_fnh.tdf          ;
; db/alt_u_div_06f.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/db/alt_u_div_06f.tdf                ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 3,315           ;
;                                             ;                 ;
; Total combinational functions               ; 3044            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 1308            ;
;     -- 3 input functions                    ; 1103            ;
;     -- <=2 input functions                  ; 633             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 2211            ;
;     -- arithmetic mode                      ; 833             ;
;                                             ;                 ;
; Total registers                             ; 1179            ;
;     -- Dedicated logic registers            ; 1179            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 52              ;
; Total memory bits                           ; 175104          ;
; Maximum fan-out node                        ; CLOCK_50M~input ;
; Maximum fan-out                             ; 999             ;
; Total fan-out                               ; 16205           ;
; Average fan-out                             ; 3.62            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                       ; Library Name ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sopc_be_Q11                                                                                       ; 3044 (1)          ; 1179 (0)     ; 175104      ; 0            ; 0       ; 0         ; 52   ; 0            ; |sopc_be_Q11                                                                                                                                                                                                                                                              ;              ;
;    |mon_sopc:inst|                                                                                 ; 2921 (0)          ; 1103 (0)     ; 175104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst                                                                                                                                                                                                                                                ;              ;
;       |avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|                                          ; 1286 (0)          ; 190 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0                                                                                                                                                                                              ;              ;
;          |avalon_gestion_anemo:avalon_gestion_anemo_0|                                             ; 1286 (352)        ; 190 (190)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0                                                                                                                                                  ;              ;
;             |lpm_divide:Div0|                                                                      ; 743 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0                                                                                                                                  ;              ;
;                |lpm_divide_nkm:auto_generated|                                                     ; 743 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated                                                                                                    ;              ;
;                   |sign_div_unsign_fnh:divider|                                                    ; 743 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider                                                                        ;              ;
;                      |alt_u_div_06f:divider|                                                       ; 743 (743)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider                                                  ;              ;
;             |lpm_divide:Div1|                                                                      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1                                                                                                                                  ;              ;
;                |lpm_divide_mhm:auto_generated|                                                     ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                                                                    ;              ;
;                   |sign_div_unsign_ekh:divider|                                                    ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                        ;              ;
;                      |alt_u_div_uve:divider|                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider                                                  ;              ;
;             |lpm_divide:Div2|                                                                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2                                                                                                                                  ;              ;
;                |lpm_divide_jhm:auto_generated|                                                     ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                                                                    ;              ;
;                   |sign_div_unsign_bkh:divider|                                                    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                        ;              ;
;                      |alt_u_div_ove:divider|                                                       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                                                  ;              ;
;             |lpm_divide:Mod0|                                                                      ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0                                                                                                                                  ;              ;
;                |lpm_divide_q9m:auto_generated|                                                     ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                                                    ;              ;
;                   |sign_div_unsign_fkh:divider|                                                    ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                                        ;              ;
;                      |alt_u_div_00f:divider|                                                       ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider                                                  ;              ;
;             |lpm_divide:Mod1|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1                                                                                                                                  ;              ;
;                |lpm_divide_q9m:auto_generated|                                                     ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                                                    ;              ;
;                   |sign_div_unsign_fkh:divider|                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                                        ;              ;
;                      |alt_u_div_00f:divider|                                                       ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider                                                  ;              ;
;       |avalon_gestion_anemo_0_avalon_slave_0_arbitrator:the_avalon_gestion_anemo_0_avalon_slave_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0_avalon_slave_0_arbitrator:the_avalon_gestion_anemo_0_avalon_slave_0                                                                                                                                                     ;              ;
;       |avalon_nmea_rx_0:the_avalon_nmea_rx_0|                                                      ; 108 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0                                                                                                                                                                                                          ;              ;
;          |avalon_nmea_rx:avalon_nmea_rx_0|                                                         ; 108 (108)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0                                                                                                                                                                          ;              ;
;       |avalon_nmea_rx_0_avalon_slave_0_arbitrator:the_avalon_nmea_rx_0_avalon_slave_0|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0_avalon_slave_0_arbitrator:the_avalon_nmea_rx_0_avalon_slave_0                                                                                                                                                                 ;              ;
;       |avalon_nmea_tx_0:the_avalon_nmea_tx_0|                                                      ; 171 (0)           ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0                                                                                                                                                                                                          ;              ;
;          |avalon_nmea_tx:avalon_nmea_tx_0|                                                         ; 171 (171)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0                                                                                                                                                                          ;              ;
;       |avalon_nmea_tx_0_avalon_slave_0_arbitrator:the_avalon_nmea_tx_0_avalon_slave_0|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0_avalon_slave_0_arbitrator:the_avalon_nmea_tx_0_avalon_slave_0                                                                                                                                                                 ;              ;
;       |avalon_pwm_0:the_avalon_pwm_0|                                                              ; 111 (0)           ; 99 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0                                                                                                                                                                                                                  ;              ;
;          |avalon_pwm:avalon_pwm_0|                                                                 ; 111 (111)         ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0                                                                                                                                                                                          ;              ;
;       |avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0                                                                                                                                                                         ;              ;
;       |cpu_0:the_cpu_0|                                                                            ; 895 (676)         ; 487 (304)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                     ; 219 (16)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                  ; 102 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                 ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                       ; 92 (92)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                            ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_u972:auto_generated|                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_hff1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_iff1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                         ; 132 (132)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                             ; 30 (30)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                ; 146 (42)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                         ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                     ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                     ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch                                                                                                                                                                     ;              ;
;       |sram:the_sram|                                                                              ; 1 (1)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|sram:the_sram                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:the_altsyncram|                                                               ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram                                                                                                                                                                                                        ;              ;
;             |altsyncram_v3b1:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram|altsyncram_v3b1:auto_generated                                                                                                                                                                         ;              ;
;       |sram_s1_arbitrator:the_sram_s1|                                                             ; 25 (25)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|sram_s1_arbitrator:the_sram_s1                                                                                                                                                                                                                 ;              ;
;       |switchs_config:the_switchs_config|                                                          ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|switchs_config:the_switchs_config                                                                                                                                                                                                              ;              ;
;       |switchs_config_s1_arbitrator:the_switchs_config_s1|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|switchs_config_s1_arbitrator:the_switchs_config_s1                                                                                                                                                                                             ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|mon_sopc:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                              ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|sld_hub:auto_hub                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                    ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sopc_be_Q11|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                   ;              ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram|altsyncram_v3b1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; sram.hex                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------------------------------------------------+
; Altera ; sopc         ; 11.1sp2 ; N/A          ; N/A          ; |sopc_be_Q11|mon_sopc:inst ; E:/BE/SALAZAR_SANOGO_BINOME7/SOPC_BE_Q11_FINAL/mon_sopc.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch|data_out                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                      ; Latch Enable Signal                                                                       ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|raz         ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|raz   ; yes                    ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[7] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[7] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[6] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[6] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[5] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[5] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[4] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[4] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[3] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[3] ; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux32 ; yes                    ;
; Number of user-specified and inferred latches = 11                                              ;                                                                                           ;                        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                         ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|switchs_config:the_switchs_config|readdata[2..6,8..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|d1_reasons_to_wait                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|W_ienable_reg[0..15,17..31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|W_ipending_reg[0..15,17..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[40]                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|debut_periode                              ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|W_control_rd_data[1..15,17..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                       ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_slavearbiterlockenable                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_arb_share_counter                                                                                 ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1                                                 ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|last_cycle_cpu_0_data_master_granted_slave_sram_s1                                                        ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[1]                                                                     ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_reg_firsttransfer                                                                                 ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter                                 ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module        ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                     ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                 ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]           ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29] ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]          ; Merged with mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30] ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_arb_addend[0]                                                                                     ; Merged with mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_arb_addend[1]                                                                            ;
; mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[11,24..30]                                      ; Merged with mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[31]                                    ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                       ; Merged with mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                               ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|done                                                               ; Merged with mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|etat_nios[0]                                              ;
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[0]                                                                     ; Lost fanout                                                                                                                                               ;
; mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|centaine[2..7]                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                         ; Merged with mon_sopc:inst|switchs_config:the_switchs_config|readdata[7]                                                                                   ;
; Total Number of Removed Registers = 254                                                                                                                ;                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|d1_reasons_to_wait                                                                  ; Stuck at GND              ; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_slavearbiterlockenable,                                                        ;
;                                                                                                                                  ; due to stuck port data_in ; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1,                             ;
;                                                                                                                                  ;                           ; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[1],                                                 ;
;                                                                                                                                  ;                           ; mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[0]                                                  ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                     ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable      ; Stuck at GND              ; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]  ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1179  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 171   ;
; Number of registers using Asynchronous Clear ; 722   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 620   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|pwm_on                                                                    ; 2       ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|etat_nios[0]                                              ; 115     ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[0]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|etat[0]                                                   ; 6       ;
; mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                       ; 14      ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                             ; 3       ;
; mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                            ; 5       ;
; mon_sopc:inst|cpu_0:the_cpu_0|F_pc[13]                                                                                                        ; 9       ;
; mon_sopc:inst|cpu_0:the_cpu_0|internal_i_read                                                                                                 ; 10      ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|synchro[4]                                                ; 2       ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                            ; 11      ;
; mon_sopc:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                  ; 9       ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                               ; 3       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[2]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[2]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[2]                                                  ; 1       ;
; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16] ; 2       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[1]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[1]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[1]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[0]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[0]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[0]                                                  ; 1       ;
; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                ; 3       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[5]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[5]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[5]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[4]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[4]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[4]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[3]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[3]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[3]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[6]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[6]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[6]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|dizaine[7]                                                ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|centaine[7]                                               ; 1       ;
; mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|unite[7]                                                  ; 1       ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[10]                                                 ; 1       ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[20]                                                 ; 1       ;
; mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[30]                                                 ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                          ; 2       ;
; Total number of inverted registers = 43                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                     ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 50 bits   ; 100 LEs       ; 0 LEs                ; 100 LEs                ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|s_data_anemo[1]                                                                                       ;                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|valeur_calcule[20]                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_src2[6]                                                                                                                                                                           ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_src1[20]                                                                                                                                                                          ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_src1[7]                                                                                                                                                                           ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_shift_rot_result[0]                                                                                                                                                               ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|F_pc[12]                                                                                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                 ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                 ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|internal_d_byteenable[0]                                                                                                                                                            ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|s_multiplex[2]                                                                                        ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[11]                                                                                                                                                                    ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                             ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_src2[22]                                                                                                                                                                          ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[10]                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|s_data_anemometre[7]                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|d_writedata[27]                                                                                                                                                                     ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[29]                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|config[1]                                                                                                                     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|etat[1]                                                                                                                       ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[12] ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[32] ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                            ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                            ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|etat_chaine[3]                                                                                                                ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                             ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |sopc_be_Q11|mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                             ;                            ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|Mux18                                                                                                                                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|Mux30                                                                                                                                         ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|E_logic_result[14]                                                                                                                                                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                                     ;                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux1                                                                                                                          ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux49                                                                                                                         ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|W_rf_wr_data[28]                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|cpu_0:the_cpu_0|D_dst_regnum[1]                                                                                                                                                                     ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Centena[5]                                                                                            ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Decena[5]                                                                                             ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Unidad[6]                                                                                             ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|BCD7SEGMENT[0]                                                                                        ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Centena[3]                                                                                            ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Decena[3]                                                                                             ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Unidad[2]                                                                                             ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |sopc_be_Q11|mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux44                                                                                                                         ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram|altsyncram_v3b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                    ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hff1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                    ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_iff1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                               ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                             ;
+----------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                     ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                  ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u972                   ; Untyped                                                                                                                                                                                  ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                   ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                             ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                      ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                            ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                           ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                    ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                            ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                            ;
; RESERVED                ; 0                                ; Signed Integer                                                            ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                            ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                            ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                            ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|sram:the_sram ;
+----------------+-------------+-------------------------------------------+
; Parameter Name ; Value       ; Type                                      ;
+----------------+-------------+-------------------------------------------+
; INIT_FILE      ; ../sram.hex ; String                                    ;
+----------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; sram.hex             ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_v3b1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                     ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 26             ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_nkm ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                        ;
; Entity Instance                           ; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
; Entity Instance                           ; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
; Entity Instance                           ; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                 ;
; Entity Instance                           ; mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                 ;
; Entity Instance                           ; mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                    ;
; Entity Instance            ; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|sysid:the_sysid" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; clock ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                          ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; clocken1 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; q_a      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; q_b      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; f_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 15 15:14:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm.vhd
    Info (12022): Found design unit 1: avalon_pwm-arch_avalon_pwm
    Info (12023): Found entity 1: avalon_pwm
Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm_0.vhd
    Info (12022): Found design unit 1: avalon_pwm_0-rtl
    Info (12023): Found entity 1: avalon_pwm_0
Info (12021): Found 2 design units, including 1 entities, in source file avalon_gestion_anemo.vhd
    Info (12022): Found design unit 1: avalon_gestion_anemo-behv
    Info (12023): Found entity 1: avalon_gestion_anemo
Info (12021): Found 2 design units, including 1 entities, in source file avalon_gestion_anemo_0.vhd
    Info (12022): Found design unit 1: avalon_gestion_anemo_0-rtl
    Info (12023): Found entity 1: avalon_gestion_anemo_0
Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_tx.vhd
    Info (12022): Found design unit 1: avalon_nmea_tx-arch_nmea_tx
    Info (12023): Found entity 1: avalon_nmea_tx
Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_tx_0.vhd
    Info (12022): Found design unit 1: avalon_nmea_tx_0-rtl
    Info (12023): Found entity 1: avalon_nmea_tx_0
Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_rx.vhd
    Info (12022): Found design unit 1: avalon_nmea_rx-arch_nmea_rx
    Info (12023): Found entity 1: avalon_nmea_rx
Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_rx_0.vhd
    Info (12022): Found design unit 1: avalon_nmea_rx_0-rtl
    Info (12023): Found entity 1: avalon_nmea_rx_0
Info (12021): Found 1 design units, including 1 entities, in source file sopc_be_q11.bdf
    Info (12023): Found entity 1: sopc_be_Q11
Info (12127): Elaborating entity "sopc_be_Q11" for the top level hierarchy
Warning (12125): Using design file mon_sopc.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project
    Info (12022): Found design unit 1: avalon_gestion_anemo_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 2: avalon_nmea_rx_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 3: avalon_nmea_tx_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 4: avalon_pwm_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 5: cpu_0_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 6: cpu_0_data_master_arbitrator-europa
    Info (12022): Found design unit 7: cpu_0_instruction_master_arbitrator-europa
    Info (12022): Found design unit 8: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 9: sram_s1_arbitrator-europa
    Info (12022): Found design unit 10: switchs_config_s1_arbitrator-europa
    Info (12022): Found design unit 11: sysid_control_slave_arbitrator-europa
    Info (12022): Found design unit 12: mon_sopc_reset_clk_0_domain_synch_module-europa
    Info (12022): Found design unit 13: mon_sopc-europa
    Info (12023): Found entity 1: avalon_gestion_anemo_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 2: avalon_nmea_rx_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 3: avalon_nmea_tx_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 4: avalon_pwm_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 5: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 6: cpu_0_data_master_arbitrator
    Info (12023): Found entity 7: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 8: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 9: sram_s1_arbitrator
    Info (12023): Found entity 10: switchs_config_s1_arbitrator
    Info (12023): Found entity 11: sysid_control_slave_arbitrator
    Info (12023): Found entity 12: mon_sopc_reset_clk_0_domain_synch_module
    Info (12023): Found entity 13: mon_sopc
Info (12128): Elaborating entity "mon_sopc" for hierarchy "mon_sopc:inst"
Info (12128): Elaborating entity "avalon_gestion_anemo_0_avalon_slave_0_arbitrator" for hierarchy "mon_sopc:inst|avalon_gestion_anemo_0_avalon_slave_0_arbitrator:the_avalon_gestion_anemo_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(55): used implicit default value for signal "cpu_0_data_master_read_data_valid_avalon_gestion_anemo_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "avalon_gestion_anemo_0" for hierarchy "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0"
Info (12128): Elaborating entity "avalon_gestion_anemo" for hierarchy "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0"
Warning (10036): Verilog HDL or VHDL warning at avalon_gestion_anemo.vhd(69): object "nios2_data_anemometre" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at avalon_gestion_anemo.vhd(71): object "clk_1Hz" assigned a value but never read
Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable "mode_anemometre", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable "s_leds_config", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable "s_data_valid", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at avalon_gestion_anemo.vhd(275): signal "s_multiplex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "avalon_nmea_rx_0_avalon_slave_0_arbitrator" for hierarchy "mon_sopc:inst|avalon_nmea_rx_0_avalon_slave_0_arbitrator:the_avalon_nmea_rx_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(293): used implicit default value for signal "cpu_0_data_master_read_data_valid_avalon_nmea_rx_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "avalon_nmea_rx_0" for hierarchy "mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0"
Info (12128): Elaborating entity "avalon_nmea_rx" for hierarchy "mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0"
Warning (10036): Verilog HDL or VHDL warning at avalon_nmea_rx.vhd(37): object "unused" assigned a value but never read
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(85): signal "s_count4800" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(124): signal "raz_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at avalon_nmea_rx.vhd(323): inferring latch(es) for signal or variable "config", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(350): signal "chaine_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(350): signal "config" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(352): signal "synchro" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(354): signal "centaine" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(356): signal "dizaine" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(358): signal "unite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at avalon_nmea_rx.vhd(346): inferring latch(es) for signal or variable "readdata", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "readdata[3]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[4]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[5]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[6]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[7]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[8]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[9]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[10]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[11]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[12]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[13]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[14]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[15]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[16]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[17]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[18]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[19]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[20]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[21]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[22]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[23]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[24]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[25]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[26]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[27]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[28]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[29]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[30]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "readdata[31]" at avalon_nmea_rx.vhd(346)
Info (10041): Inferred latch for "raz" at avalon_nmea_rx.vhd(112)
Info (12128): Elaborating entity "avalon_nmea_tx_0_avalon_slave_0_arbitrator" for hierarchy "mon_sopc:inst|avalon_nmea_tx_0_avalon_slave_0_arbitrator:the_avalon_nmea_tx_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(531): used implicit default value for signal "cpu_0_data_master_read_data_valid_avalon_nmea_tx_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "avalon_nmea_tx_0" for hierarchy "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0"
Info (12128): Elaborating entity "avalon_nmea_tx" for hierarchy "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0"
Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(231): signal "synchro" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(233): signal "centaine" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(235): signal "dizaine" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(237): signal "unite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at avalon_nmea_tx.vhd(225): inferring latch(es) for signal or variable "readdata", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "readdata[3]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[4]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[5]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[6]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[7]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[8]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[9]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[10]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[11]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[12]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[13]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[14]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[15]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[16]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[17]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[18]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[19]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[20]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[21]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[22]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[23]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[24]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[25]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[26]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[27]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[28]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[29]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[30]" at avalon_nmea_tx.vhd(225)
Info (10041): Inferred latch for "readdata[31]" at avalon_nmea_tx.vhd(225)
Info (12128): Elaborating entity "avalon_pwm_0_avalon_slave_0_arbitrator" for hierarchy "mon_sopc:inst|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(769): used implicit default value for signal "cpu_0_data_master_read_data_valid_avalon_pwm_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "avalon_pwm_0" for hierarchy "mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0"
Info (12128): Elaborating entity "avalon_pwm" for hierarchy "mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0"
Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(26): signal "control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(42): signal "control" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1009): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1013): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "mon_sopc:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (12125): Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project
    Info (12022): Found design unit 1: cpu_0_register_bank_a_module-europa
    Info (12022): Found design unit 2: cpu_0_register_bank_b_module-europa
    Info (12022): Found design unit 3: cpu_0_nios2_oci_debug-europa
    Info (12022): Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 5: cpu_0_nios2_ocimem-europa
    Info (12022): Found design unit 6: cpu_0_nios2_avalon_reg-europa
    Info (12022): Found design unit 7: cpu_0_nios2_oci_break-europa
    Info (12022): Found design unit 8: cpu_0_nios2_oci_xbrk-europa
    Info (12022): Found design unit 9: cpu_0_nios2_oci_dbrk-europa
    Info (12022): Found design unit 10: cpu_0_nios2_oci_itrace-europa
    Info (12022): Found design unit 11: cpu_0_nios2_oci_td_mode-europa
    Info (12022): Found design unit 12: cpu_0_nios2_oci_dtrace-europa
    Info (12022): Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 16: cpu_0_nios2_oci_fifo-europa
    Info (12022): Found design unit 17: cpu_0_nios2_oci_pib-europa
    Info (12022): Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 19: cpu_0_nios2_oci_im-europa
    Info (12022): Found design unit 20: cpu_0_nios2_performance_monitors-europa
    Info (12022): Found design unit 21: cpu_0_nios2_oci-europa
    Info (12022): Found design unit 22: cpu_0-europa
    Info (12023): Found entity 1: cpu_0_register_bank_a_module
    Info (12023): Found entity 2: cpu_0_register_bank_b_module
    Info (12023): Found entity 3: cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: cpu_0_nios2_ocimem
    Info (12023): Found entity 6: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: cpu_0_nios2_oci_break
    Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: cpu_0_nios2_oci_im
    Info (12023): Found entity 20: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: cpu_0_nios2_oci
    Info (12023): Found entity 22: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0"
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4348): used implicit default value for signal "W_vinst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4399): used implicit default value for signal "test_ending" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_test_bench-europa
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf
    Info (12023): Found entity 1: altsyncram_hff1
Info (12128): Elaborating entity "altsyncram_hff1" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf
    Info (12023): Found entity 1: altsyncram_iff1
Info (12128): Elaborating entity "altsyncram_iff1" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf
    Info (12023): Found entity 1: altsyncram_u972
Info (12128): Elaborating entity "altsyncram_u972" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (10296): VHDL warning at cpu_0.vhd(2835): ignored assignment of value to null range
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Warning (10296): VHDL warning at cpu_0.vhd(2581): ignored assignment of value to null range
Warning (10296): VHDL warning at cpu_0.vhd(2657): ignored assignment of value to null range
Info (12128): Elaborating entity "altsyncram" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "mon_sopc:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1687): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_0_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart_0-europa
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "mon_sopc:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sram_s1_arbitrator" for hierarchy "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sram-europa
    Info (12023): Found entity 1: sram
Info (12128): Elaborating entity "sram" for hierarchy "mon_sopc:inst|sram:the_sram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3b1.tdf
    Info (12023): Found entity 1: altsyncram_v3b1
Info (12128): Elaborating entity "altsyncram_v3b1" for hierarchy "mon_sopc:inst|sram:the_sram|altsyncram:the_altsyncram|altsyncram_v3b1:auto_generated"
Info (12128): Elaborating entity "switchs_config_s1_arbitrator" for hierarchy "mon_sopc:inst|switchs_config_s1_arbitrator:the_switchs_config_s1"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(2365): used implicit default value for signal "cpu_0_data_master_read_data_valid_switchs_config_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file switchs_config.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: switchs_config-europa
    Info (12023): Found entity 1: switchs_config
Info (12128): Elaborating entity "switchs_config" for hierarchy "mon_sopc:inst|switchs_config:the_switchs_config"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "mon_sopc:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(2593): used implicit default value for signal "cpu_0_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "mon_sopc:inst|sysid:the_sysid"
Info (12128): Elaborating entity "mon_sopc_reset_clk_0_domain_synch_module" for hierarchy "mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|Div0"
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2"
Info (12133): Instantiated megafunction "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Info (12130): Elaborated megafunction instantiation "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nkm.tdf
    Info (12023): Found entity 1: lpm_divide_nkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf
    Info (12023): Found entity 1: alt_u_div_06f
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|readdata[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Warning (13012): Latch mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|readdata[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[4]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[2]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[2]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[2]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[3]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[3]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[3]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[4]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[4]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[4]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[5]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[5]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[5]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[6]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[6]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[6]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[7]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[7]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[7]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[8]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[8]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[8]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[9]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[9]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[9]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[12]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[12]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[12]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[13]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[13]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[13]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[14]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[14]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[14]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[15]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[15]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[15]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[16]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[16]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[16]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[17]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[17]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[17]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[18]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[18]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[18]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[19]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[19]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[19]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[22]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[22]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[22]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[23]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[23]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[23]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[24]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[24]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[24]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[25]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[25]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[25]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[26]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[26]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[26]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[27]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[27]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[27]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[28]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[28]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[28]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[29]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[29]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[29]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[32]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[32]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[32]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[33]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[33]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[33]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[34]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[34]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[34]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[35]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[35]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[35]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[36]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[36]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[36]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[37]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[37]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[37]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[38]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[38]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[38]~latch"
    Warning (13310): Register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[39]" is converted into an equivalent circuit using register "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[39]~_emulated" and latch "mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[39]~latch"
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AffCentaine[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|last_cycle_cpu_0_data_master_granted_slave_sram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mon_sopc:inst|sram_s1_arbitrator:the_sram_s1|sram_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_2_result_int[0]~6"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "mon_sopc:inst|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0|avalon_gestion_anemo:avalon_gestion_anemo_0|lpm_divide:Div0|lpm_divide_nkm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_06f:divider|add_sub_18_result_int[0]~38"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 3565 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 3364 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Tue Dec 15 15:14:49 2020
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:30


