

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Nov  3 13:42:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      510|      510|  5.100 us|  5.100 us|  510|  510|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |      508|      508|        10|          1|          1|   500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      99|     88|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     182|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     281|    528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U87  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  33|    0|
    |urem_5ns_4ns_3_9_1_U88  |urem_5ns_4ns_3_9_1  |        0|   0|  99|  55|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0|  99|  88|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_2_fu_290_p2               |         +|   0|  0|  14|           9|           1|
    |add_ln78_fu_368_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln79_fu_349_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln84_fu_407_p2                 |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_477                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_480                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_483                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_486                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_489                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_492                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_284_p2                |      icmp|   0|  0|  14|           9|           5|
    |icmp_ln79_fu_299_p2                |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln82_fu_343_p2                |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_393_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_condition_318                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_323                   |        or|   0|  0|   2|           1|           1|
    |or_ln82_fu_418_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln78_2_fu_374_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln78_fu_305_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev_fu_398_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln82_fu_413_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 197|         120|         106|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load                                      |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                                                   |   9|          2|    5|         10|
    |connect_1_blk_n                                                           |   9|          2|    1|          2|
    |connect_2_blk_n                                                           |   9|          2|    1|          2|
    |i_6_fu_106                                                                |   9|          2|    5|         10|
    |indvar_flatten_fu_110                                                     |   9|          2|    9|         18|
    |j_fu_102                                                                  |   9|          2|    5|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1  |  14|          3|    8|         24|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 179|         39|   93|        242|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln84_reg_504                  |   7|   0|    7|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_6_fu_106                        |   5|   0|    5|          0|
    |icmp_ln79_reg_484                 |   1|   0|    1|          0|
    |icmp_ln82_reg_499                 |   1|   0|    1|          0|
    |indvar_flatten_fu_110             |   9|   0|    9|          0|
    |j_fu_102                          |   5|   0|    5|          0|
    |or_ln82_reg_509                   |   1|   0|    1|          0|
    |tmp_reg_494                       |   3|   0|    3|          0|
    |trunc_ln79_reg_513                |   3|   0|    3|          0|
    |add_ln84_reg_504                  |  64|  32|    7|          0|
    |or_ln82_reg_509                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 182|  64|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|connect_1_dout                                                                  |   in|   32|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_num_data_valid                                                        |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_fifo_cap                                                              |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_empty_n                                                               |   in|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_read                                                                  |  out|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_2_din                                                                   |  out|   32|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_num_data_valid                                                        |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_fifo_cap                                                              |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_full_n                                                                |   in|    1|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_write                                                                 |  out|    1|     ap_fifo|                                                              connect_2|       pointer|
|valIn_a_29                                                                      |   in|   32|     ap_none|                                                             valIn_a_29|        scalar|
|mul_ln75_2                                                                      |   in|   32|     ap_none|                                                             mul_ln75_2|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 14 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul_ln75_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln75_2" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 25 'read' 'mul_ln75_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%valIn_a_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valIn_a_29" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 26 'read' 'valIn_a_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 0, i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 28 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln79 = store i5 0, i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 29 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln78 = icmp_eq  i9 %indvar_flatten_load, i9 500" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 32 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln78_2 = add i9 %indvar_flatten_load, i9 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 33 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc40, void %if.end161.loopexit.exitStub" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 34 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.78ns)   --->   "%icmp_ln79 = icmp_eq  i5 %j_load, i5 25" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 36 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i5 0, i5 %j_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 37 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 38 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 39 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.74ns)   --->   "%mul_ln79 = mul i11 %zext_ln79_2, i11 37" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 40 'mul' 'mul_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln79, i32 8, i32 10" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 42 [9/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 42 'urem' 'urem_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln82 = icmp_ult  i32 %zext_ln79, i32 %mul_ln75_2_read" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 43 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln78)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %select_ln78, i5 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 44 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln78 = store i9 %add_ln78_2, i9 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 45 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 46 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.52>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_6_load = load i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 47 'load' 'i_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %i_6_load, i5 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 48 'add' 'add_ln78' <Predicate = (icmp_ln79)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.21ns)   --->   "%select_ln78_2 = select i1 %icmp_ln79, i5 %add_ln78, i5 %i_6_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 49 'select' 'select_ln78_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln78_2, i2 0" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 50 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %select_ln78_2" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 51 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln78, i32 %valIn_a_29_read" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 52 'icmp' 'ult' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%rev = xor i1 %ult, i1 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 53 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %tmp" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 54 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln84 = add i7 %tmp_9, i7 %zext_ln84" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 55 'add' 'add_ln84' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [8/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 56 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%xor_ln82 = xor i1 %icmp_ln82, i1 1" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 57 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82 = or i1 %xor_ln82, i1 %rev" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 58 'or' 'or_ln82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %or_ln82, void %if.then30, void %if.else" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 59 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 60 'br' 'br_ln0' <Predicate = (or_ln82)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %select_ln78_2, i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 61 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body27" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 62 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 63 [7/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 63 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 64 [6/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 64 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 65 [5/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 65 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 66 [4/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 66 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 67 [3/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 67 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 68 [2/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 68 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 69 [1/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 69 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i3 %urem_ln79" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 70 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.87ns)   --->   "%switch_ln84 = switch i3 %trunc_ln79, void %arrayidx346.case.6, i3 0, void %arrayidx346.case.0, i3 1, void %arrayidx346.case.1, i3 2, void %arrayidx346.case.2, i3 3, void %arrayidx346.case.3, i3 4, void %arrayidx346.case.4, i3 5, void %arrayidx346.case.5" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 71 'switch' 'switch_ln84' <Predicate = (!or_ln82)> <Delay = 1.87>
ST_9 : Operation 72 [1/1] (1.87ns)   --->   "%switch_ln89 = switch i3 %trunc_ln79, void %arrayidx395.case.6, i3 0, void %arrayidx395.case.0, i3 1, void %arrayidx395.case.1, i3 2, void %arrayidx395.case.2, i3 3, void %arrayidx395.case.3, i3 4, void %arrayidx395.case.4, i3 5, void %arrayidx395.case.5" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 72 'switch' 'switch_ln89' <Predicate = (or_ln82)> <Delay = 1.87>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.21>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 75 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i7 %add_ln84" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 76 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 77 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 78 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 79 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 80 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 81 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 82 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 83 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 84 'read' 'valIn_a' <Predicate = (!or_ln82)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 85 'trunc' 'trunc_ln84' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 86 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 87 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 88 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 89 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 90 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 91 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 92 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 93 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 94 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 95 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 96 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 97 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 98 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7) | (!or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 99 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7) | (!or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (3.63ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 100 'write' 'write_ln86' <Predicate = (!or_ln82)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [./../hw_library/fixed_point_stream_convolution.h:87]   --->   Operation 101 'br' 'br_ln87' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 102 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 103 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 104 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 105 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 106 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 107 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 108 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 109 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 110 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 111 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 112 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 113 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 114 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7) | (or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 115 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7) | (or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ valIn_a_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln75_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                                          (alloca           ) [ 01000000000]
i_6                                                                        (alloca           ) [ 01100000000]
indvar_flatten                                                             (alloca           ) [ 01000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 00000000000]
specinterface_ln0                                                          (specinterface    ) [ 00000000000]
specinterface_ln0                                                          (specinterface    ) [ 00000000000]
mul_ln75_2_read                                                            (read             ) [ 00000000000]
valIn_a_29_read                                                            (read             ) [ 01100000000]
store_ln0                                                                  (store            ) [ 00000000000]
store_ln78                                                                 (store            ) [ 00000000000]
store_ln79                                                                 (store            ) [ 00000000000]
br_ln0                                                                     (br               ) [ 00000000000]
indvar_flatten_load                                                        (load             ) [ 00000000000]
icmp_ln78                                                                  (icmp             ) [ 01111111110]
add_ln78_2                                                                 (add              ) [ 00000000000]
br_ln78                                                                    (br               ) [ 00000000000]
j_load                                                                     (load             ) [ 00000000000]
icmp_ln79                                                                  (icmp             ) [ 01100000000]
select_ln78                                                                (select           ) [ 01111111110]
zext_ln79                                                                  (zext             ) [ 00000000000]
zext_ln79_2                                                                (zext             ) [ 00000000000]
mul_ln79                                                                   (mul              ) [ 00000000000]
tmp                                                                        (partselect       ) [ 01100000000]
icmp_ln82                                                                  (icmp             ) [ 01100000000]
add_ln79                                                                   (add              ) [ 00000000000]
store_ln78                                                                 (store            ) [ 00000000000]
store_ln79                                                                 (store            ) [ 00000000000]
i_6_load                                                                   (load             ) [ 00000000000]
add_ln78                                                                   (add              ) [ 00000000000]
select_ln78_2                                                              (select           ) [ 00000000000]
tmp_9                                                                      (bitconcatenate   ) [ 00000000000]
zext_ln78                                                                  (zext             ) [ 00000000000]
ult                                                                        (icmp             ) [ 00000000000]
rev                                                                        (xor              ) [ 00000000000]
zext_ln84                                                                  (zext             ) [ 00000000000]
add_ln84                                                                   (add              ) [ 01011111111]
xor_ln82                                                                   (xor              ) [ 00000000000]
or_ln82                                                                    (or               ) [ 01111111111]
br_ln82                                                                    (br               ) [ 00000000000]
br_ln0                                                                     (br               ) [ 00000000000]
store_ln78                                                                 (store            ) [ 00000000000]
br_ln79                                                                    (br               ) [ 00000000000]
urem_ln79                                                                  (urem             ) [ 00000000000]
trunc_ln79                                                                 (trunc            ) [ 01000000001]
switch_ln84                                                                (switch           ) [ 00000000000]
switch_ln89                                                                (switch           ) [ 00000000000]
specloopname_ln0                                                           (specloopname     ) [ 00000000000]
speclooptripcount_ln0                                                      (speclooptripcount) [ 00000000000]
specpipeline_ln81                                                          (specpipeline     ) [ 00000000000]
zext_ln84_3                                                                (zext             ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr (getelementptr    ) [ 00000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr (getelementptr    ) [ 00000000000]
valIn_a                                                                    (read             ) [ 00000000000]
trunc_ln84                                                                 (trunc            ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
store_ln84                                                                 (store            ) [ 00000000000]
br_ln84                                                                    (br               ) [ 00000000000]
write_ln86                                                                 (write            ) [ 00000000000]
br_ln87                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
store_ln89                                                                 (store            ) [ 00000000000]
br_ln89                                                                    (br               ) [ 00000000000]
ret_ln0                                                                    (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valIn_a_29">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valIn_a_29"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln75_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln75_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln75_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="valIn_a_29_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_29_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="valIn_a_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln86_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr/10 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="7" slack="0"/>
<pin id="195" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="7" slack="0"/>
<pin id="205" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="7" slack="0"/>
<pin id="215" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="217" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="7" slack="0"/>
<pin id="225" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="227" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="7" slack="0"/>
<pin id="235" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="237" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="7" slack="0"/>
<pin id="245" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="247" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="0"/>
<pin id="254" dir="0" index="4" bw="7" slack="0"/>
<pin id="255" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="257" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/10 store_ln89/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln78_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln79_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln78_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln78_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln79_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln78_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln79_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln79_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln79_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln79/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln82_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln79_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln78_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln79_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_6_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6_load/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln78_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln78_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln78_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ult_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="rev_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln84_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln84_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln82_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln82_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln78_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln79_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln84_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="8"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln84_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/10 "/>
</bind>
</comp>

<comp id="454" class="1005" name="j_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_6_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="indvar_flatten_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="475" class="1005" name="valIn_a_29_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_29_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln78_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="8"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_ln79_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="489" class="1005" name="select_ln78_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="1"/>
<pin id="491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="1"/>
<pin id="496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="499" class="1005" name="icmp_ln82_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln84_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="8"/>
<pin id="506" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="509" class="1005" name="or_ln82_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="7"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln82 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln79_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="96" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="98" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="94" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="94" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="94" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="94" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="94" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="175" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="208"><net_src comp="168" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="218"><net_src comp="161" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="228"><net_src comp="154" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="238"><net_src comp="147" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="248"><net_src comp="140" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="258"><net_src comp="182" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="100" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="260"><net_src comp="100" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="262"><net_src comp="100" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="263"><net_src comp="100" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="264"><net_src comp="100" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="265"><net_src comp="100" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="296" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="305" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="305" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="313" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="114" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="305" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="290" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="349" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="365" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="374" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="381" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="398" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="374" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="337" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="446"><net_src comp="126" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="457"><net_src comp="102" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="464"><net_src comp="106" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="471"><net_src comp="110" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="478"><net_src comp="120" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="483"><net_src comp="284" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="299" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="492"><net_src comp="305" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="497"><net_src comp="327" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="502"><net_src comp="343" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="507"><net_src comp="407" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="512"><net_src comp="418" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="429" pin="1"/><net_sink comp="513" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_2 | {10 }
	Port: connect_1 | {}
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {10 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {10 }
 - Input state : 
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : connect_2 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : connect_1 | {10 }
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : valIn_a_29 | {1 }
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : mul_ln75_2 | {1 }
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln78 : 1
		store_ln79 : 1
		indvar_flatten_load : 1
		icmp_ln78 : 2
		add_ln78_2 : 2
		br_ln78 : 3
		j_load : 1
		icmp_ln79 : 2
		select_ln78 : 3
		zext_ln79 : 4
		zext_ln79_2 : 4
		mul_ln79 : 5
		tmp : 6
		urem_ln79 : 4
		icmp_ln82 : 5
		add_ln79 : 4
		store_ln78 : 3
		store_ln79 : 5
	State 2
		add_ln78 : 1
		select_ln78_2 : 2
		tmp_9 : 3
		zext_ln78 : 3
		ult : 4
		rev : 5
		add_ln84 : 4
		or_ln82 : 5
		br_ln82 : 5
		store_ln78 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		trunc_ln79 : 1
		switch_ln84 : 2
		switch_ln89 : 2
	State 10
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr : 1
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln84 : 1
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_337         |    0    |    99   |    55   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln78_fu_284      |    0    |    0    |    14   |
|   icmp   |       icmp_ln79_fu_299      |    0    |    0    |    13   |
|          |       icmp_ln82_fu_343      |    0    |    0    |    39   |
|          |          ult_fu_393         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln78_2_fu_290      |    0    |    0    |    14   |
|    add   |       add_ln79_fu_349       |    0    |    0    |    13   |
|          |       add_ln78_fu_368       |    0    |    0    |    13   |
|          |       add_ln84_fu_407       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln79_fu_321       |    0    |    0    |    33   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln78_fu_305     |    0    |    0    |    5    |
|          |     select_ln78_2_fu_374    |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |          rev_fu_398         |    0    |    0    |    2    |
|          |       xor_ln82_fu_413       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln82_fu_418       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | mul_ln75_2_read_read_fu_114 |    0    |    0    |    0    |
|   read   | valIn_a_29_read_read_fu_120 |    0    |    0    |    0    |
|          |     valIn_a_read_fu_126     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln86_write_fu_132   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln79_fu_313      |    0    |    0    |    0    |
|          |      zext_ln79_2_fu_317     |    0    |    0    |    0    |
|   zext   |       zext_ln78_fu_389      |    0    |    0    |    0    |
|          |       zext_ln84_fu_404      |    0    |    0    |    0    |
|          |      zext_ln84_3_fu_433     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_327         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_9_fu_381        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln79_fu_429      |    0    |    0    |    0    |
|          |      trunc_ln84_fu_443      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    99   |   263   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln84_reg_504   |    7   |
|      i_6_reg_461      |    5   |
|   icmp_ln78_reg_480   |    1   |
|   icmp_ln79_reg_484   |    1   |
|   icmp_ln82_reg_499   |    1   |
| indvar_flatten_reg_468|    9   |
|       j_reg_454       |    5   |
|    or_ln82_reg_509    |    1   |
|  select_ln78_reg_489  |    5   |
|      tmp_reg_494      |    3   |
|   trunc_ln79_reg_513  |    3   |
|valIn_a_29_read_reg_475|   32   |
+-----------------------+--------+
|         Total         |   73   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_199 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_209 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_219 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_229 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_239 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_249 |  p4  |   2  |   7  |   14   ||    9    |
|     grp_fu_337    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   99   |   263  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   73   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   172  |   335  |
+-----------+--------+--------+--------+--------+
