<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>CFO_correction_TOP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cfo_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cfo_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CFO_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m00_axis:m01_axis:s00_axis:s01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CFO_correction_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e40b4a3a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CFO_correction_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>97aae077</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c0b59141</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>angleIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">18</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>angleIn_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfo_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CFO_correction.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CFO_correction_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_constants_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CFO_correction_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b97cac95</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CFO_correction.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CFO_correction_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_constants_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CFO_correction_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/CFO_correction_TOP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c0b59141</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>CFO_correction_TOP_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CFO_correction_TOP_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>CFO_correction_TOP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-19T10:52:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2ec1a3_ARCHIVE_LOCATION">c:/users/.omar/dropbox/./5g_nr_testbed_blocks/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca83101_ARCHIVE_LOCATION">c:/users/.omar/dropbox/./5g_nr_testbed_blocks/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf8d4de_ARCHIVE_LOCATION">c:/users/.omar/dropbox/./5g_nr_testbed_blocks/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5980aa_ARCHIVE_LOCATION">c:/users/.omar/dropbox/./5g_nr_testbed_blocks/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bb3e39_ARCHIVE_LOCATION">c:/users/.omar/dropbox/./5g_nr_testbed_blocks/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcb07bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e02385d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6056864a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e469cf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb15fd6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce6cdda_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd73713_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315dc61a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b890883_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117e571e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d73a531_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1fc359_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ac126a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9df58f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fc5a2b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a745f8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267c7e5b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147201db_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500e4d69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169ab687_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604c67e0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc899fd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7231373a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d903fd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c47b4ee_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41055a20_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df2dc43_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70dd4fba_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa074bb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632a3b79_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c45c454_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffd017b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c55623_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1931b290_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3b19c1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311d9d5d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb34fb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626ba89_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730f06db_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a80ba3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b998bc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bbb7f5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edca7e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bfeacc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec04f3f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363c3664_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142bad2e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cd40f8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd46743_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c370d26_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f88db5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22951fda_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9531a7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8a4a3a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cf7190_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102bb5f3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6c7be_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734bca26_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eadaf54_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5210ccfa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45923654_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b76771e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b618c10_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e66d10_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723f151d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd5ddf8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b55caf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2882dcc5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9aac5df_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69833a61_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2771e722_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d96c1d8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2599f81e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52eefd58_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56504371_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1802b947_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13aee435_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594f6ec9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3926c9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b34627_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbb85e3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28adca89_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51252817_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e0f358_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6a26bb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ca1eec_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e95e005_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755256c3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a793a3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ff9d94_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbf5e05_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb2b6ab_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48373c40_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d74ae96_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d695000_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3d48f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f810bf6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594332cb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_./IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134c7755_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fda674_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50631a88_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df75964_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ea1b2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3228a4ba_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7294e3c3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bb9b9d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a53097_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319144a8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168775ea_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2305b8a8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1a3ec6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8930da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fe383b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9cd277_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32785d57_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c975707_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17826281_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a97c0d6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156c37fc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b75e156_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd108da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d91039_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385ef97_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e060182_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f12e21b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2ae1b4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493d3538_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509e2067_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ec6da1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f47ced_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef78e09_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bef4e72_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4002ce6a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620f61bb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2f3747_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c46077d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab02cb8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1148a3b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c67498_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa48a3a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f10013f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b85576_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414a9fcb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4e963e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626b4c69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d4294e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df73fa0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c86ef0b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b49092_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed93b50_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708b8b38_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef272b3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e86f27_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a1fcbe_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7d0958_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4b44aa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9c9063_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550d6b5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f54ccb7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24132d75_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2f74f8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d89946_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f66a533_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb33264_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440ee414_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d15024_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176cacb6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1996fa57_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695b5a44_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4800f049_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7c1595_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b53765_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74af9aa5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfbdf7a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb3d05d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ececca_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9658528_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555dbfbf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412ad502_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f807ca2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4b877e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e1a42c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0800b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253af550_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acf4010_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f69784_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669dfbf3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f68b0aa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b05c41f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d79729_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8aa107_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7eea87_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a745d39_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e216053_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cec0ba_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2042f2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c64830_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229d7f84_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce5d628_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6a0a73_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453ec68a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93caf14_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4401c431_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd20c66_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edfc2fc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b11696f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29251fba_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da9b371_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70514722_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be0c8c9_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fedc3d2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bbcdfd_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc5390_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69532d95_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7c0090_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a74269b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9709275_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a789e38_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d2e39b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dc20fa_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8f49a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16af9202_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b175ace_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599ff76f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/CFO_CORRECTION_5G_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2_AR000035739_AR000034905</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="84512417"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="372fcb53"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6a16c0a5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="99806ba6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="01c390b9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2c94f3c3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
