0.7
2020.1
May 27 2020
20:09:33
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.sim/sim_1/impl/func/xsim/tb_datapath_1_func_impl.v,1607521507,verilog,,D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,,ALU_1;blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_4;blk_mem_gen_0_blk_mem_gen_v8_4_4_synth;cpu_clk;cpu_clk_cpu_clk_clk_wiz;data_ram;data_ram_bindec;data_ram_blk_mem_gen_generic_cstr;data_ram_blk_mem_gen_mux;data_ram_blk_mem_gen_prim_width;data_ram_blk_mem_gen_prim_width__parameterized0;data_ram_blk_mem_gen_prim_width__parameterized1;data_ram_blk_mem_gen_prim_width__parameterized10;data_ram_blk_mem_gen_prim_width__parameterized11;data_ram_blk_mem_gen_prim_width__parameterized12;data_ram_blk_mem_gen_prim_width__parameterized13;data_ram_blk_mem_gen_prim_width__parameterized2;data_ram_blk_mem_gen_prim_width__parameterized3;data_ram_blk_mem_gen_prim_width__parameterized4;data_ram_blk_mem_gen_prim_width__parameterized5;data_ram_blk_mem_gen_prim_width__parameterized6;data_ram_blk_mem_gen_prim_width__parameterized7;data_ram_blk_mem_gen_prim_width__parameterized8;data_ram_blk_mem_gen_prim_width__parameterized9;data_ram_blk_mem_gen_prim_wrapper_init;data_ram_blk_mem_gen_prim_wrapper_init__parameterized0;data_ram_blk_mem_gen_prim_wrapper_init__parameterized1;data_ram_blk_mem_gen_prim_wrapper_init__parameterized10;data_ram_blk_mem_gen_prim_wrapper_init__parameterized11;data_ram_blk_mem_gen_prim_wrapper_init__parameterized12;data_ram_blk_mem_gen_prim_wrapper_init__parameterized13;data_ram_blk_mem_gen_prim_wrapper_init__parameterized2;data_ram_blk_mem_gen_prim_wrapper_init__parameterized3;data_ram_blk_mem_gen_prim_wrapper_init__parameterized4;data_ram_blk_mem_gen_prim_wrapper_init__parameterized5;data_ram_blk_mem_gen_prim_wrapper_init__parameterized6;data_ram_blk_mem_gen_prim_wrapper_init__parameterized7;data_ram_blk_mem_gen_prim_wrapper_init__parameterized8;data_ram_blk_mem_gen_prim_wrapper_init__parameterized9;data_ram_blk_mem_gen_top;data_ram_blk_mem_gen_v8_4_4;data_ram_blk_mem_gen_v8_4_4_synth;datapath_1;glbl;pc_1;reg_files_1,,,../../../../../mycpu_design.srcs/sources_1/ip/cpu_clk,,,,,
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,1606546144,verilog,,,,tb_datapath_1,,,,,,,,
