module gcd_test;

    reg [15:0] data_in;
    reg clk, start;
    wire done;
    wire lt, gt, eq;
    wire lda, ldb, sel1, sel2, sel_in;

    // Instantiate datapath and controller
    datapath DP(lt, gt, eq, lda, ldb, sel1, sel2, sel_in, data_in, clk);
    CONTROLLER CNP(done, lda, ldb, sel1, sel2, sel_in, lt, gt, eq, start, clk);

    initial begin 
        clk = 1'b0;
        start = 1'b0;
        #3 start = 1'b1;
        #500 $finish;
    end

    always #5 clk = ~clk;

    initial begin
        #12 data_in = 143;  // Load A
        #10 data_in = 78;   // Load B
    end

    initial begin
        $monitor($time, " A = %d, B = %d, done = %b", DP.aout, DP.bout, done);
        $dumpfile("gcd.vcd");
        $dumpvars(0, gcd_test);
    end

endmodule
