Model {
  Name			  "dc_2"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.68"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "Fc    =  890e6;\nFsym=  20e6;\nFrame=128;\nD=8;\nRRC_Delay=8; \n"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Fri Apr 18 10:49:11 2008"
  Creator		  "dbenson"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dick"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 07 16:28:33 2010"
  RTWModifiedTimeStamp	  184764506
  ModelVersionFormat	  "1.%<AutoIncrement:68>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/(2*Fc)"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.6.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 135, 1240, 765 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "dc_2"
    Location		    [36, 107, 867, 430]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    100
    Block {
      BlockType		      SubSystem
      Name		      "ADC"
      SID		      1
      Ports		      [2, 1]
      Position		      [495, 59, 550, 121]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"ADC"
	Location		[370, 174, 914, 468]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  2
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  3
	  Position		  [25, 208, 55, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [165, 15, 215, 65]
	  LibraryVersion	  "1.402"
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "Frame*D"
	  V			  "0"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer1"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [165, 190, 215, 240]
	  LibraryVersion	  "1.402"
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "Frame*D"
	  V			  "0"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "I/Q\nImbalance"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [340, 109, 410, 151]
	  LibraryVersion	  "1.260"
	  SourceBlock		  "commrflib2/I//Q\nImbalance"
	  SourceType		  "I/Q Imbalance"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ampImbal		  "0"
	  phsImbal		  "0"
	  Idc			  "0"
	  Qdc			  "0"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [265, 101, 295, 154]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "Zero-Order\nHold"
	  SID			  8
	  Position		  [80, 25, 115, 55]
	  SampleTime		  "1/(D*Fsym)"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "Zero-Order\nHold1"
	  SID			  9
	  Position		  [80, 200, 115, 230]
	  SampleTime		  "1/(D*Fsym)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I/Q out"
	  SID			  10
	  Position		  [455, 123, 485, 137]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Zero-Order\nHold"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero-Order\nHold"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Zero-Order\nHold1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero-Order\nHold1"
	  SrcPort		  1
	  DstBlock		  "Buffer1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  Points		  [15, 0; 0, 75]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -75]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "I/Q\nImbalance"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "I/Q\nImbalance"
	  SrcPort		  1
	  DstBlock		  "I/Q out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Display
      Name		      "BER Metric"
      SID		      11
      Ports		      [1]
      Position		      [700, 56, 790, 124]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Baseband Rx"
      SID		      12
      Ports		      [1, 1]
      Position		      [615, 59, 675, 121]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Baseband Rx"
	Location		[403, 74, 962, 470]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "IQ in"
	  SID			  13
	  Position		  [15, 128, 45, 142]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Discrete-Time\nScatter Plot\nScope"
	  SID			  14
	  Tag			  "ScatterPlot"
	  Ports			  [1]
	  Position		  [250, 219, 325, 271]
	  LibraryVersion	  "1.308"
	  SourceBlock		  "commsink2/Discrete-Time\nScatter Plot\nScope"
	  SourceType		  "Discrete-Time Scatter Plot Scope"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  sampPerSymb		  "1"
	  offsetEye		  "0"
	  numTraces		  "40"
	  numNewFrames		  "40"
	  LineMarkers		  "."
	  LineColors		  "b"
	  fading		  off
	  render		  off
	  AxisGrid		  on
	  xMin			  "-2.5"
	  xMax			  "2.5"
	  yMin			  "-2.5"
	  yMax			  "2.5"
	  inphaseLabel		  "In-phase Amplitude"
	  quadratureLabel	  "Quadrature Amplitude"
	  openScopeAtSimStart	  on
	  FrameNumber		  off
	  FigPos		  "[750 67 230 238]"
	  figTitle		  "Scatter Plot"
	  numLinesMax		  "8"
	  block_type_		  "scatter"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  15
	  Ports			  [2, 1]
	  Position		  [375, 97, 450, 148]
	  LibraryVersion	  "1.308"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "Frame+2*RRC_Delay"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  16
	  Position		  [250, 45, 305, 75]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Tx_data"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M-PSK\nDemodulator\nBaseband"
	  SID			  17
	  Ports			  [1, 1]
	  Position		  [240, 110, 315, 160]
	  LibraryVersion	  "1.534"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag0"
	  SourceBlock		  "commdigbbndpm3/M-PSK\nDemodulator\nBaseband"
	  SourceType		  "M-PSK Demodulator Baseband"
	  M			  "4"
	  Ph			  "pi/4"
	  Dec			  "Binary"
	  Mapping		  "[0:7]"
	  OutType		  "Integer"
	  DecType		  "Hard decision"
	  VarSource		  "Dialog"
	  Variance		  "1"
	  outDtype1		  "Inherit via internal rule"
	  outDtype2		  "Inherit via internal rule"
	  derotateFactorDTMode	  "Same word length as input"
	  derotateFactorWordLen	  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Raised Cosine\nReceive Filter"
	  SID			  18
	  Ports			  [1, 1]
	  Position		  [90, 113, 170, 157]
	  LibraryVersion	  "1.570"
	  DialogController	  "dspDDGCreate"
	  DialogControllerArgs	  "DataTag1"
	  SourceBlock		  "commfilt2/Raised Cosine\nReceive Filter"
	  SourceType		  "Raised Cosine Receive Filter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  filtType		  "Square root"
	  N			  "8"
	  D			  "RRC_Delay"
	  R			  "0.25"
	  sampMode		  "Mute"
	  saveAsFlag		  "0"
	  framing		  "Maintain input frame rate"
	  rateMode		  "Downsampling"
	  downFactor		  "D"
	  downOffset		  "6"
	  checkGain		  "Normalized"
	  filterGain		  "1"
	  checkCoeff		  off
	  variableName		  "rcRxFilt"
	  launchFVT		  off
	  roundingMode		  "Floor"
	  overflowMode		  off
	  coeffMode		  "Same word length as input"
	  coeffWordLength	  "16"
	  coeffFracLength	  "15"
	  prodOutputMode	  "Same as input"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "30"
	  accumMode		  "Same as product output"
	  accumWordLength	  "32"
	  accumFracLength	  "30"
	  outputMode		  "Same as accumulator"
	  outputWordLength	  "16"
	  outputFracLength	  "15"
	  LockScale		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  19
	  Position		  [485, 118, 515, 132]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Raised Cosine\nReceive Filter"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Discrete-Time\nScatter Plot\nScope"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "M-PSK\nDemodulator\nBaseband"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Error Rate\nCalculation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "M-PSK\nDemodulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "Error Rate\nCalculation"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "IQ in"
	  SrcPort		  1
	  DstBlock		  "Raised Cosine\nReceive Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Direct Conversion Rx"
      SID		      20
      Ports		      [1, 2]
      Position		      [400, 60, 440, 120]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Direct Conversion Rx"
	Location		[190, 74, 837, 501]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  21
	  Position		  [25, 123, 55, 137]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Alpha"
	  SID			  22
	  Ports			  [1, 1]
	  Position		  [305, 110, 335, 140]
	  LibraryVersion	  "1.762"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  low			  "0"
	  gain			  "0"
	  high			  "0.1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAA Filter I"
	  SID			  23
	  Ports			  [1, 1]
	  Position		  [485, 71, 535, 109]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "5"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAA Filter Q"
	  SID			  24
	  Ports			  [1, 1]
	  Position		  [485, 211, 535, 249]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "5"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  25
	  Position		  [235, 110, 265, 140]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  SID			  26
	  Ports			  [1, 2]
	  Position		  [160, 111, 165, 149]
	  BackgroundColor	  "black"
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "I_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Q_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mixer IP2 Impairment"
	  SID			  27
	  Ports			  [4, 2]
	  Position		  [375, 18, 425, 302]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Mixer IP2 Impairment"
	    Location		    [290, 173, 760, 568]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      28
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      29
	      Position		      [25, 143, 55, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      30
	      Position		      [25, 193, 55, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      31
	      Position		      [25, 88, 55, 102]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add1"
	      SID		      32
	      Ports		      [2, 1]
	      Position		      [230, 27, 260, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add2"
	      SID		      33
	      Ports		      [2, 1]
	      Position		      [220, 177, 250, 208]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      34
	      Ports		      [1, 1]
	      Position		      [80, 80, 110, 110]
	      Operator		      "square"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "m1"
	      SID		      35
	      Ports		      [2, 1]
	      Position		      [155, 87, 185, 118]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      36
	      Position		      [300, 38, 330, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      37
	      Position		      [305, 188, 335, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "m1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"Add1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Add2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Add2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "m1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Rx Mix 1"
	  SID			  38
	  Ports			  [2, 1]
	  Position		  [270, 37, 300, 68]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Rx Mix 2"
	  SID			  39
	  Ports			  [2, 1]
	  Position		  [275, 177, 305, 208]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sin
	  Name			  "Rx Quadrature \nSine Wave\nat Fc"
	  SID			  40
	  Ports			  [0, 1]
	  Position		  [100, 115, 130, 145]
	  Amplitude		  "1"
	  Bias			  "0"
	  Frequency		  "Fc*2*pi"
	  Phase			  "[-pi/2,0]"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  41
	  Position		  [575, 83, 605, 97]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  42
	  Position		  [575, 223, 605, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Rx Mix 1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Rx Mix 2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 65]
	      DstBlock		      "Mixer IP2 Impairment"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "Rx Quadrature \nSine Wave\nat Fc"
	  SrcPort		  1
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  Name			  "I_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "Rx Mix 1"
	  DstPort		  2
	}
	Line {
	  Name			  "Q_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  Points		  [25, 0; 0, 45]
	  DstBlock		  "Rx Mix 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Analog\nAA Filter I"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Analog\nAA Filter Q"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Rx Mix 1"
	  SrcPort		  1
	  DstBlock		  "Mixer IP2 Impairment"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Alpha"
	  SrcPort		  1
	  DstBlock		  "Mixer IP2 Impairment"
	  DstPort		  2
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Rx Mix 2"
	  SrcPort		  1
	  DstBlock		  "Mixer IP2 Impairment"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mixer IP2 Impairment"
	  SrcPort		  1
	  DstBlock		  "Analog\nAA Filter I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mixer IP2 Impairment"
	  SrcPort		  2
	  DstBlock		  "Analog\nAA Filter Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Alpha"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Mixer In/Out relationship\nYout = (LO * RF) + (Alpha * RF^2)"
	  Position		  [196, 327]
	  FontSize		  18
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Direct Conversion Tx 1"
      SID		      43
      Ports		      [2, 1]
      Position		      [185, 60, 225, 120]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Direct Conversion Tx 1"
	Location		[215, 179, 529, 494]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  44
	  Position		  [45, 28, 75, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  45
	  Position		  [35, 223, 65, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  46
	  Ports			  [1, 2]
	  Position		  [80, 111, 85, 149]
	  BackgroundColor	  "black"
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "I_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Q_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  47
	  Ports			  [2, 1]
	  Position		  [200, 112, 230, 168]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Tx Mix 1"
	  SID			  48
	  Ports			  [2, 1]
	  Position		  [135, 27, 165, 58]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Tx Mix 2"
	  SID			  49
	  Ports			  [2, 1]
	  Position		  [135, 207, 165, 238]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sin
	  Name			  "Tx Quadrature \nSine Wave\nat Fc"
	  SID			  50
	  Ports			  [0, 1]
	  Position		  [25, 115, 55, 145]
	  Amplitude		  "4.1"
	  Bias			  "0"
	  Frequency		  "Fc*2*pi"
	  Phase			  "[-pi/2,0]"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  51
	  Position		  [255, 133, 285, 147]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Tx Quadrature \nSine Wave\nat Fc"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  Name			  "I_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [5, 0; 0, -70]
	  DstBlock		  "Tx Mix 1"
	  DstPort		  2
	}
	Line {
	  Name			  "Q_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [5, 0; 0, 75]
	  DstBlock		  "Tx Mix 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Tx Mix 1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 80]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Tx Mix 2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -70]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Tx Mix 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Tx Mix 2"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Direct Conversion Tx 2"
      SID		      52
      Ports		      [2, 1]
      Position		      [180, 180, 220, 240]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Direct Conversion Tx 2"
	Location		[215, 179, 529, 494]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  53
	  Position		  [45, 28, 75, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  54
	  Position		  [35, 223, 65, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  55
	  Ports			  [1, 2]
	  Position		  [80, 111, 85, 149]
	  BackgroundColor	  "black"
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "I_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Q_lo"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  56
	  Ports			  [2, 1]
	  Position		  [200, 112, 230, 168]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Tx Mix 1"
	  SID			  57
	  Ports			  [2, 1]
	  Position		  [135, 27, 165, 58]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Tx Mix 2"
	  SID			  58
	  Ports			  [2, 1]
	  Position		  [135, 207, 165, 238]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sin
	  Name			  "Tx Quadrature \nSine Wave\nat Fc"
	  SID			  59
	  Ports			  [0, 1]
	  Position		  [25, 115, 55, 145]
	  Amplitude		  "4.1"
	  Bias			  "0"
	  Frequency		  "(Fc+30.0e6)*2*pi "
	  Phase			  "[-pi/2,0]"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  60
	  Position		  [255, 133, 285, 147]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Tx Mix 2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Tx Mix 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Tx Mix 2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -70]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Tx Mix 1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 80]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  Name			  "Q_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [5, 0; 0, 75]
	  DstBlock		  "Tx Mix 2"
	  DstPort		  1
	}
	Line {
	  Name			  "I_lo"
	  Labels		  [3, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [5, 0; 0, -70]
	  DstBlock		  "Tx Mix 1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Tx Quadrature \nSine Wave\nat Fc"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Interferer Level"
      SID		      61
      Ports		      [1, 1]
      Position		      [270, 195, 300, 225]
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Math\nOperations/Slider\nGain"
      SourceType	      "Slider Gain"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      low		      "0"
      gain		      "0"
      high		      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      100
      Ports		      []
      Position		      [555, 274, 767, 299]
      ShowName		      off
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Copywrite 2005-2010 The MathWorks, Inc."
      MaskDisplayString	      "Copywrite 2005-2010 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "dc_2"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "RF Spectrum Analyzer (Image Reject)1"
      SID		      62
      Description	      "Spectrum Analyzer"
      Ports		      [1]
      Position		      [410, 158, 535, 212]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bandwidth|Center Freq"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "BW=@1;Fc=@2;"
      MaskDisplay	      "fprintf('Spectrum Analyzer \\n Fc=%7.2f MHz \\n BW=%7.2f MHz',Fc/1e6,BW/1e6)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "100e6|Fc"
      System {
	Name			"RF Spectrum Analyzer (Image Reject)1"
	Location		[120, 123, 850, 355]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input Signal"
	  SID			  63
	  Position		  [20, 102, 60, 118]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  64
	  Ports			  [2, 1]
	  Position		  [510, 98, 540, 127]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave1"
	  SID			  65
	  Ports			  [0, 1]
	  Position		  [25, 35, 55, 65]
	  ShowName		  off
	  Amplitude		  "1/7.2"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc)"
	  Phase			  "-pi/2"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave2"
	  SID			  66
	  Ports			  [0, 1]
	  Position		  [25, 160, 55, 190]
	  ShowName		  off
	  Amplitude		  "1/7.2"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc)"
	  Phase			  "0"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spectrum\nScope"
	  SID			  67
	  Ports			  [1]
	  Position		  [615, 90, 650, 140]
	  LibraryVersion	  "1.449"
	  DialogController	  "dspdialog.SpectrumScope"
	  DialogControllerArgs	  "DataTag2"
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  on
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  on
	  BufferSize		  "256"
	  Overlap		  "0"
	  inpFftLenInherit	  off
	  FFTlength		  "128"
	  numAvg		  "20"
	  DisplayProperties	  off
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[10 31 298 242]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "Two-sided ((-Fs/2...Fs/2])"
	  XDisplay		  "0"
	  InheritXIncr		  on
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dBm"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-60"
	  YMax			  "0"
	  YLabel		  "dBm"
	  LineProperties	  off
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	  XAxisParamsVer	  "6.8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias"
	  SID			  68
	  Ports			  [1, 1]
	  Position		  [250, 32, 315, 88]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "9"
	  Wlo			  "BW*pi"
	  Whi			  "80"
	  Rp			  "1.2"
	  Rs			  "100"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias1"
	  SID			  69
	  Ports			  [1, 1]
	  Position		  [250, 142, 315, 198]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "9"
	  Wlo			  "BW*pi"
	  Whi			  "80"
	  Rp			  "1.2"
	  Rs			  "100"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert"
	  SID			  70
	  Ports			  [2, 1]
	  Position		  [150, 41, 195, 74]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert1"
	  SID			  71
	  Ports			  [2, 1]
	  Position		  [145, 151, 190, 184]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler (imag)"
	  SID			  72
	  Position		  [375, 151, 410, 189]
	  SampleTime		  "1/(1.28*BW)"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler (real)"
	  SID			  73
	  Position		  [380, 41, 415, 79]
	  SampleTime		  "1/(1.28*BW)"
	}
	Line {
	  SrcBlock		  "Input Signal"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "down convert"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "down convert1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "down convert"
	  SrcPort		  1
	  DstBlock		  "anti alias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "anti alias"
	  SrcPort		  1
	  DstBlock		  "sampler (real)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  DstBlock		  "down convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave2"
	  SrcPort		  1
	  DstBlock		  "down convert1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "anti alias1"
	  SrcPort		  1
	  DstBlock		  "sampler (imag)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "down convert1"
	  SrcPort		  1
	  DstBlock		  "anti alias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler (real)"
	  SrcPort		  1
	  Points		  [45, 0; 0, 45]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler (imag)"
	  SrcPort		  1
	  Points		  [50, 0; 0, -50]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Spectrum\nScope"
	  DstPort		  1
	}
	Annotation {
	  Name			  "cosine"
	  Position		  [47, 76]
	}
	Annotation {
	  Name			  "sine"
	  Position		  [46, 203]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      74
      Ports		      [1]
      Position		      [460, 239, 490, 271]
      Floating		      off
      Location		      [25, 462, 349, 701]
      Open		      on
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "5e-007"
      YMin		      "-12.5"
      YMax		      "12.5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nScope"
      SID		      75
      Ports		      [1]
      Position		      [630, 190, 665, 240]
      LibraryVersion	      "1.449"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag3"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "256"
      Overlap		      "0"
      inpFftLenInherit	      off
      FFTlength		      "128"
      numAvg		      "20"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "[301 38 356 231]"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dBm"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-60"
      YMax		      "20"
      YLabel		      "dBm"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.8"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      76
      Ports		      [2, 1]
      Position		      [315, 75, 345, 105]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Tx_BaseBand 1"
      SID		      77
      Ports		      [0, 2]
      Position		      [65, 60, 105, 120]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Tx_BaseBand 1"
	Location		[20, 74, 969, 395]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAI Filter I"
	  SID			  78
	  Ports			  [1, 1]
	  Position		  [770, 36, 820, 74]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "6"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAI Filter I1"
	  SID			  79
	  Ports			  [1, 1]
	  Position		  [775, 106, 825, 144]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "6"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  80
	  Ports			  [1, 2]
	  Position		  [700, 48, 730, 77]
	  Output		  "Real and imag"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "DAC"
	  SID			  81
	  Position		  [600, 48, 665, 82]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M-PSK\nModulator\nBaseband"
	  SID			  82
	  Ports			  [1, 1]
	  Position		  [225, 39, 300, 91]
	  LibraryVersion	  "1.534"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag4"
	  SourceBlock		  "commdigbbndpm3/M-PSK\nModulator\nBaseband"
	  SourceType		  "M-PSK Modulator Baseband"
	  M			  "4"
	  InType		  "Integer"
	  Enc			  "Binary"
	  Mapping		  "[0:7]"
	  Ph			  "pi/4"
	  outDtype		  "double"
	  outWordLen		  "16"
	  outUDDataType		  "sfix(16)"
	  outFracLenMode	  "Best precision"
	  outFracLen		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Raised Cosine\nTransmit Filter"
	  SID			  83
	  Ports			  [1, 1]
	  Position		  [370, 43, 450, 87]
	  LibraryVersion	  "1.570"
	  DialogController	  "dspDDGCreate"
	  DialogControllerArgs	  "DataTag5"
	  SourceBlock		  "commfilt2/Raised Cosine\nTransmit Filter"
	  SourceType		  "Raised Cosine Transmit Filter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  filtType		  "Square root"
	  D			  "RRC_Delay"
	  R			  "0.25"
	  sampMode		  "Mute"
	  saveAsFlag		  "0"
	  framing		  "Maintain input frame rate"
	  N			  "D"
	  checkGain		  "Normalized"
	  filterGain		  "1"
	  checkCoeff		  off
	  variableName		  "rcTxFilt"
	  launchFVT		  off
	  roundingMode		  "Floor"
	  overflowMode		  off
	  coeffMode		  "Same word length as input"
	  coeffWordLength	  "16"
	  coeffFracLength	  "15"
	  prodOutputMode	  "Inherit via internal rule"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "30"
	  accumMode		  "Inherit via internal rule"
	  accumWordLength	  "32"
	  accumFracLength	  "30"
	  outputMode		  "Same as accumulator"
	  outputWordLength	  "16"
	  outputFracLength	  "15"
	  LockScale		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Random Integer\nGenerator"
	  SID			  84
	  Ports			  [0, 1]
	  Position		  [25, 43, 105, 87]
	  LibraryVersion	  "1.111"
	  SourceBlock		  "commrandsrc2/Random Integer\nGenerator"
	  SourceType		  "Random Integer Generator"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  mul			  "4"
	  seed			  "37"
	  Ts			  "1/Fsym"
	  frameBased		  on
	  sampPerFrame		  "Frame"
	  orient		  off
	  outDataType		  "double"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Tx_data"
	  SID			  85
	  Position		  [250, 140, 290, 170]
	  GotoTag		  "Tx_data"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unbuffer"
	  SID			  86
	  Ports			  [1, 1]
	  Position		  [515, 35, 560, 95]
	  LibraryVersion	  "1.402"
	  SourceBlock		  "dspbuff3/Unbuffer"
	  SourceType		  "Unbuffer"
	  ic			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I_out"
	  SID			  87
	  Position		  [865, 48, 895, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q_out"
	  SID			  88
	  Position		  [870, 118, 900, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "M-PSK\nModulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "Raised Cosine\nTransmit Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Raised Cosine\nTransmit Filter"
	  SrcPort		  1
	  DstBlock		  "Unbuffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Analog\nAI Filter I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [15, 0; 0, 55]
	  DstBlock		  "Analog\nAI Filter I1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unbuffer"
	  SrcPort		  1
	  DstBlock		  "DAC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DAC"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Random Integer\nGenerator"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "M-PSK\nModulator\nBaseband"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Tx_data"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Analog\nAI Filter I"
	  SrcPort		  1
	  DstBlock		  "I_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Analog\nAI Filter I1"
	  SrcPort		  1
	  DstBlock		  "Q_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Tx_BaseBand 2"
      SID		      89
      Ports		      [0, 2]
      Position		      [65, 180, 105, 240]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Tx_BaseBand 2"
	Location		[16, 74, 984, 378]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAI Filter I"
	  SID			  90
	  Ports			  [1, 1]
	  Position		  [770, 36, 820, 74]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "6"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Analog\nAI Filter I1"
	  SID			  91
	  Ports			  [1, 1]
	  Position		  [775, 106, 825, 144]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Bessel"
	  filttype		  "Lowpass"
	  N			  "6"
	  Wlo			  "2*pi*2*Fsym"
	  Whi			  "80"
	  Rp			  "2"
	  Rs			  "40"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  92
	  Ports			  [1, 2]
	  Position		  [700, 48, 730, 77]
	  Output		  "Real and imag"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "DAC"
	  SID			  93
	  Position		  [610, 48, 675, 82]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M-PSK\nModulator\nBaseband"
	  SID			  94
	  Ports			  [1, 1]
	  Position		  [185, 39, 260, 91]
	  LibraryVersion	  "1.534"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag6"
	  SourceBlock		  "commdigbbndpm3/M-PSK\nModulator\nBaseband"
	  SourceType		  "M-PSK Modulator Baseband"
	  M			  "4"
	  InType		  "Integer"
	  Enc			  "Binary"
	  Mapping		  "[0:7]"
	  Ph			  "pi/4"
	  outDtype		  "double"
	  outWordLen		  "16"
	  outUDDataType		  "sfix(16)"
	  outFracLenMode	  "Best precision"
	  outFracLen		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Raised Cosine\nTransmit Filter"
	  SID			  95
	  Ports			  [1, 1]
	  Position		  [335, 43, 415, 87]
	  LibraryVersion	  "1.570"
	  DialogController	  "dspDDGCreate"
	  DialogControllerArgs	  "DataTag7"
	  SourceBlock		  "commfilt2/Raised Cosine\nTransmit Filter"
	  SourceType		  "Raised Cosine Transmit Filter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  filtType		  "Square root"
	  D			  "RRC_Delay"
	  R			  "0.25"
	  sampMode		  "Mute"
	  saveAsFlag		  "0"
	  framing		  "Maintain input frame rate"
	  N			  "D"
	  checkGain		  "Normalized"
	  filterGain		  "1"
	  checkCoeff		  off
	  variableName		  "rcTxFilt"
	  launchFVT		  off
	  roundingMode		  "Floor"
	  overflowMode		  off
	  coeffMode		  "Same word length as input"
	  coeffWordLength	  "16"
	  coeffFracLength	  "15"
	  prodOutputMode	  "Inherit via internal rule"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "30"
	  accumMode		  "Inherit via internal rule"
	  accumWordLength	  "32"
	  accumFracLength	  "30"
	  outputMode		  "Same as accumulator"
	  outputWordLength	  "16"
	  outputFracLength	  "15"
	  LockScale		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Random Integer\nGenerator"
	  SID			  96
	  Ports			  [0, 1]
	  Position		  [25, 43, 105, 87]
	  LibraryVersion	  "1.111"
	  SourceBlock		  "commrandsrc2/Random Integer\nGenerator"
	  SourceType		  "Random Integer Generator"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  mul			  "4"
	  seed			  "123"
	  Ts			  "1/Fsym"
	  frameBased		  on
	  sampPerFrame		  "Frame"
	  orient		  off
	  outDataType		  "double"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unbuffer"
	  SID			  97
	  Ports			  [1, 1]
	  Position		  [500, 35, 545, 95]
	  LibraryVersion	  "1.402"
	  SourceBlock		  "dspbuff3/Unbuffer"
	  SourceType		  "Unbuffer"
	  ic			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I_out"
	  SID			  98
	  Position		  [865, 48, 895, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q_out"
	  SID			  99
	  Position		  [870, 118, 900, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Analog\nAI Filter I1"
	  SrcPort		  1
	  DstBlock		  "Q_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Analog\nAI Filter I"
	  SrcPort		  1
	  DstBlock		  "I_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Random Integer\nGenerator"
	  SrcPort		  1
	  DstBlock		  "M-PSK\nModulator\nBaseband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DAC"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unbuffer"
	  SrcPort		  1
	  DstBlock		  "DAC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [15, 0; 0, 55]
	  DstBlock		  "Analog\nAI Filter I1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Analog\nAI Filter I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Raised Cosine\nTransmit Filter"
	  SrcPort		  1
	  DstBlock		  "Unbuffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "M-PSK\nModulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "Raised Cosine\nTransmit Filter"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Tx_BaseBand 1"
      SrcPort		      1
      DstBlock		      "Direct Conversion Tx 1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Tx_BaseBand 1"
      SrcPort		      2
      DstBlock		      "Direct Conversion Tx 1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"Baseband Rx"
	DstPort			1
      }
      Branch {
	Points			[0, 125]
	DstBlock		"Spectrum\nScope"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Direct Conversion Rx"
      SrcPort		      1
      DstBlock		      "ADC"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Direct Conversion Rx"
      SrcPort		      2
      DstBlock		      "ADC"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Baseband Rx"
      SrcPort		      1
      DstBlock		      "BER Metric"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Direct Conversion Tx 1"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Interferer Level"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Direct Conversion Rx"
	DstPort			1
      }
      Branch {
	Points			[0, 95]
	Branch {
	  DstBlock		  "RF Spectrum Analyzer (Image Reject)1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 70]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Tx_BaseBand 2"
      SrcPort		      1
      DstBlock		      "Direct Conversion Tx 2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Tx_BaseBand 2"
      SrcPort		      2
      DstBlock		      "Direct Conversion Tx 2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Direct Conversion Tx 2"
      SrcPort		      1
      DstBlock		      "Interferer Level"
      DstPort		      1
    }
    Annotation {
      Name		      "INTERFERER"
      Position		      [140, 158]
    }
    Annotation {
      Name		      "TRANSMITTER"
      Position		      [149, 40]
    }
    Annotation {
      Name		      "Direct Conversion Rx with Impairments"
      Position		      [517, 27]
      FontSize		      12
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  8
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    P     8    (     0         %    \"     $    \"     0         .    2     8    (    !    "
    "      %    \"     $    4     0         0    %    %)A:7-E9$-O<VEN949I;'1E<E1X      X   !     !@    @    $          "
    "4    (     0    H    !         !     *    8V]M;61I86QO9P        "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    -     0         0    #0   $U04TM-;V1U;&%T;W(    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    P     8    (     0         %    \"     $    \"     0         .    2     8    (    !    "
    "      %    \"     $    4     0         0    %    %)A:7-E9$-O<VEN949I;'1E<E1X      X   !     !@    @    $          "
    "4    (     0    H    !         !     *    8V]M;61I86QO9P        "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    -     0         0    #0   $U04TM-;V1U;&%T;W(    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    P     8    (     0         %    \"     $    \"     0         .    2     8    (    !    "
    "      %    \"     $    4     0         0    %    %)A:7-E9$-O<VEN949I;'1E<E)X      X   !     !@    @    $          "
    "4    (     0    H    !         !     *    8V]M;61I86QO9P        "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    /     0         0    #P   $U04TM$96UO9'5L871O<@ "
  }
}
