{
    "design": {
        "design_name": "axi_stream_interface",
        "platform": "sky130hd",
        "description": "axi_stream_interface",
        "verilog": [
            "axi_stream_interface.v"
        ],
        "topcell": "axi_stream_interface"
    },
    "constraint": {
        "constraint_file": "default",
        "clock_port": "clk",
        "clock_cycle": 5.0,
        "input_delay": 0.2,
        "output_delay": 0.2
    },
    "config": {
        "TNS_END_PERCENT": 100,
        "DIE_AREA": "0 0 80 80",
        "CORE_AREA": "20 20 60 60"
    }
}