6:26:48 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Oct 19 18:27:15 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP_TB.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module top_tb
@W: CG730 :"D:\AmigaPCI\U409\U409_TOP_TB.v":6:7:6:12|Top-level module top_tb has no ports

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG179 :"D:\AmigaPCI\U409\U409_TICK.v":68:102:68:110|Removing redundant assignment.
@N: CL189 :"D:\AmigaPCI\U409\U409_TICK.v":55:0:55:5|Register bit startup_done is always 1.
@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":61:0:61:5|Register bit startup_done is always 1.
@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP_TB.v":6:7:6:12|Synthesizing module top_tb in library work.

@W: CG294 :"D:\AmigaPCI\U409\U409_TOP_TB.v":42:0:42:5|always block should contain at least one event control
@W: CG294 :"D:\AmigaPCI\U409\U409_TOP_TB.v":43:0:43:5|always block should contain at least one event control
@W: CG294 :"D:\AmigaPCI\U409\U409_TOP_TB.v":44:0:44:5|always block should contain at least one event control
@W: CG532 :"D:\AmigaPCI\U409\U409_TOP_TB.v":49:0:49:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"D:\AmigaPCI\U409\U409_TOP_TB.v":88:0:88:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS168 :"D:\AmigaPCI\U409\U409_TOP_TB.v":124:10:124:10|Port PORT does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 19 18:27:16 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 19 18:27:16 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Oct 19 18:27:30 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG179 :"D:\AmigaPCI\U409\U409_TICK.v":68:102:68:110|Removing redundant assignment.
@N: CL189 :"D:\AmigaPCI\U409\U409_TICK.v":55:0:55:5|Register bit startup_done is always 1.
@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":61:0:61:5|Register bit startup_done is always 1.
@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":115:0:115:5|Optimizing register bit ROM_DELAY[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":115:0:115:5|Pruning register bit 2 of ROM_DELAY[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":174:0:174:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register ACK_STATE.
Extracted state machine for register ACK_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:90:42:98|Input nRAMSPACE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:101:42:109|Input nREGSPACE is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 18:27:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 18:27:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 18:27:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 19 18:27:31 2024

###########################################################]
Pre-mapping Report

# Sat Oct 19 18:27:32 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK6      6.0 MHz       166.667       declared     default_clkgroup     35   
CLK7      7.2 MHz       139.665       declared     default_clkgroup     6    
CLK40     40.0 MHz      25.000        declared     default_clkgroup     18   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine ACK_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":174:0:174:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 19 18:27:32 2024

###########################################################]
Map & Optimize Report

# Sat Oct 19 18:27:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine ACK_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":174:0:174:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 119 /        56
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:17:38:20|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:10:38:14|SB_GB_IO inserted on the port CLK40.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:23:38:26|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance            
----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io      SB_GB_IO               35         U409_TICK.TICK60_COUNT[11] 
@K:CKID0002       CLK40_ibuf_gb_io     SB_GB_IO               15         U409_TRANSFER_ACK.TACK_EN_i
@K:CKID0003       CLK7_ibuf_gb_io      SB_GB_IO               6          U409_CIA.CIA_ENABLE_OUT    
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 19 18:27:33 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
CLK6               6.0 MHz       92.4 MHz      166.667       10.820        155.847     declared     default_clkgroup
CLK7               7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared     default_clkgroup
CLK40              40.0 MHz      19.9 MHz      25.000        50.372        6.529       declared     default_clkgroup
====================================================================================================================


@W: MT116 |Paths from clock (CLK7:r) to clock (CLK40:r) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      17.273   |  25.000      20.800  |  12.500      6.529  |  12.500      6.620
CLK6      CLK6    |  166.667     155.847  |  No paths    -       |  No paths    -      |  No paths    -    
CLK7      CLK40   |  2.085       -2.115   |  No paths    -       |  No paths    -      |  No paths    -    
CLK7      CLK7    |  139.665     132.029  |  No paths    -       |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                              Starting                                             Arrival            
Instance                      Reference     Type       Pin     Net                 Time        Slack  
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
U409_TICK.TICK50_COUNT[1]     CLK6          SB_DFF     Q       TICK50_COUNT[1]     0.540       155.847
U409_TICK.TICK60_COUNT[0]     CLK6          SB_DFF     Q       TICK60_COUNT[0]     0.540       155.847
U409_TICK.TICK50_COUNT[2]     CLK6          SB_DFF     Q       TICK50_COUNT[2]     0.540       155.896
U409_TICK.TICK60_COUNT[2]     CLK6          SB_DFF     Q       TICK60_COUNT[2]     0.540       155.896
U409_TICK.TICK50_COUNT[4]     CLK6          SB_DFF     Q       TICK50_COUNT[4]     0.540       157.442
U409_TICK.TICK60_COUNT[1]     CLK6          SB_DFF     Q       TICK60_COUNT[1]     0.540       157.442
U409_TICK.TICK50_COUNT[0]     CLK6          SB_DFF     Q       TICK50_COUNT[0]     0.540       157.470
U409_TICK.TICK60_COUNT[6]     CLK6          SB_DFF     Q       TICK60_COUNT[6]     0.540       157.470
U409_TICK.TICK50_COUNT[6]     CLK6          SB_DFF     Q       TICK50_COUNT[6]     0.540       157.491
U409_TICK.TICK60_COUNT[3]     CLK6          SB_DFF     Q       TICK60_COUNT[3]     0.540       157.491
======================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                  Required            
Instance                       Reference     Type       Pin     Net                      Time         Slack  
                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------
U409_TICK.TICK50_COUNT[12]     CLK6          SB_DFF     D       TICK50_COUNT_RNO[12]     166.562      155.847
U409_TICK.TICK60_COUNT[12]     CLK6          SB_DFF     D       TICK60_COUNT_RNO[12]     166.562      155.847
U409_TICK.TICK50_COUNT[11]     CLK6          SB_DFF     D       TICK50_COUNT_5[11]       166.562      155.987
U409_TICK.TICK60_COUNT[11]     CLK6          SB_DFF     D       TICK60_COUNT_5[11]       166.562      155.987
U409_TICK.TICK50_COUNT[10]     CLK6          SB_DFF     D       TICK50_COUNT_5[10]       166.562      156.127
U409_TICK.TICK60_COUNT[10]     CLK6          SB_DFF     D       TICK60_COUNT_5[10]       166.562      156.127
U409_TICK.TICK50_COUNT[9]      CLK6          SB_DFF     D       TICK50_COUNT_5[9]        166.562      156.267
U409_TICK.TICK60_COUNT[9]      CLK6          SB_DFF     D       TICK60_COUNT_RNO[9]      166.562      156.267
U409_TICK.TICK50_COUNT[8]      CLK6          SB_DFF     D       TICK50_COUNT_RNO[8]      166.562      156.407
U409_TICK.TICK60_COUNT[8]      CLK6          SB_DFF     D       TICK60_COUNT_RNO[8]      166.562      156.407
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      10.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 155.847

    Number of logic level(s):                16
    Starting point:                          U409_TICK.TICK50_COUNT[1] / Q
    Ending point:                            U409_TICK.TICK50_COUNT[12] / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U409_TICK.TICK50_COUNT[1]                 SB_DFF       Q        Out     0.540     0.540       -         
TICK50_COUNT[1]                           Net          -        -       1.599     -           3         
U409_TICK.TICK50_COUNT_RNINVDP[1]         SB_LUT4      I0       In      -         2.139       -         
U409_TICK.TICK50_COUNT_RNINVDP[1]         SB_LUT4      O        Out     0.449     2.588       -         
TICK503_0                                 Net          -        -       1.371     -           1         
U409_TICK.TICK50_COUNT_RNIAGJV1[5]        SB_LUT4      I3       In      -         3.959       -         
U409_TICK.TICK50_COUNT_RNIAGJV1[5]        SB_LUT4      O        Out     0.316     4.274       -         
TICK503_9                                 Net          -        -       1.371     -           2         
U409_TICK.CLK_DIV16_RNIIBPA4_0            SB_LUT4      I3       In      -         5.645       -         
U409_TICK.CLK_DIV16_RNIIBPA4_0            SB_LUT4      O        Out     0.287     5.933       -         
TICK50_1_sqmuxa                           Net          -        -       0.905     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_0_c      SB_CARRY     CI       In      -         6.838       -         
U409_TICK.un1_TICK50_COUNT_6_cry_0_c      SB_CARRY     CO       Out     0.126     6.964       -         
un1_TICK50_COUNT_6_cry_0                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_1_c      SB_CARRY     CI       In      -         6.978       -         
U409_TICK.un1_TICK50_COUNT_6_cry_1_c      SB_CARRY     CO       Out     0.126     7.104       -         
un1_TICK50_COUNT_6_cry_1                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_2_c      SB_CARRY     CI       In      -         7.118       -         
U409_TICK.un1_TICK50_COUNT_6_cry_2_c      SB_CARRY     CO       Out     0.126     7.245       -         
un1_TICK50_COUNT_6_cry_2                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_3_c      SB_CARRY     CI       In      -         7.258       -         
U409_TICK.un1_TICK50_COUNT_6_cry_3_c      SB_CARRY     CO       Out     0.126     7.385       -         
un1_TICK50_COUNT_6_cry_3                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_4_c      SB_CARRY     CI       In      -         7.399       -         
U409_TICK.un1_TICK50_COUNT_6_cry_4_c      SB_CARRY     CO       Out     0.126     7.525       -         
un1_TICK50_COUNT_6_cry_4                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_5_c      SB_CARRY     CI       In      -         7.539       -         
U409_TICK.un1_TICK50_COUNT_6_cry_5_c      SB_CARRY     CO       Out     0.126     7.665       -         
un1_TICK50_COUNT_6_cry_5                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_6_c      SB_CARRY     CI       In      -         7.679       -         
U409_TICK.un1_TICK50_COUNT_6_cry_6_c      SB_CARRY     CO       Out     0.126     7.805       -         
un1_TICK50_COUNT_6_cry_6                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_7_c      SB_CARRY     CI       In      -         7.819       -         
U409_TICK.un1_TICK50_COUNT_6_cry_7_c      SB_CARRY     CO       Out     0.126     7.946       -         
un1_TICK50_COUNT_6_cry_7                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_8_c      SB_CARRY     CI       In      -         7.960       -         
U409_TICK.un1_TICK50_COUNT_6_cry_8_c      SB_CARRY     CO       Out     0.126     8.086       -         
un1_TICK50_COUNT_6_cry_8                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_9_c      SB_CARRY     CI       In      -         8.100       -         
U409_TICK.un1_TICK50_COUNT_6_cry_9_c      SB_CARRY     CO       Out     0.126     8.226       -         
un1_TICK50_COUNT_6_cry_9                  Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_10_c     SB_CARRY     CI       In      -         8.240       -         
U409_TICK.un1_TICK50_COUNT_6_cry_10_c     SB_CARRY     CO       Out     0.126     8.366       -         
un1_TICK50_COUNT_6_cry_10                 Net          -        -       0.014     -           2         
U409_TICK.un1_TICK50_COUNT_6_cry_11_c     SB_CARRY     CI       In      -         8.380       -         
U409_TICK.un1_TICK50_COUNT_6_cry_11_c     SB_CARRY     CO       Out     0.126     8.506       -         
un1_TICK50_COUNT_6_cry_11                 Net          -        -       0.386     -           1         
U409_TICK.TICK50_COUNT_RNO[12]            SB_LUT4      I3       In      -         8.892       -         
U409_TICK.TICK50_COUNT_RNO[12]            SB_LUT4      O        Out     0.316     9.208       -         
TICK50_COUNT_RNO[12]                      Net          -        -       1.507     -           1         
U409_TICK.TICK50_COUNT[12]                SB_DFF       D        In      -         10.715      -         
========================================================================================================
Total path delay (propagation time + setup) of 10.820 is 3.527(32.6%) logic and 7.293(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT       CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CIA_CLK_HIGH         CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       132.029
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       132.078
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       132.099
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       132.162
=======================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                   Required            
Instance                           Reference     Type        Pin     Net                      Time         Slack  
                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_STATE[0]     CLK7          SB_DFFR     D       CIA_STATE_ns[0]          1.979        -2.115 
U409_TRANSFER_ACK.CIA_STATE[1]     CLK7          SB_DFFR     D       CIA_STATE_ns[1]          1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]       CLK7          SB_DFFR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CIA_ENABLE_OUT            CLK7          SB_DFF      D       CIA_ENABLE_OUT_0         139.560      132.029
U409_CIA.CIA_CLK_HIGH              CLK7          SB_DFF      D       CIA_CLK_HIGH             139.560      133.715
U409_CIA.CIA_CLK_COUNT[0]          CLK7          SB_DFF      D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]          CLK7          SB_DFF      D       CIA_CLK_COUNT_4[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]          CLK7          SB_DFF      D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]          CLK7          SB_DFF      D       CIA_CLK_COUNT_4[3]       139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_STATE[1] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK40 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT                       SB_DFF      Q        Out     0.540     0.540       -         
CIA_ENABLEm                                   Net         -        -       1.599     -           5         
U409_TRANSFER_ACK.CIA_STATE_ns_1_0_.m10_0     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_STATE_ns_1_0_.m10_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_STATE_ns[1]                               Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_STATE[1]                SB_DFFR     D        In      -         4.095       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.052

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_STATE[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT                    SB_DFF      Q        Out     0.540     0.540       -         
CIA_ENABLEm                                Net         -        -       1.599     -           5         
U409_TRANSFER_ACK.CIA_STATE_ns_1_0_.m7     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_STATE_ns_1_0_.m7     SB_LUT4     O        Out     0.386     2.525       -         
CIA_STATE_ns[0]                            Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_STATE[0]             SB_DFFR     D        In      -         4.032       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.137 is 1.031(24.9%) logic and 3.106(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_CLK_HIGH / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK40 [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_HIGH            SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                         Net         -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFR     D        In      -         3.108       -         
==============================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 132.028

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CIA_ENABLE_OUT / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]         SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                  Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_OUT_RNO_2     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_OUT_RNO_2     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_OUT_1_sqmuxa           Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_OUT                    Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     I2       In      -         5.645       -         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     O        Out     0.379     6.024       -         
CIA_ENABLE_OUT_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE_OUT           SB_DFF      D        In      -         7.531       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 132.078

    Number of logic level(s):                3
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE_OUT / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]         SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                  Net         -        -       1.599     -           7         
U409_CIA.CIA_ENABLE_OUT_RNO_2     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_ENABLE_OUT_RNO_2     SB_LUT4     O        Out     0.400     2.539       -         
CIA_ENABLE_OUT_1_sqmuxa           Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     I3       In      -         3.910       -         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     O        Out     0.316     4.225       -         
CIA_ENABLE_OUT                    Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     I2       In      -         5.596       -         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     O        Out     0.379     5.975       -         
CIA_ENABLE_OUT_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE_OUT           SB_DFF      D        In      -         7.482       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                            Arrival           
Instance                           Reference     Type         Pin     Net              Time        Slack 
                                   Clock                                                                 
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TS               CLK40         SB_DFFR      Q       TS               0.540       6.529 
U409_TRANSFER_ACK.ROM_TA           CLK40         SB_DFFNR     Q       ROM_TA           0.540       6.620 
U409_TRANSFER_ACK.SC_TA[1]         CLK40         SB_DFFNR     Q       SC_TA[1]         0.540       6.649 
U409_TRANSFER_ACK.LASTCLK[0]       CLK40         SB_DFFR      Q       LASTCLK[0]       0.540       17.273
U409_TRANSFER_ACK.LASTCLK[1]       CLK40         SB_DFFR      Q       LASTCLK[1]       0.540       17.280
U409_TRANSFER_ACK.CIA_STATE[0]     CLK40         SB_DFFR      Q       CIA_STATE[0]     0.540       19.050
U409_TRANSFER_ACK.CIA_TA           CLK40         SB_DFFR      Q       CIA_TA           0.540       19.078
U409_TRANSFER_ACK.CIA_STATE[1]     CLK40         SB_DFFR      Q       CIA_STATE[1]     0.540       19.099
U409_TRANSFER_ACK.ACK_STATE[0]     CLK40         SB_DFFR      Q       ACK_STATE[0]     0.540       20.800
U409_TRANSFER_ACK.ROM_DELAY[0]     CLK40         SB_DFFNR     Q       ROM_DELAY[0]     0.540       20.800
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                               Required           
Instance                           Reference     Type         Pin     Net                 Time         Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.SC_TA[1]         CLK40         SB_DFFNR     D       SC_TA_3[1]          12.395       6.529 
U409_TRANSFER_ACK.SC_TA[0]         CLK40         SB_DFFNS     D       SC_TA7_i            12.395       6.550 
U409_TRANSFER_ACK.ACK_STATE[0]     CLK40         SB_DFFR      D       N_116_0             12.395       6.620 
U409_TRANSFER_ACK.TACK_OUTn        CLK40         SB_DFFS      D       TACK_OUTn_0         12.395       6.662 
U409_TRANSFER_ACK.TACK_EN_i        CLK40         SB_DFFES     E       TACK_EN_i_RNO       12.500       6.726 
U409_TRANSFER_ACK.ROM_DELAY[0]     CLK40         SB_DFFNR     D       ROM_DELAY_5[0]      12.395       8.433 
U409_TRANSFER_ACK.CIA_STATE[0]     CLK40         SB_DFFR      D       CIA_STATE_ns[0]     24.895       17.273
U409_TRANSFER_ACK.CIA_TA           CLK40         SB_DFFR      D       CIA_TA_0            24.895       19.043
U409_TRANSFER_ACK.CIA_STATE[1]     CLK40         SB_DFFR      D       CIA_STATE_ns[1]     24.895       19.113
U409_TRANSFER_ACK.ROM_DELAY[1]     CLK40         SB_DFFNR     D       N_42_i              24.895       20.800
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.TS / Q
    Ending point:                            U409_TRANSFER_ACK.SC_TA[1] / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TS               SB_DFFR      Q        Out     0.540     0.540       -         
TS                                 Net          -        -       1.599     -           4         
U409_TRANSFER_ACK.TS_RNISAK51      SB_LUT4      I1       In      -         2.139       -         
U409_TRANSFER_ACK.TS_RNISAK51      SB_LUT4      O        Out     0.400     2.539       -         
N_67                               Net          -        -       1.371     -           2         
U409_TRANSFER_ACK.SC_TA_RNO[1]     SB_LUT4      I0       In      -         3.910       -         
U409_TRANSFER_ACK.SC_TA_RNO[1]     SB_LUT4      O        Out     0.449     4.359       -         
SC_TA_3[1]                         Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.SC_TA[1]         SB_DFFNR     D        In      -         5.865       -         
=================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        24 uses
SB_DFF          41 uses
SB_DFFES        1 use
SB_DFFNR        4 uses
SB_DFFNS        1 use
SB_DFFR         8 uses
SB_DFFS         1 use
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 38
SB_GB_IO       3 uses
SB_IO          35 uses

I/O Register bits:                  0
Register bits not including I/Os:   56 (1%)
Total load per clock:
   CLK40: 1
   CLK6: 1
   CLK7: 1

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 19 18:27:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.
6:28:45 PM
