$date
	Tue Oct 27 09:39:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_1x4_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var reg 2 % SEL [1:0] $end
$var reg 1 & Y $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 2 ( sel [1:0] $end
$var wire 1 & y $end
$var reg 1 $ a $end
$var reg 1 # b $end
$var reg 1 " c $end
$var reg 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
b0 %
0$
0#
0"
0!
$end
#10
1$
1&
b1 '
#20
0$
b1 %
b1 (
0&
b10 '
#30
1#
1&
b11 '
#40
0#
b10 %
b10 (
0&
b100 '
#50
1"
1&
b101 '
#60
0"
b11 %
b11 (
0&
b110 '
#70
1!
1&
b111 '
#80
b1000 '
