{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518638743465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518638743465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:05:43 2018 " "Processing started: Wed Feb 14 15:05:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518638743465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638743465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulacion_1 -c simulacion_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulacion_1 -c simulacion_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638743465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518638743970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518638743970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754191 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_bin_bcd-solucion " "Found design unit 1: decoder_bin_bcd-solucion" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754194 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_bcd " "Found entity 1: decoder_bin_bcd" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754197 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/CLOCK_DIV_10_MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sostenimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sostenimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sostenimiento-solucion " "Found design unit 1: reg_sostenimiento-solucion" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754199 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_sostenimiento " "Found entity 1: reg_sostenimiento" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-solucion " "Found design unit 1: or_5-solucion" {  } { { "or_5.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754202 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/or_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_1seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_1seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_1seg-solucion " "Found design unit 1: delay_1seg-solucion" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754205 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_1seg " "Found entity 1: delay_1seg" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_8b-solucion " "Found design unit 1: comparador_8b-solucion" {  } { { "comparador_8b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754207 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_8b " "Found entity 1: comparador_8b" {  } { { "comparador_8b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/comparador_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_6b-solucion " "Found design unit 1: restador_6b-solucion" {  } { { "restador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754210 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_6b " "Found entity 1: restador_6b" {  } { { "restador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/restador_6b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyecto_mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROYECTO_MSS-solucion " "Found design unit 1: PROYECTO_MSS-solucion" {  } { { "PROYECTO_MSS.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754213 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROYECTO_MSS " "Found entity 1: PROYECTO_MSS" {  } { { "PROYECTO_MSS.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/PROYECTO_MSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-solucion " "Found design unit 1: MUX_4_1-solucion" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754215 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_2-solucion " "Found design unit 1: divisor_2-solucion" {  } { { "divisor_2.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754218 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_2 " "Found entity 1: divisor_2" {  } { { "divisor_2.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/divisor_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bin_5_14_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bin_5_14_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_bin_5_14_seg-solucion " "Found design unit 1: decoder_bin_5_14_seg-solucion" {  } { { "decoder_bin_5_14_seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754221 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_5_14_seg " "Found entity 1: decoder_bin_5_14_seg" {  } { { "decoder_bin_5_14_seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_5_14_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6b-solucion " "Found design unit 1: contador_6b-solucion" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754223 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6b " "Found entity 1: contador_6b" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cerrar_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cerrar_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cerrar_vectores-solucion " "Found design unit 1: cerrar_vectores-solucion" {  } { { "cerrar_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754226 ""} { "Info" "ISGN_ENTITY_NAME" "1 cerrar_vectores " "Found entity 1: cerrar_vectores" {  } { { "cerrar_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/cerrar_vectores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrir_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abrir_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abrir_vectores-solucion " "Found design unit 1: abrir_vectores-solucion" {  } { { "abrir_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754228 ""} { "Info" "ISGN_ENTITY_NAME" "1 abrir_vectores " "Found entity 1: abrir_vectores" {  } { { "abrir_vectores.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/abrir_vectores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_6b-solucion " "Found design unit 1: sumador_6b-solucion" {  } { { "sumador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754231 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_6b " "Found entity 1: sumador_6b" {  } { { "sumador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/sumador_6b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulacion_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulacion_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simulacion_1 " "Found entity 1: simulacion_1" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_sost.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_sost.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_sost " "Found entity 1: prueba_sost" {  } { { "prueba_sost.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/prueba_sost.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_prueba " "Found entity 1: contador_prueba" {  } { { "contador_prueba.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulacion_1 " "Elaborating entity \"simulacion_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518638754303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst8 " "Elaborating entity \"7447\" for hierarchy \"7447:inst8\"" {  } { { "simulacion_1.bdf" "inst8" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -8 1856 1976 152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst8 " "Elaborated megafunction instantiation \"7447:inst8\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -8 1856 1976 152 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abrir_vectores abrir_vectores:inst7 " "Elaborating entity \"abrir_vectores\" for hierarchy \"abrir_vectores:inst7\"" {  } { { "simulacion_1.bdf" "inst7" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 152 1608 1752 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_bin_bcd decoder_bin_bcd:inst3 " "Elaborating entity \"decoder_bin_bcd\" for hierarchy \"decoder_bin_bcd:inst3\"" {  } { { "simulacion_1.bdf" "inst3" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 152 1408 1584 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4_1:inst4 " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4_1:inst4\"" {  } { { "simulacion_1.bdf" "inst4" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 168 984 1312 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA MUX_4_1.vhd(27) " "VHDL Process Statement warning at MUX_4_1.vhd(27): signal \"Q_FRECUENCIA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_MIN MUX_4_1.vhd(28) " "VHDL Process Statement warning at MUX_4_1.vhd(28): signal \"Q_FRECUENCIA_MIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_MAX MUX_4_1.vhd(29) " "VHDL Process Statement warning at MUX_4_1.vhd(29): signal \"Q_FRECUENCIA_MAX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|MUX_4_1:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_FRECUENCIA_PROMEDIO MUX_4_1.vhd(30) " "VHDL Process Statement warning at MUX_4_1.vhd(30): signal \"Q_FRECUENCIA_PROMEDIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_4_1.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/MUX_4_1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|MUX_4_1:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROYECTO_MSS PROYECTO_MSS:inst " "Elaborating entity \"PROYECTO_MSS\" for hierarchy \"PROYECTO_MSS:inst\"" {  } { { "simulacion_1.bdf" "inst" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 0 264 496 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_10_MHz CLOCK_DIV_10_MHz:inst11 " "Elaborating entity \"CLOCK_DIV_10_MHz\" for hierarchy \"CLOCK_DIV_10_MHz:inst11\"" {  } { { "simulacion_1.bdf" "inst11" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -184 752 992 -8 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst21 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst21\"" {  } { { "simulacion_1.bdf" "inst21" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 192 -192 56 272 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_1seg delay_1seg:inst12 " "Elaborating entity \"delay_1seg\" for hierarchy \"delay_1seg:inst12\"" {  } { { "simulacion_1.bdf" "inst12" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 32 816 992 144 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_cnt delay_1seg.vhd(23) " "VHDL Process Statement warning at delay_1seg.vhd(23): signal \"en_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|delay_1seg:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt delay_1seg.vhd(34) " "VHDL Process Statement warning at delay_1seg.vhd(34): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|delay_1seg:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var delay_1seg.vhd(20) " "VHDL Process Statement warning at delay_1seg.vhd(20): inferring latch(es) for signal or variable \"var\", which holds its previous value in one or more paths through the process" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|delay_1seg:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var delay_1seg.vhd(20) " "Inferred latch for \"var\" at delay_1seg.vhd(20)" {  } { { "delay_1seg.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/delay_1seg.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754349 "|simulacion_1|delay_1seg:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst60 " "Elaborating entity \"7404\" for hierarchy \"7404:inst60\"" {  } { { "simulacion_1.bdf" "inst60" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 64 576 624 96 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst60 " "Elaborated megafunction instantiation \"7404:inst60\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 64 576 624 96 "inst60" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_8b comparador_8b:inst58 " "Elaborating entity \"comparador_8b\" for hierarchy \"comparador_8b:inst58\"" {  } { { "simulacion_1.bdf" "inst58" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1024 2000 2192 1136 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sostenimiento reg_sostenimiento:inst27 " "Elaborating entity \"reg_sostenimiento\" for hierarchy \"reg_sostenimiento:inst27\"" {  } { { "simulacion_1.bdf" "inst27" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 552 848 1056 664 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out reg_sostenimiento.vhd(18) " "VHDL Process Statement warning at reg_sostenimiento.vhd(18): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_sostenimiento.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/reg_sostenimiento.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 "|simulacion_1|reg_sostenimiento:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cerrar_vectores cerrar_vectores:inst29 " "Elaborating entity \"cerrar_vectores\" for hierarchy \"cerrar_vectores:inst29\"" {  } { { "simulacion_1.bdf" "inst29" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 648 616 768 824 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_6b restador_6b:inst24 " "Elaborating entity \"restador_6b\" for hierarchy \"restador_6b:inst24\"" {  } { { "simulacion_1.bdf" "inst24" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 664 416 560 840 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_6b contador_6b:inst22 " "Elaborating entity \"contador_6b\" for hierarchy \"contador_6b:inst22\"" {  } { { "simulacion_1.bdf" "inst22" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 664 -40 152 776 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out contador_6b.vhd(19) " "VHDL Process Statement warning at contador_6b.vhd(19): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_6b.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/contador_6b.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1518638754380 "|simulacion_1|contador_6b:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst17 " "Elaborating entity \"7408\" for hierarchy \"7408:inst17\"" {  } { { "simulacion_1.bdf" "inst17" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 616 -192 -128 656 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst17 " "Elaborated megafunction instantiation \"7408:inst17\"" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 616 -192 -128 656 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5 or_5:inst46 " "Elaborating entity \"or_5\" for hierarchy \"or_5:inst46\"" {  } { { "simulacion_1.bdf" "inst46" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1176 520 672 1256 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_2 divisor_2:inst39 " "Elaborating entity \"divisor_2\" for hierarchy \"divisor_2:inst39\"" {  } { { "simulacion_1.bdf" "inst39" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1024 432 600 1104 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_6b sumador_6b:inst33 " "Elaborating entity \"sumador_6b\" for hierarchy \"sumador_6b:inst33\"" {  } { { "simulacion_1.bdf" "inst33" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { 1032 0 144 1208 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754412 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decoder_bin_bcd:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decoder_bin_bcd:inst3\|Mod0\"" {  } { { "decoder_bin_bcd.vhd" "Mod0" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518638754568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decoder_bin_bcd:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decoder_bin_bcd:inst3\|Div0\"" {  } { { "decoder_bin_bcd.vhd" "Div0" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518638754568 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518638754568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_bin_bcd:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decoder_bin_bcd:inst3\|lpm_divide:Mod0\"" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_bin_bcd:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"decoder_bin_bcd:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754615 ""}  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518638754615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ll " "Found entity 1: lpm_divide_5ll" {  } { { "db/lpm_divide_5ll.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_5ll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_bin_bcd:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decoder_bin_bcd:inst3\|lpm_divide:Div0\"" {  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518638754713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_bin_bcd:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"decoder_bin_bcd:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518638754713 ""}  } { { "decoder_bin_bcd.vhd" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/decoder_bin_bcd.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518638754713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "C:/Users/estudiante/Desktop/proyec_simulacion_1/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518638754756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638754756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vcc VCC " "Pin \"vcc\" is stuck at VCC" {  } { { "simulacion_1.bdf" "" { Schematic "C:/Users/estudiante/Desktop/proyec_simulacion_1/simulacion_1.bdf" { { -48 1232 1408 -32 "vcc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518638754974 "|simulacion_1|vcc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518638754974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518638755039 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518638755039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518638755039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518638755039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518638755096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:05:55 2018 " "Processing ended: Wed Feb 14 15:05:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518638755096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518638755096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518638755096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518638755096 ""}
