{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pprint import pprint\n",
    "from xml.etree import ElementTree\n",
    "tree = ElementTree.parse('system.hwh')\n",
    "root = tree.getroot()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "zynq\n"
     ]
    }
   ],
   "source": [
    "print(root[0].attrib['ARCH'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['audio_codec_ctrl_0',\n",
      " 'axi_interconnect_0',\n",
      " 'axi_mem_intercon',\n",
      " 'btns_gpio',\n",
      " 'clk_wiz_10MHz',\n",
      " 'concat_interrupts',\n",
      " 'concat_pmodb',\n",
      " 'concat_rp',\n",
      " 'constant_8bit_0',\n",
      " 'iop_arduino_arduino_gpio',\n",
      " 'iop_arduino_dff_en_reset_vector_0',\n",
      " 'iop_arduino_iic_direct',\n",
      " 'iop_arduino_intc',\n",
      " 'iop_arduino_interrupt_concat',\n",
      " 'iop_arduino_intr',\n",
      " 'iop_arduino_io_switch',\n",
      " 'iop_arduino_lmb_dlmb_v10',\n",
      " 'iop_arduino_lmb_ilmb_v10',\n",
      " 'iop_arduino_lmb_lmb_bram',\n",
      " 'iop_arduino_lmb_lmb_bram_if_cntlr',\n",
      " 'iop_arduino_logic_1',\n",
      " 'iop_arduino_mb',\n",
      " 'iop_arduino_mb_bram_ctrl',\n",
      " 'iop_arduino_microblaze_0_axi_periph',\n",
      " 'iop_arduino_rst_clk_wiz_1_100M',\n",
      " 'iop_arduino_spi_subsystem_spi_direct',\n",
      " 'iop_arduino_spi_subsystem_spi_shared',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_0',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_1',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_2',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_3',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_4',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_5',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_6',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_7',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_generate',\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_pwm',\n",
      " 'iop_arduino_timers_subsystem_mb3_timers_interrupt',\n",
      " 'iop_arduino_timers_subsystem_timer_0',\n",
      " 'iop_arduino_timers_subsystem_timer_1',\n",
      " 'iop_arduino_timers_subsystem_timer_2',\n",
      " 'iop_arduino_timers_subsystem_timer_3',\n",
      " 'iop_arduino_timers_subsystem_timer_4',\n",
      " 'iop_arduino_timers_subsystem_timer_5',\n",
      " 'iop_arduino_uartlite',\n",
      " 'iop_arduino_xadc',\n",
      " 'iop_interrupts',\n",
      " 'iop_pmoda_dff_en_reset_vector_0',\n",
      " 'iop_pmoda_gpio',\n",
      " 'iop_pmoda_iic',\n",
      " 'iop_pmoda_intc',\n",
      " 'iop_pmoda_intr',\n",
      " 'iop_pmoda_intr_concat',\n",
      " 'iop_pmoda_io_switch',\n",
      " 'iop_pmoda_lmb_dlmb_v10',\n",
      " 'iop_pmoda_lmb_ilmb_v10',\n",
      " 'iop_pmoda_lmb_lmb_bram',\n",
      " 'iop_pmoda_lmb_lmb_bram_if_cntlr',\n",
      " 'iop_pmoda_logic_1',\n",
      " 'iop_pmoda_mb',\n",
      " 'iop_pmoda_mb_bram_ctrl',\n",
      " 'iop_pmoda_microblaze_0_axi_periph',\n",
      " 'iop_pmoda_rst_clk_wiz_1_100M',\n",
      " 'iop_pmoda_spi',\n",
      " 'iop_pmoda_timer',\n",
      " 'iop_pmodb_dff_en_reset_vector_0',\n",
      " 'iop_pmodb_gpio',\n",
      " 'iop_pmodb_iic',\n",
      " 'iop_pmodb_intc',\n",
      " 'iop_pmodb_intr',\n",
      " 'iop_pmodb_intr_concat',\n",
      " 'iop_pmodb_io_switch',\n",
      " 'iop_pmodb_lmb_dlmb_v10',\n",
      " 'iop_pmodb_lmb_ilmb_v10',\n",
      " 'iop_pmodb_lmb_lmb_bram',\n",
      " 'iop_pmodb_lmb_lmb_bram_if_cntlr',\n",
      " 'iop_pmodb_logic_1',\n",
      " 'iop_pmodb_mb',\n",
      " 'iop_pmodb_mb_bram_ctrl',\n",
      " 'iop_pmodb_microblaze_0_axi_periph',\n",
      " 'iop_pmodb_rst_clk_wiz_1_100M',\n",
      " 'iop_pmodb_spi',\n",
      " 'iop_pmodb_timer',\n",
      " 'iop_rpi_dff_en_reset_vector_0',\n",
      " 'iop_rpi_iic_subsystem_iic_0',\n",
      " 'iop_rpi_iic_subsystem_iic_1',\n",
      " 'iop_rpi_intc',\n",
      " 'iop_rpi_intr',\n",
      " 'iop_rpi_intr_concat',\n",
      " 'iop_rpi_io_switch',\n",
      " 'iop_rpi_lmb_dlmb_v10',\n",
      " 'iop_rpi_lmb_ilmb_v10',\n",
      " 'iop_rpi_lmb_lmb_bram',\n",
      " 'iop_rpi_lmb_lmb_bram_if_cntlr',\n",
      " 'iop_rpi_logic_1',\n",
      " 'iop_rpi_mb',\n",
      " 'iop_rpi_mb_bram_ctrl',\n",
      " 'iop_rpi_microblaze_0_axi_periph',\n",
      " 'iop_rpi_rpi_gpio',\n",
      " 'iop_rpi_rst_clk_wiz_1_100M',\n",
      " 'iop_rpi_spi_subsystem_spi_0',\n",
      " 'iop_rpi_spi_subsystem_spi_1',\n",
      " 'iop_rpi_timers_subsystem_mb4_timer_pwm',\n",
      " 'iop_rpi_timers_subsystem_mb4_timers_interrupt',\n",
      " 'iop_rpi_timers_subsystem_timer_0',\n",
      " 'iop_rpi_timers_subsystem_timer_1',\n",
      " 'iop_rpi_uartlite',\n",
      " 'leds_gpio',\n",
      " 'logic_1',\n",
      " 'mb_iop_arduino_intr_ack',\n",
      " 'mb_iop_arduino_reset',\n",
      " 'mb_iop_pmoda_intr_ack',\n",
      " 'mb_iop_pmoda_reset',\n",
      " 'mb_iop_pmodb_intr_ack',\n",
      " 'mb_iop_pmodb_reset',\n",
      " 'mb_iop_rpi_intr_ack',\n",
      " 'mb_iop_rpi_reset',\n",
      " 'mdm_1',\n",
      " 'pmoda_rp_pin_sel',\n",
      " 'ps7_0',\n",
      " 'ps7_0_axi_periph',\n",
      " 'ps7_0_axi_periph1',\n",
      " 'ps7_0_axi_periph_1',\n",
      " 'rgbleds_gpio',\n",
      " 'rst_ps7_0_fclk0',\n",
      " 'rst_ps7_0_fclk1',\n",
      " 'rst_ps7_0_fclk3',\n",
      " 'slice_pmodb_gpio',\n",
      " 'switches_gpio',\n",
      " 'system_interrupts',\n",
      " 'trace_analyzer_pi_axi_dma_0',\n",
      " 'trace_analyzer_pi_axis_data_fifo_0',\n",
      " 'trace_analyzer_pi_constant_tkeep_tstrb',\n",
      " 'trace_analyzer_pi_trace_cntrl_64_0',\n",
      " 'trace_analyzer_pmodb_axi_dma_0',\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0',\n",
      " 'trace_analyzer_pmodb_constant_tkeep_tstrb',\n",
      " 'trace_analyzer_pmodb_trace_cntrl_32_0',\n",
      " 'video_axi_interconnect_0',\n",
      " 'video_axi_mem_intercon',\n",
      " 'video_axi_vdma',\n",
      " 'video_hdmi_in_axis_register_slice_0',\n",
      " 'video_hdmi_in_color_convert',\n",
      " 'video_hdmi_in_frontend_axi_gpio_hdmiin',\n",
      " 'video_hdmi_in_frontend_color_swap_0',\n",
      " 'video_hdmi_in_frontend_dvi2rgb_0',\n",
      " 'video_hdmi_in_frontend_v_vid_in_axi4s_0',\n",
      " 'video_hdmi_in_frontend_vtc_in',\n",
      " 'video_hdmi_in_pixel_pack',\n",
      " 'video_hdmi_out_axis_register_slice_0',\n",
      " 'video_hdmi_out_color_convert',\n",
      " 'video_hdmi_out_frontend_axi_dynclk',\n",
      " 'video_hdmi_out_frontend_color_swap_0',\n",
      " 'video_hdmi_out_frontend_hdmi_out_hpd_video',\n",
      " 'video_hdmi_out_frontend_rgb2dvi_0',\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0',\n",
      " 'video_hdmi_out_frontend_vtc_out',\n",
      " 'video_hdmi_out_pixel_unpack',\n",
      " 'video_proc_sys_reset_pixelclk',\n",
      " 'video_xlconcat_0',\n",
      " 'wire_distribution_network_collector_pmoda_rpi',\n",
      " 'wire_distribution_network_collector_rpi_27_8',\n",
      " 'wire_distribution_network_distributor_pmoda',\n",
      " 'wire_distribution_network_distributor_rpi',\n",
      " 'wire_distribution_network_pmoda_rpi_o_sel',\n",
      " 'wire_distribution_network_pmoda_rpi_t_sel',\n",
      " 'wire_distribution_network_rpi_i_27_0',\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0',\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2',\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4',\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6',\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda',\n",
      " 'wire_distribution_network_rpi_o_27_8',\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda',\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0',\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2',\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4',\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6',\n",
      " 'wire_distribution_network_rpi_t_27_8',\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda',\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0',\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2',\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4',\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6',\n",
      " 'xlconcat_0']\n"
     ]
    }
   ],
   "source": [
    "module_list = [i.get('FULLNAME').lstrip('/').replace('/', '_') \n",
    "                       for i in root[-1][:]]\n",
    "pprint(module_list)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bclk\n",
      "lrclk\n",
      "sdata_i\n",
      "sdata_o\n",
      "codec_address\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_rready\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_awready\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awlock\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awqos\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arlen\n",
      "S00_AXI_arsize\n",
      "S00_AXI_arburst\n",
      "S00_AXI_arlock\n",
      "S00_AXI_arcache\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arqos\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rlast\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awlen\n",
      "M00_AXI_awsize\n",
      "M00_AXI_awburst\n",
      "M00_AXI_awlock\n",
      "M00_AXI_awcache\n",
      "M00_AXI_awprot\n",
      "M00_AXI_awqos\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wlast\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arlen\n",
      "M00_AXI_arsize\n",
      "M00_AXI_arburst\n",
      "M00_AXI_arlock\n",
      "M00_AXI_arcache\n",
      "M00_AXI_arprot\n",
      "M00_AXI_arqos\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rlast\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "S01_ACLK\n",
      "S01_ARESETN\n",
      "S02_ACLK\n",
      "S02_ARESETN\n",
      "S03_ACLK\n",
      "S03_ARESETN\n",
      "S01_AXI_awaddr\n",
      "S01_AXI_awlen\n",
      "S01_AXI_awsize\n",
      "S01_AXI_awburst\n",
      "S01_AXI_awlock\n",
      "S01_AXI_awcache\n",
      "S01_AXI_awprot\n",
      "S01_AXI_awqos\n",
      "S01_AXI_awvalid\n",
      "S01_AXI_awready\n",
      "S01_AXI_wdata\n",
      "S01_AXI_wstrb\n",
      "S01_AXI_wlast\n",
      "S01_AXI_wvalid\n",
      "S01_AXI_wready\n",
      "S01_AXI_bresp\n",
      "S01_AXI_bvalid\n",
      "S01_AXI_bready\n",
      "S01_AXI_araddr\n",
      "S01_AXI_arlen\n",
      "S01_AXI_arsize\n",
      "S01_AXI_arburst\n",
      "S01_AXI_arlock\n",
      "S01_AXI_arcache\n",
      "S01_AXI_arprot\n",
      "S01_AXI_arqos\n",
      "S01_AXI_arvalid\n",
      "S01_AXI_arready\n",
      "S01_AXI_rdata\n",
      "S01_AXI_rresp\n",
      "S01_AXI_rlast\n",
      "S01_AXI_rvalid\n",
      "S01_AXI_rready\n",
      "S02_AXI_awaddr\n",
      "S02_AXI_awlen\n",
      "S02_AXI_awsize\n",
      "S02_AXI_awburst\n",
      "S02_AXI_awlock\n",
      "S02_AXI_awcache\n",
      "S02_AXI_awprot\n",
      "S02_AXI_awqos\n",
      "S02_AXI_awvalid\n",
      "S02_AXI_awready\n",
      "S02_AXI_wdata\n",
      "S02_AXI_wstrb\n",
      "S02_AXI_wlast\n",
      "S02_AXI_wvalid\n",
      "S02_AXI_wready\n",
      "S02_AXI_bresp\n",
      "S02_AXI_bvalid\n",
      "S02_AXI_bready\n",
      "S02_AXI_araddr\n",
      "S02_AXI_arlen\n",
      "S02_AXI_arsize\n",
      "S02_AXI_arburst\n",
      "S02_AXI_arlock\n",
      "S02_AXI_arcache\n",
      "S02_AXI_arprot\n",
      "S02_AXI_arqos\n",
      "S02_AXI_arvalid\n",
      "S02_AXI_arready\n",
      "S02_AXI_rdata\n",
      "S02_AXI_rresp\n",
      "S02_AXI_rlast\n",
      "S02_AXI_rvalid\n",
      "S02_AXI_rready\n",
      "S03_AXI_awaddr\n",
      "S03_AXI_awlen\n",
      "S03_AXI_awsize\n",
      "S03_AXI_awburst\n",
      "S03_AXI_awlock\n",
      "S03_AXI_awcache\n",
      "S03_AXI_awprot\n",
      "S03_AXI_awqos\n",
      "S03_AXI_awvalid\n",
      "S03_AXI_awready\n",
      "S03_AXI_wdata\n",
      "S03_AXI_wstrb\n",
      "S03_AXI_wlast\n",
      "S03_AXI_wvalid\n",
      "S03_AXI_wready\n",
      "S03_AXI_bresp\n",
      "S03_AXI_bvalid\n",
      "S03_AXI_bready\n",
      "S03_AXI_araddr\n",
      "S03_AXI_arlen\n",
      "S03_AXI_arsize\n",
      "S03_AXI_arburst\n",
      "S03_AXI_arlock\n",
      "S03_AXI_arcache\n",
      "S03_AXI_arprot\n",
      "S03_AXI_arqos\n",
      "S03_AXI_arvalid\n",
      "S03_AXI_arready\n",
      "S03_AXI_rdata\n",
      "S03_AXI_rresp\n",
      "S03_AXI_rlast\n",
      "S03_AXI_rvalid\n",
      "S03_AXI_rready\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awlen\n",
      "M00_AXI_awsize\n",
      "M00_AXI_awburst\n",
      "M00_AXI_awlock\n",
      "M00_AXI_awcache\n",
      "M00_AXI_awprot\n",
      "M00_AXI_awqos\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wlast\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arlen\n",
      "M00_AXI_arsize\n",
      "M00_AXI_arburst\n",
      "M00_AXI_arlock\n",
      "M00_AXI_arcache\n",
      "M00_AXI_arprot\n",
      "M00_AXI_arqos\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rlast\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "S01_ACLK\n",
      "S01_ARESETN\n",
      "S01_AXI_awaddr\n",
      "S01_AXI_awlen\n",
      "S01_AXI_awsize\n",
      "S01_AXI_awburst\n",
      "S01_AXI_awcache\n",
      "S01_AXI_awprot\n",
      "S01_AXI_awvalid\n",
      "S01_AXI_awready\n",
      "S01_AXI_wdata\n",
      "S01_AXI_wstrb\n",
      "S01_AXI_wlast\n",
      "S01_AXI_wvalid\n",
      "S01_AXI_wready\n",
      "S01_AXI_bresp\n",
      "S01_AXI_bvalid\n",
      "S01_AXI_bready\n",
      "M00_AXI_arid\n",
      "M00_AXI_awid\n",
      "M00_AXI_bid\n",
      "M00_AXI_rid\n",
      "M00_AXI_wid\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "resetn\n",
      "clk_in1\n",
      "clk_out1\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "In6\n",
      "dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "dout\n",
      "dout\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "gpio_io_i\n",
      "gpio_io_o\n",
      "gpio_io_t\n",
      "d\n",
      "clk\n",
      "en\n",
      "reset\n",
      "q\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "iic2intc_irpt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "intr\n",
      "irq\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "dout\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_o\n",
      "gpio_data_i\n",
      "gpio_data_o\n",
      "gpio_tri_o\n",
      "uart0_rx_i\n",
      "uart0_tx_o\n",
      "sck0_i\n",
      "sck0_o\n",
      "sck0_t\n",
      "mosi0_i\n",
      "mosi0_o\n",
      "mosi0_t\n",
      "miso0_i\n",
      "miso0_o\n",
      "miso0_t\n",
      "ss0_o\n",
      "ss0_t\n",
      "pwm_o\n",
      "timer_i\n",
      "timer_o\n",
      "s_axi_awaddr\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_WriteStrobe\n",
      "M_AddrStrobe\n",
      "M_DBus\n",
      "M_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_AddrStrobe\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "clka\n",
      "rsta\n",
      "ena\n",
      "wea\n",
      "addra\n",
      "dina\n",
      "douta\n",
      "clkb\n",
      "rstb\n",
      "enb\n",
      "web\n",
      "addrb\n",
      "dinb\n",
      "doutb\n",
      "LMB_Clk\n",
      "LMB_Rst\n",
      "LMB_ABus\n",
      "LMB_WriteDBus\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB1_ABus\n",
      "LMB1_WriteDBus\n",
      "LMB1_AddrStrobe\n",
      "LMB1_ReadStrobe\n",
      "LMB1_WriteStrobe\n",
      "LMB1_BE\n",
      "Sl1_DBus\n",
      "Sl1_Ready\n",
      "Sl1_Wait\n",
      "Sl1_UE\n",
      "Sl1_CE\n",
      "BRAM_Rst_A\n",
      "BRAM_Clk_A\n",
      "BRAM_Addr_A\n",
      "BRAM_EN_A\n",
      "BRAM_WEN_A\n",
      "BRAM_Dout_A\n",
      "BRAM_Din_A\n",
      "dout\n",
      "Clk\n",
      "Reset\n",
      "Interrupt\n",
      "Instr_Addr\n",
      "Instr\n",
      "IFetch\n",
      "I_AS\n",
      "IReady\n",
      "IWAIT\n",
      "ICE\n",
      "IUE\n",
      "Data_Addr\n",
      "Data_Read\n",
      "Data_Write\n",
      "D_AS\n",
      "Read_Strobe\n",
      "Write_Strobe\n",
      "DReady\n",
      "DWait\n",
      "DCE\n",
      "DUE\n",
      "Byte_Enable\n",
      "M_AXI_DP_AWADDR\n",
      "M_AXI_DP_AWPROT\n",
      "M_AXI_DP_AWVALID\n",
      "M_AXI_DP_AWREADY\n",
      "M_AXI_DP_WDATA\n",
      "M_AXI_DP_WSTRB\n",
      "M_AXI_DP_WVALID\n",
      "M_AXI_DP_WREADY\n",
      "M_AXI_DP_BRESP\n",
      "M_AXI_DP_BVALID\n",
      "M_AXI_DP_BREADY\n",
      "M_AXI_DP_ARADDR\n",
      "M_AXI_DP_ARPROT\n",
      "M_AXI_DP_ARVALID\n",
      "M_AXI_DP_ARREADY\n",
      "M_AXI_DP_RDATA\n",
      "M_AXI_DP_RRESP\n",
      "M_AXI_DP_RVALID\n",
      "M_AXI_DP_RREADY\n",
      "Dbg_Clk\n",
      "Dbg_TDI\n",
      "Dbg_TDO\n",
      "Dbg_Reg_En\n",
      "Dbg_Shift\n",
      "Dbg_Capture\n",
      "Dbg_Update\n",
      "Debug_Rst\n",
      "Dbg_Disable\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awid\n",
      "s_axi_awaddr\n",
      "s_axi_awlen\n",
      "s_axi_awsize\n",
      "s_axi_awburst\n",
      "s_axi_awlock\n",
      "s_axi_awcache\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wlast\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bid\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_arid\n",
      "s_axi_araddr\n",
      "s_axi_arlen\n",
      "s_axi_arsize\n",
      "s_axi_arburst\n",
      "s_axi_arlock\n",
      "s_axi_arcache\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rid\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rlast\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "bram_rst_a\n",
      "bram_clk_a\n",
      "bram_en_a\n",
      "bram_we_a\n",
      "bram_addr_a\n",
      "bram_wrdata_a\n",
      "bram_rddata_a\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M08_ACLK\n",
      "M08_ARESETN\n",
      "M09_ACLK\n",
      "M09_ARESETN\n",
      "M10_ACLK\n",
      "M10_ARESETN\n",
      "M11_ACLK\n",
      "M11_ARESETN\n",
      "M12_ACLK\n",
      "M12_ARESETN\n",
      "M13_ACLK\n",
      "M13_ARESETN\n",
      "M14_ACLK\n",
      "M14_ARESETN\n",
      "M15_ACLK\n",
      "M15_ARESETN\n",
      "M16_ACLK\n",
      "M16_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awprot\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arprot\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n",
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M08_AXI_awaddr\n",
      "M08_AXI_awvalid\n",
      "M08_AXI_awready\n",
      "M08_AXI_wdata\n",
      "M08_AXI_wstrb\n",
      "M08_AXI_wvalid\n",
      "M08_AXI_wready\n",
      "M08_AXI_bresp\n",
      "M08_AXI_bvalid\n",
      "M08_AXI_bready\n",
      "M08_AXI_araddr\n",
      "M08_AXI_arvalid\n",
      "M08_AXI_arready\n",
      "M08_AXI_rdata\n",
      "M08_AXI_rresp\n",
      "M08_AXI_rvalid\n",
      "M08_AXI_rready\n",
      "M09_AXI_awaddr\n",
      "M09_AXI_awvalid\n",
      "M09_AXI_awready\n",
      "M09_AXI_wdata\n",
      "M09_AXI_wstrb\n",
      "M09_AXI_wvalid\n",
      "M09_AXI_wready\n",
      "M09_AXI_bresp\n",
      "M09_AXI_bvalid\n",
      "M09_AXI_bready\n",
      "M09_AXI_araddr\n",
      "M09_AXI_arvalid\n",
      "M09_AXI_arready\n",
      "M09_AXI_rdata\n",
      "M09_AXI_rresp\n",
      "M09_AXI_rvalid\n",
      "M09_AXI_rready\n",
      "M10_AXI_awaddr\n",
      "M10_AXI_awvalid\n",
      "M10_AXI_awready\n",
      "M10_AXI_wdata\n",
      "M10_AXI_wstrb\n",
      "M10_AXI_wvalid\n",
      "M10_AXI_wready\n",
      "M10_AXI_bresp\n",
      "M10_AXI_bvalid\n",
      "M10_AXI_bready\n",
      "M10_AXI_araddr\n",
      "M10_AXI_arvalid\n",
      "M10_AXI_arready\n",
      "M10_AXI_rdata\n",
      "M10_AXI_rresp\n",
      "M10_AXI_rvalid\n",
      "M10_AXI_rready\n",
      "M11_AXI_awaddr\n",
      "M11_AXI_awvalid\n",
      "M11_AXI_awready\n",
      "M11_AXI_wdata\n",
      "M11_AXI_wstrb\n",
      "M11_AXI_wvalid\n",
      "M11_AXI_wready\n",
      "M11_AXI_bresp\n",
      "M11_AXI_bvalid\n",
      "M11_AXI_bready\n",
      "M11_AXI_araddr\n",
      "M11_AXI_arvalid\n",
      "M11_AXI_arready\n",
      "M11_AXI_rdata\n",
      "M11_AXI_rresp\n",
      "M11_AXI_rvalid\n",
      "M11_AXI_rready\n",
      "M12_AXI_awaddr\n",
      "M12_AXI_awvalid\n",
      "M12_AXI_awready\n",
      "M12_AXI_wdata\n",
      "M12_AXI_wstrb\n",
      "M12_AXI_wvalid\n",
      "M12_AXI_wready\n",
      "M12_AXI_bresp\n",
      "M12_AXI_bvalid\n",
      "M12_AXI_bready\n",
      "M12_AXI_araddr\n",
      "M12_AXI_arvalid\n",
      "M12_AXI_arready\n",
      "M12_AXI_rdata\n",
      "M12_AXI_rresp\n",
      "M12_AXI_rvalid\n",
      "M12_AXI_rready\n",
      "M13_AXI_awaddr\n",
      "M13_AXI_awvalid\n",
      "M13_AXI_awready\n",
      "M13_AXI_wdata\n",
      "M13_AXI_wstrb\n",
      "M13_AXI_wvalid\n",
      "M13_AXI_wready\n",
      "M13_AXI_bresp\n",
      "M13_AXI_bvalid\n",
      "M13_AXI_bready\n",
      "M13_AXI_araddr\n",
      "M13_AXI_arvalid\n",
      "M13_AXI_arready\n",
      "M13_AXI_rdata\n",
      "M13_AXI_rresp\n",
      "M13_AXI_rvalid\n",
      "M13_AXI_rready\n",
      "M14_AXI_awaddr\n",
      "M14_AXI_awlen\n",
      "M14_AXI_awsize\n",
      "M14_AXI_awburst\n",
      "M14_AXI_awlock\n",
      "M14_AXI_awcache\n",
      "M14_AXI_awprot\n",
      "M14_AXI_awqos\n",
      "M14_AXI_awvalid\n",
      "M14_AXI_awready\n",
      "M14_AXI_wdata\n",
      "M14_AXI_wstrb\n",
      "M14_AXI_wlast\n",
      "M14_AXI_wvalid\n",
      "M14_AXI_wready\n",
      "M14_AXI_bresp\n",
      "M14_AXI_bvalid\n",
      "M14_AXI_bready\n",
      "M14_AXI_araddr\n",
      "M14_AXI_arlen\n",
      "M14_AXI_arsize\n",
      "M14_AXI_arburst\n",
      "M14_AXI_arlock\n",
      "M14_AXI_arcache\n",
      "M14_AXI_arprot\n",
      "M14_AXI_arqos\n",
      "M14_AXI_arvalid\n",
      "M14_AXI_arready\n",
      "M14_AXI_rdata\n",
      "M14_AXI_rresp\n",
      "M14_AXI_rlast\n",
      "M14_AXI_rvalid\n",
      "M14_AXI_rready\n",
      "M15_AXI_awaddr\n",
      "M15_AXI_awvalid\n",
      "M15_AXI_awready\n",
      "M15_AXI_wdata\n",
      "M15_AXI_wstrb\n",
      "M15_AXI_wvalid\n",
      "M15_AXI_wready\n",
      "M15_AXI_bresp\n",
      "M15_AXI_bvalid\n",
      "M15_AXI_bready\n",
      "M15_AXI_araddr\n",
      "M15_AXI_arvalid\n",
      "M15_AXI_arready\n",
      "M15_AXI_rdata\n",
      "M15_AXI_rresp\n",
      "M15_AXI_rvalid\n",
      "M15_AXI_rready\n",
      "M16_AXI_awaddr\n",
      "M16_AXI_awvalid\n",
      "M16_AXI_awready\n",
      "M16_AXI_wdata\n",
      "M16_AXI_wstrb\n",
      "M16_AXI_wvalid\n",
      "M16_AXI_wready\n",
      "M16_AXI_bresp\n",
      "M16_AXI_bvalid\n",
      "M16_AXI_bready\n",
      "M16_AXI_araddr\n",
      "M16_AXI_arvalid\n",
      "M16_AXI_arready\n",
      "M16_AXI_rdata\n",
      "M16_AXI_rresp\n",
      "M16_AXI_rvalid\n",
      "M16_AXI_rready\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "aux_reset_in\n",
      "mb_debug_sys_rst\n",
      "mb_reset\n",
      "bus_struct_reset\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "io0_i\n",
      "io0_o\n",
      "io0_t\n",
      "io1_i\n",
      "io1_o\n",
      "io1_t\n",
      "sck_i\n",
      "sck_o\n",
      "sck_t\n",
      "ss_o\n",
      "ss_t\n",
      "ip2intc_irpt\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "In6\n",
      "In7\n",
      "dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "dout\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "capturetrig0\n",
      "capturetrig1\n",
      "generateout0\n",
      "generateout1\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "capturetrig0\n",
      "capturetrig1\n",
      "generateout0\n",
      "generateout1\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "interrupt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "rx\n",
      "tx\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "dout\n",
      "d\n",
      "clk\n",
      "en\n",
      "reset\n",
      "q\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_i\n",
      "gpio_io_o\n",
      "gpio_io_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "iic2intc_irpt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "sda_i\n",
      "sda_o\n",
      "sda_t\n",
      "scl_i\n",
      "scl_o\n",
      "scl_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "intr\n",
      "irq\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_o\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "dout\n",
      "io_data_i\n",
      "io_data_o\n",
      "io_tri_o\n",
      "gpio_data_i\n",
      "gpio_data_o\n",
      "gpio_tri_o\n",
      "sda0_i\n",
      "sda0_o\n",
      "sda0_t\n",
      "scl0_i\n",
      "scl0_o\n",
      "scl0_t\n",
      "sck0_i\n",
      "sck0_o\n",
      "sck0_t\n",
      "mosi0_i\n",
      "mosi0_o\n",
      "mosi0_t\n",
      "miso0_i\n",
      "miso0_o\n",
      "miso0_t\n",
      "ss0_o\n",
      "ss0_t\n",
      "pwm_o\n",
      "timer_i\n",
      "timer_o\n",
      "s_axi_awaddr\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_WriteStrobe\n",
      "M_AddrStrobe\n",
      "M_DBus\n",
      "M_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_AddrStrobe\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "clka\n",
      "rsta\n",
      "ena\n",
      "wea\n",
      "addra\n",
      "dina\n",
      "douta\n",
      "clkb\n",
      "rstb\n",
      "enb\n",
      "web\n",
      "addrb\n",
      "dinb\n",
      "doutb\n",
      "LMB_Clk\n",
      "LMB_Rst\n",
      "LMB_ABus\n",
      "LMB_WriteDBus\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB1_ABus\n",
      "LMB1_WriteDBus\n",
      "LMB1_AddrStrobe\n",
      "LMB1_ReadStrobe\n",
      "LMB1_WriteStrobe\n",
      "LMB1_BE\n",
      "Sl1_DBus\n",
      "Sl1_Ready\n",
      "Sl1_Wait\n",
      "Sl1_UE\n",
      "Sl1_CE\n",
      "BRAM_Rst_A\n",
      "BRAM_Clk_A\n",
      "BRAM_Addr_A\n",
      "BRAM_EN_A\n",
      "BRAM_WEN_A\n",
      "BRAM_Dout_A\n",
      "BRAM_Din_A\n",
      "dout\n",
      "Clk\n",
      "Reset\n",
      "Interrupt\n",
      "Instr_Addr\n",
      "Instr\n",
      "IFetch\n",
      "I_AS\n",
      "IReady\n",
      "IWAIT\n",
      "ICE\n",
      "IUE\n",
      "Data_Addr\n",
      "Data_Read\n",
      "Data_Write\n",
      "D_AS\n",
      "Read_Strobe\n",
      "Write_Strobe\n",
      "DReady\n",
      "DWait\n",
      "DCE\n",
      "DUE\n",
      "Byte_Enable\n",
      "M_AXI_DP_AWADDR\n",
      "M_AXI_DP_AWPROT\n",
      "M_AXI_DP_AWVALID\n",
      "M_AXI_DP_AWREADY\n",
      "M_AXI_DP_WDATA\n",
      "M_AXI_DP_WSTRB\n",
      "M_AXI_DP_WVALID\n",
      "M_AXI_DP_WREADY\n",
      "M_AXI_DP_BRESP\n",
      "M_AXI_DP_BVALID\n",
      "M_AXI_DP_BREADY\n",
      "M_AXI_DP_ARADDR\n",
      "M_AXI_DP_ARPROT\n",
      "M_AXI_DP_ARVALID\n",
      "M_AXI_DP_ARREADY\n",
      "M_AXI_DP_RDATA\n",
      "M_AXI_DP_RRESP\n",
      "M_AXI_DP_RVALID\n",
      "M_AXI_DP_RREADY\n",
      "Dbg_Clk\n",
      "Dbg_TDI\n",
      "Dbg_TDO\n",
      "Dbg_Reg_En\n",
      "Dbg_Shift\n",
      "Dbg_Capture\n",
      "Dbg_Update\n",
      "Debug_Rst\n",
      "Dbg_Disable\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awid\n",
      "s_axi_awaddr\n",
      "s_axi_awlen\n",
      "s_axi_awsize\n",
      "s_axi_awburst\n",
      "s_axi_awlock\n",
      "s_axi_awcache\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wlast\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bid\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_arid\n",
      "s_axi_araddr\n",
      "s_axi_arlen\n",
      "s_axi_arsize\n",
      "s_axi_arburst\n",
      "s_axi_arlock\n",
      "s_axi_arcache\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rid\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rlast\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "bram_rst_a\n",
      "bram_clk_a\n",
      "bram_en_a\n",
      "bram_we_a\n",
      "bram_addr_a\n",
      "bram_wrdata_a\n",
      "bram_rddata_a\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awprot\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arprot\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M07_AXI_awaddr\n",
      "M07_AXI_awlen\n",
      "M07_AXI_awsize\n",
      "M07_AXI_awburst\n",
      "M07_AXI_awlock\n",
      "M07_AXI_awcache\n",
      "M07_AXI_awprot\n",
      "M07_AXI_awqos\n",
      "M07_AXI_awvalid\n",
      "M07_AXI_awready\n",
      "M07_AXI_wdata\n",
      "M07_AXI_wstrb\n",
      "M07_AXI_wlast\n",
      "M07_AXI_wvalid\n",
      "M07_AXI_wready\n",
      "M07_AXI_bresp\n",
      "M07_AXI_bvalid\n",
      "M07_AXI_bready\n",
      "M07_AXI_araddr\n",
      "M07_AXI_arlen\n",
      "M07_AXI_arsize\n",
      "M07_AXI_arburst\n",
      "M07_AXI_arlock\n",
      "M07_AXI_arcache\n",
      "M07_AXI_arprot\n",
      "M07_AXI_arqos\n",
      "M07_AXI_arvalid\n",
      "M07_AXI_arready\n",
      "M07_AXI_rdata\n",
      "M07_AXI_rresp\n",
      "M07_AXI_rlast\n",
      "M07_AXI_rvalid\n",
      "M07_AXI_rready\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "aux_reset_in\n",
      "mb_debug_sys_rst\n",
      "mb_reset\n",
      "bus_struct_reset\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "io0_i\n",
      "io0_o\n",
      "io0_t\n",
      "io1_i\n",
      "io1_o\n",
      "io1_t\n",
      "sck_i\n",
      "sck_o\n",
      "sck_t\n",
      "ss_o\n",
      "ss_t\n",
      "ip2intc_irpt\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "d\n",
      "clk\n",
      "en\n",
      "reset\n",
      "q\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_i\n",
      "gpio_io_o\n",
      "gpio_io_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "iic2intc_irpt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "sda_i\n",
      "sda_o\n",
      "sda_t\n",
      "scl_i\n",
      "scl_o\n",
      "scl_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "intr\n",
      "irq\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_o\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "dout\n",
      "gpio_data_i\n",
      "gpio_data_o\n",
      "gpio_tri_o\n",
      "sda0_i\n",
      "sda0_o\n",
      "sda0_t\n",
      "scl0_i\n",
      "scl0_o\n",
      "scl0_t\n",
      "sck0_i\n",
      "sck0_o\n",
      "sck0_t\n",
      "mosi0_i\n",
      "mosi0_o\n",
      "mosi0_t\n",
      "miso0_i\n",
      "miso0_o\n",
      "miso0_t\n",
      "ss0_o\n",
      "ss0_t\n",
      "pwm_o\n",
      "timer_i\n",
      "timer_o\n",
      "s_axi_awaddr\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_WriteStrobe\n",
      "M_AddrStrobe\n",
      "M_DBus\n",
      "M_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_AddrStrobe\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "clka\n",
      "rsta\n",
      "ena\n",
      "wea\n",
      "addra\n",
      "dina\n",
      "douta\n",
      "clkb\n",
      "rstb\n",
      "enb\n",
      "web\n",
      "addrb\n",
      "dinb\n",
      "doutb\n",
      "LMB_Clk\n",
      "LMB_Rst\n",
      "LMB_ABus\n",
      "LMB_WriteDBus\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB1_ABus\n",
      "LMB1_WriteDBus\n",
      "LMB1_AddrStrobe\n",
      "LMB1_ReadStrobe\n",
      "LMB1_WriteStrobe\n",
      "LMB1_BE\n",
      "Sl1_DBus\n",
      "Sl1_Ready\n",
      "Sl1_Wait\n",
      "Sl1_UE\n",
      "Sl1_CE\n",
      "BRAM_Rst_A\n",
      "BRAM_Clk_A\n",
      "BRAM_Addr_A\n",
      "BRAM_EN_A\n",
      "BRAM_WEN_A\n",
      "BRAM_Dout_A\n",
      "BRAM_Din_A\n",
      "dout\n",
      "Clk\n",
      "Reset\n",
      "Interrupt\n",
      "Instr_Addr\n",
      "Instr\n",
      "IFetch\n",
      "I_AS\n",
      "IReady\n",
      "IWAIT\n",
      "ICE\n",
      "IUE\n",
      "Data_Addr\n",
      "Data_Read\n",
      "Data_Write\n",
      "D_AS\n",
      "Read_Strobe\n",
      "Write_Strobe\n",
      "DReady\n",
      "DWait\n",
      "DCE\n",
      "DUE\n",
      "Byte_Enable\n",
      "M_AXI_DP_AWADDR\n",
      "M_AXI_DP_AWPROT\n",
      "M_AXI_DP_AWVALID\n",
      "M_AXI_DP_AWREADY\n",
      "M_AXI_DP_WDATA\n",
      "M_AXI_DP_WSTRB\n",
      "M_AXI_DP_WVALID\n",
      "M_AXI_DP_WREADY\n",
      "M_AXI_DP_BRESP\n",
      "M_AXI_DP_BVALID\n",
      "M_AXI_DP_BREADY\n",
      "M_AXI_DP_ARADDR\n",
      "M_AXI_DP_ARPROT\n",
      "M_AXI_DP_ARVALID\n",
      "M_AXI_DP_ARREADY\n",
      "M_AXI_DP_RDATA\n",
      "M_AXI_DP_RRESP\n",
      "M_AXI_DP_RVALID\n",
      "M_AXI_DP_RREADY\n",
      "Dbg_Clk\n",
      "Dbg_TDI\n",
      "Dbg_TDO\n",
      "Dbg_Reg_En\n",
      "Dbg_Shift\n",
      "Dbg_Capture\n",
      "Dbg_Update\n",
      "Debug_Rst\n",
      "Dbg_Disable\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awid\n",
      "s_axi_awaddr\n",
      "s_axi_awlen\n",
      "s_axi_awsize\n",
      "s_axi_awburst\n",
      "s_axi_awlock\n",
      "s_axi_awcache\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wlast\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bid\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_arid\n",
      "s_axi_araddr\n",
      "s_axi_arlen\n",
      "s_axi_arsize\n",
      "s_axi_arburst\n",
      "s_axi_arlock\n",
      "s_axi_arcache\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rid\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rlast\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "bram_rst_a\n",
      "bram_clk_a\n",
      "bram_en_a\n",
      "bram_we_a\n",
      "bram_addr_a\n",
      "bram_wrdata_a\n",
      "bram_rddata_a\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awprot\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arprot\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n",
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M07_AXI_awaddr\n",
      "M07_AXI_awlen\n",
      "M07_AXI_awsize\n",
      "M07_AXI_awburst\n",
      "M07_AXI_awlock\n",
      "M07_AXI_awcache\n",
      "M07_AXI_awprot\n",
      "M07_AXI_awqos\n",
      "M07_AXI_awvalid\n",
      "M07_AXI_awready\n",
      "M07_AXI_wdata\n",
      "M07_AXI_wstrb\n",
      "M07_AXI_wlast\n",
      "M07_AXI_wvalid\n",
      "M07_AXI_wready\n",
      "M07_AXI_bresp\n",
      "M07_AXI_bvalid\n",
      "M07_AXI_bready\n",
      "M07_AXI_araddr\n",
      "M07_AXI_arlen\n",
      "M07_AXI_arsize\n",
      "M07_AXI_arburst\n",
      "M07_AXI_arlock\n",
      "M07_AXI_arcache\n",
      "M07_AXI_arprot\n",
      "M07_AXI_arqos\n",
      "M07_AXI_arvalid\n",
      "M07_AXI_arready\n",
      "M07_AXI_rdata\n",
      "M07_AXI_rresp\n",
      "M07_AXI_rlast\n",
      "M07_AXI_rvalid\n",
      "M07_AXI_rready\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "aux_reset_in\n",
      "mb_debug_sys_rst\n",
      "mb_reset\n",
      "bus_struct_reset\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "io0_i\n",
      "io0_o\n",
      "io0_t\n",
      "io1_i\n",
      "io1_o\n",
      "io1_t\n",
      "sck_i\n",
      "sck_o\n",
      "sck_t\n",
      "ss_o\n",
      "ss_t\n",
      "ip2intc_irpt\n",
      "capturetrig0\n",
      "generateout0\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "d\n",
      "clk\n",
      "en\n",
      "reset\n",
      "q\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "iic2intc_irpt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "sda_i\n",
      "sda_o\n",
      "sda_t\n",
      "scl_i\n",
      "scl_o\n",
      "scl_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "iic2intc_irpt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "sda_i\n",
      "sda_o\n",
      "sda_t\n",
      "scl_i\n",
      "scl_o\n",
      "scl_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "intr\n",
      "irq\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "gpio_io_o\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "In6\n",
      "dout\n",
      "io_data_i\n",
      "io_data_o\n",
      "io_tri_o\n",
      "gpio_data_i\n",
      "gpio_data_o\n",
      "gpio_tri_o\n",
      "sda0_i\n",
      "sda0_o\n",
      "sda0_t\n",
      "scl0_i\n",
      "scl0_o\n",
      "scl0_t\n",
      "sda1_i\n",
      "sda1_o\n",
      "sda1_t\n",
      "scl1_i\n",
      "scl1_o\n",
      "scl1_t\n",
      "uart0_rx_i\n",
      "uart0_tx_o\n",
      "sck0_i\n",
      "sck0_o\n",
      "sck0_t\n",
      "mosi0_i\n",
      "mosi0_o\n",
      "mosi0_t\n",
      "miso0_i\n",
      "miso0_o\n",
      "miso0_t\n",
      "ss0_o\n",
      "ss0_t\n",
      "sck1_i\n",
      "sck1_o\n",
      "sck1_t\n",
      "mosi1_i\n",
      "mosi1_o\n",
      "mosi1_t\n",
      "miso1_i\n",
      "miso1_o\n",
      "miso1_t\n",
      "ss1_o\n",
      "ss1_t\n",
      "pwm_o\n",
      "s_axi_awaddr\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_WriteStrobe\n",
      "M_AddrStrobe\n",
      "M_DBus\n",
      "M_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "LMB_Clk\n",
      "SYS_Rst\n",
      "M_ABus\n",
      "M_ReadStrobe\n",
      "M_AddrStrobe\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB_ABus\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadDBus\n",
      "LMB_WriteDBus\n",
      "LMB_Ready\n",
      "LMB_Wait\n",
      "LMB_UE\n",
      "LMB_CE\n",
      "LMB_BE\n",
      "clka\n",
      "rsta\n",
      "ena\n",
      "wea\n",
      "addra\n",
      "dina\n",
      "douta\n",
      "clkb\n",
      "rstb\n",
      "enb\n",
      "web\n",
      "addrb\n",
      "dinb\n",
      "doutb\n",
      "LMB_Clk\n",
      "LMB_Rst\n",
      "LMB_ABus\n",
      "LMB_WriteDBus\n",
      "LMB_AddrStrobe\n",
      "LMB_ReadStrobe\n",
      "LMB_WriteStrobe\n",
      "LMB_BE\n",
      "Sl_DBus\n",
      "Sl_Ready\n",
      "Sl_Wait\n",
      "Sl_UE\n",
      "Sl_CE\n",
      "LMB1_ABus\n",
      "LMB1_WriteDBus\n",
      "LMB1_AddrStrobe\n",
      "LMB1_ReadStrobe\n",
      "LMB1_WriteStrobe\n",
      "LMB1_BE\n",
      "Sl1_DBus\n",
      "Sl1_Ready\n",
      "Sl1_Wait\n",
      "Sl1_UE\n",
      "Sl1_CE\n",
      "BRAM_Rst_A\n",
      "BRAM_Clk_A\n",
      "BRAM_Addr_A\n",
      "BRAM_EN_A\n",
      "BRAM_WEN_A\n",
      "BRAM_Dout_A\n",
      "BRAM_Din_A\n",
      "dout\n",
      "Clk\n",
      "Reset\n",
      "Interrupt\n",
      "Instr_Addr\n",
      "Instr\n",
      "IFetch\n",
      "I_AS\n",
      "IReady\n",
      "IWAIT\n",
      "ICE\n",
      "IUE\n",
      "Data_Addr\n",
      "Data_Read\n",
      "Data_Write\n",
      "D_AS\n",
      "Read_Strobe\n",
      "Write_Strobe\n",
      "DReady\n",
      "DWait\n",
      "DCE\n",
      "DUE\n",
      "Byte_Enable\n",
      "M_AXI_DP_AWADDR\n",
      "M_AXI_DP_AWPROT\n",
      "M_AXI_DP_AWVALID\n",
      "M_AXI_DP_AWREADY\n",
      "M_AXI_DP_WDATA\n",
      "M_AXI_DP_WSTRB\n",
      "M_AXI_DP_WVALID\n",
      "M_AXI_DP_WREADY\n",
      "M_AXI_DP_BRESP\n",
      "M_AXI_DP_BVALID\n",
      "M_AXI_DP_BREADY\n",
      "M_AXI_DP_ARADDR\n",
      "M_AXI_DP_ARPROT\n",
      "M_AXI_DP_ARVALID\n",
      "M_AXI_DP_ARREADY\n",
      "M_AXI_DP_RDATA\n",
      "M_AXI_DP_RRESP\n",
      "M_AXI_DP_RVALID\n",
      "M_AXI_DP_RREADY\n",
      "Dbg_Clk\n",
      "Dbg_TDI\n",
      "Dbg_TDO\n",
      "Dbg_Reg_En\n",
      "Dbg_Shift\n",
      "Dbg_Capture\n",
      "Dbg_Update\n",
      "Debug_Rst\n",
      "Dbg_Disable\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awid\n",
      "s_axi_awaddr\n",
      "s_axi_awlen\n",
      "s_axi_awsize\n",
      "s_axi_awburst\n",
      "s_axi_awlock\n",
      "s_axi_awcache\n",
      "s_axi_awprot\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wlast\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bid\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_arid\n",
      "s_axi_araddr\n",
      "s_axi_arlen\n",
      "s_axi_arsize\n",
      "s_axi_arburst\n",
      "s_axi_arlock\n",
      "s_axi_arcache\n",
      "s_axi_arprot\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rid\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rlast\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "bram_rst_a\n",
      "bram_clk_a\n",
      "bram_en_a\n",
      "bram_we_a\n",
      "bram_addr_a\n",
      "bram_wrdata_a\n",
      "bram_rddata_a\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M08_ACLK\n",
      "M08_ARESETN\n",
      "M09_ACLK\n",
      "M09_ARESETN\n",
      "M10_ACLK\n",
      "M10_ARESETN\n",
      "M11_ACLK\n",
      "M11_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awprot\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arprot\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n",
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M07_AXI_awaddr\n",
      "M07_AXI_awvalid\n",
      "M07_AXI_awready\n",
      "M07_AXI_wdata\n",
      "M07_AXI_wstrb\n",
      "M07_AXI_wvalid\n",
      "M07_AXI_wready\n",
      "M07_AXI_bresp\n",
      "M07_AXI_bvalid\n",
      "M07_AXI_bready\n",
      "M07_AXI_araddr\n",
      "M07_AXI_arvalid\n",
      "M07_AXI_arready\n",
      "M07_AXI_rdata\n",
      "M07_AXI_rresp\n",
      "M07_AXI_rvalid\n",
      "M07_AXI_rready\n",
      "M08_AXI_awaddr\n",
      "M08_AXI_awvalid\n",
      "M08_AXI_awready\n",
      "M08_AXI_wdata\n",
      "M08_AXI_wstrb\n",
      "M08_AXI_wvalid\n",
      "M08_AXI_wready\n",
      "M08_AXI_bresp\n",
      "M08_AXI_bvalid\n",
      "M08_AXI_bready\n",
      "M08_AXI_araddr\n",
      "M08_AXI_arvalid\n",
      "M08_AXI_arready\n",
      "M08_AXI_rdata\n",
      "M08_AXI_rresp\n",
      "M08_AXI_rvalid\n",
      "M08_AXI_rready\n",
      "M09_AXI_awaddr\n",
      "M09_AXI_awvalid\n",
      "M09_AXI_awready\n",
      "M09_AXI_wdata\n",
      "M09_AXI_wstrb\n",
      "M09_AXI_wvalid\n",
      "M09_AXI_wready\n",
      "M09_AXI_bresp\n",
      "M09_AXI_bvalid\n",
      "M09_AXI_bready\n",
      "M09_AXI_araddr\n",
      "M09_AXI_arvalid\n",
      "M09_AXI_arready\n",
      "M09_AXI_rdata\n",
      "M09_AXI_rresp\n",
      "M09_AXI_rvalid\n",
      "M09_AXI_rready\n",
      "M10_AXI_awaddr\n",
      "M10_AXI_awvalid\n",
      "M10_AXI_awready\n",
      "M10_AXI_wdata\n",
      "M10_AXI_wstrb\n",
      "M10_AXI_wvalid\n",
      "M10_AXI_wready\n",
      "M10_AXI_bresp\n",
      "M10_AXI_bvalid\n",
      "M10_AXI_bready\n",
      "M10_AXI_araddr\n",
      "M10_AXI_arvalid\n",
      "M10_AXI_arready\n",
      "M10_AXI_rdata\n",
      "M10_AXI_rresp\n",
      "M10_AXI_rvalid\n",
      "M10_AXI_rready\n",
      "M11_AXI_awaddr\n",
      "M11_AXI_awlen\n",
      "M11_AXI_awsize\n",
      "M11_AXI_awburst\n",
      "M11_AXI_awlock\n",
      "M11_AXI_awcache\n",
      "M11_AXI_awprot\n",
      "M11_AXI_awqos\n",
      "M11_AXI_awvalid\n",
      "M11_AXI_awready\n",
      "M11_AXI_wdata\n",
      "M11_AXI_wstrb\n",
      "M11_AXI_wlast\n",
      "M11_AXI_wvalid\n",
      "M11_AXI_wready\n",
      "M11_AXI_bresp\n",
      "M11_AXI_bvalid\n",
      "M11_AXI_bready\n",
      "M11_AXI_araddr\n",
      "M11_AXI_arlen\n",
      "M11_AXI_arsize\n",
      "M11_AXI_arburst\n",
      "M11_AXI_arlock\n",
      "M11_AXI_arcache\n",
      "M11_AXI_arprot\n",
      "M11_AXI_arqos\n",
      "M11_AXI_arvalid\n",
      "M11_AXI_arready\n",
      "M11_AXI_rdata\n",
      "M11_AXI_rresp\n",
      "M11_AXI_rlast\n",
      "M11_AXI_rvalid\n",
      "M11_AXI_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "gpio_io_i\n",
      "gpio_io_o\n",
      "gpio_io_t\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "aux_reset_in\n",
      "mb_debug_sys_rst\n",
      "mb_reset\n",
      "bus_struct_reset\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "io0_i\n",
      "io0_o\n",
      "io0_t\n",
      "io1_i\n",
      "io1_o\n",
      "io1_t\n",
      "sck_i\n",
      "sck_o\n",
      "sck_t\n",
      "ss_o\n",
      "ss_t\n",
      "ip2intc_irpt\n",
      "ext_spi_clk\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "io0_i\n",
      "io0_o\n",
      "io0_t\n",
      "io1_i\n",
      "io1_o\n",
      "io1_t\n",
      "sck_i\n",
      "sck_o\n",
      "sck_t\n",
      "ss_o\n",
      "ss_t\n",
      "ip2intc_irpt\n",
      "In0\n",
      "In1\n",
      "dout\n",
      "In0\n",
      "In1\n",
      "dout\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "pwm0\n",
      "interrupt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "interrupt\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "rx\n",
      "tx\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Debug_SYS_Rst\n",
      "Dbg_Clk_0\n",
      "Dbg_TDI_0\n",
      "Dbg_TDO_0\n",
      "Dbg_Reg_En_0\n",
      "Dbg_Capture_0\n",
      "Dbg_Shift_0\n",
      "Dbg_Update_0\n",
      "Dbg_Rst_0\n",
      "Dbg_Disable_0\n",
      "Dbg_Clk_1\n",
      "Dbg_TDI_1\n",
      "Dbg_TDO_1\n",
      "Dbg_Reg_En_1\n",
      "Dbg_Capture_1\n",
      "Dbg_Shift_1\n",
      "Dbg_Update_1\n",
      "Dbg_Rst_1\n",
      "Dbg_Disable_1\n",
      "Dbg_Clk_2\n",
      "Dbg_TDI_2\n",
      "Dbg_TDO_2\n",
      "Dbg_Reg_En_2\n",
      "Dbg_Capture_2\n",
      "Dbg_Shift_2\n",
      "Dbg_Update_2\n",
      "Dbg_Rst_2\n",
      "Dbg_Disable_2\n",
      "Dbg_Clk_3\n",
      "Dbg_TDI_3\n",
      "Dbg_TDO_3\n",
      "Dbg_Reg_En_3\n",
      "Dbg_Capture_3\n",
      "Dbg_Shift_3\n",
      "Dbg_Update_3\n",
      "Dbg_Rst_3\n",
      "Dbg_Disable_3\n",
      "Din\n",
      "Dout\n",
      "GPIO_O\n",
      "M_AXI_GP0_ARVALID\n",
      "M_AXI_GP0_AWVALID\n",
      "M_AXI_GP0_BREADY\n",
      "M_AXI_GP0_RREADY\n",
      "M_AXI_GP0_WLAST\n",
      "M_AXI_GP0_WVALID\n",
      "M_AXI_GP0_ARID\n",
      "M_AXI_GP0_AWID\n",
      "M_AXI_GP0_WID\n",
      "M_AXI_GP0_ARBURST\n",
      "M_AXI_GP0_ARLOCK\n",
      "M_AXI_GP0_ARSIZE\n",
      "M_AXI_GP0_AWBURST\n",
      "M_AXI_GP0_AWLOCK\n",
      "M_AXI_GP0_AWSIZE\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "M_AXI_GP0_ARPROT\n",
      "M_AXI_GP0_AWPROT\n",
      "M_AXI_GP0_ARADDR\n",
      "M_AXI_GP0_AWADDR\n",
      "M_AXI_GP0_WDATA\n",
      "M_AXI_GP0_ARCACHE\n",
      "M_AXI_GP0_ARLEN\n",
      "M_AXI_GP0_ARQOS\n",
      "M_AXI_GP0_AWCACHE\n",
      "M_AXI_GP0_AWLEN\n",
      "M_AXI_GP0_AWQOS\n",
      "M_AXI_GP0_WSTRB\n",
      "M_AXI_GP0_ACLK\n",
      "M_AXI_GP0_ARREADY\n",
      "M_AXI_GP0_AWREADY\n",
      "M_AXI_GP0_BVALID\n",
      "M_AXI_GP0_RLAST\n",
      "M_AXI_GP0_RVALID\n",
      "M_AXI_GP0_WREADY\n",
      "M_AXI_GP0_BID\n",
      "M_AXI_GP0_RID\n",
      "M_AXI_GP0_BRESP\n",
      "M_AXI_GP0_RRESP\n",
      "M_AXI_GP0_RDATA\n",
      "M_AXI_GP1_ARVALID\n",
      "M_AXI_GP1_AWVALID\n",
      "M_AXI_GP1_BREADY\n",
      "M_AXI_GP1_RREADY\n",
      "M_AXI_GP1_WLAST\n",
      "M_AXI_GP1_WVALID\n",
      "M_AXI_GP1_ARID\n",
      "M_AXI_GP1_AWID\n",
      "M_AXI_GP1_WID\n",
      "M_AXI_GP1_ARBURST\n",
      "M_AXI_GP1_ARLOCK\n",
      "M_AXI_GP1_ARSIZE\n",
      "M_AXI_GP1_AWBURST\n",
      "M_AXI_GP1_AWLOCK\n",
      "M_AXI_GP1_AWSIZE\n",
      "M_AXI_GP1_ARPROT\n",
      "M_AXI_GP1_AWPROT\n",
      "M_AXI_GP1_ARADDR\n",
      "M_AXI_GP1_AWADDR\n",
      "M_AXI_GP1_WDATA\n",
      "M_AXI_GP1_ARCACHE\n",
      "M_AXI_GP1_ARLEN\n",
      "M_AXI_GP1_ARQOS\n",
      "M_AXI_GP1_AWCACHE\n",
      "M_AXI_GP1_AWLEN\n",
      "M_AXI_GP1_AWQOS\n",
      "M_AXI_GP1_WSTRB\n",
      "M_AXI_GP1_ACLK\n",
      "M_AXI_GP1_ARREADY\n",
      "M_AXI_GP1_AWREADY\n",
      "M_AXI_GP1_BVALID\n",
      "M_AXI_GP1_RLAST\n",
      "M_AXI_GP1_RVALID\n",
      "M_AXI_GP1_WREADY\n",
      "M_AXI_GP1_BID\n",
      "M_AXI_GP1_RID\n",
      "M_AXI_GP1_BRESP\n",
      "M_AXI_GP1_RRESP\n",
      "M_AXI_GP1_RDATA\n",
      "S_AXI_GP0_ARREADY\n",
      "S_AXI_GP0_AWREADY\n",
      "S_AXI_GP0_BVALID\n",
      "S_AXI_GP0_RLAST\n",
      "S_AXI_GP0_RVALID\n",
      "S_AXI_GP0_WREADY\n",
      "S_AXI_GP0_BRESP\n",
      "S_AXI_GP0_RRESP\n",
      "S_AXI_GP0_RDATA\n",
      "S_AXI_GP0_ACLK\n",
      "S_AXI_GP0_ARVALID\n",
      "S_AXI_GP0_AWVALID\n",
      "S_AXI_GP0_BREADY\n",
      "S_AXI_GP0_RREADY\n",
      "S_AXI_GP0_WLAST\n",
      "S_AXI_GP0_WVALID\n",
      "S_AXI_GP0_ARBURST\n",
      "S_AXI_GP0_ARLOCK\n",
      "S_AXI_GP0_ARSIZE\n",
      "S_AXI_GP0_AWBURST\n",
      "S_AXI_GP0_AWLOCK\n",
      "S_AXI_GP0_AWSIZE\n",
      "S_AXI_GP0_ARPROT\n",
      "S_AXI_GP0_AWPROT\n",
      "S_AXI_GP0_ARADDR\n",
      "S_AXI_GP0_AWADDR\n",
      "S_AXI_GP0_WDATA\n",
      "S_AXI_GP0_ARCACHE\n",
      "S_AXI_GP0_ARLEN\n",
      "S_AXI_GP0_ARQOS\n",
      "S_AXI_GP0_AWCACHE\n",
      "S_AXI_GP0_AWLEN\n",
      "S_AXI_GP0_AWQOS\n",
      "S_AXI_GP0_WSTRB\n",
      "S_AXI_HP0_ARREADY\n",
      "S_AXI_HP0_AWREADY\n",
      "S_AXI_HP0_BVALID\n",
      "S_AXI_HP0_RLAST\n",
      "S_AXI_HP0_RVALID\n",
      "S_AXI_HP0_WREADY\n",
      "S_AXI_HP0_BRESP\n",
      "S_AXI_HP0_RRESP\n",
      "S_AXI_HP0_BID\n",
      "S_AXI_HP0_RID\n",
      "S_AXI_HP0_RDATA\n",
      "S_AXI_HP0_ACLK\n",
      "S_AXI_HP0_ARVALID\n",
      "S_AXI_HP0_AWVALID\n",
      "S_AXI_HP0_BREADY\n",
      "S_AXI_HP0_RREADY\n",
      "S_AXI_HP0_WLAST\n",
      "S_AXI_HP0_WVALID\n",
      "S_AXI_HP0_ARBURST\n",
      "S_AXI_HP0_ARLOCK\n",
      "S_AXI_HP0_ARSIZE\n",
      "S_AXI_HP0_AWBURST\n",
      "S_AXI_HP0_AWLOCK\n",
      "S_AXI_HP0_AWSIZE\n",
      "S_AXI_HP0_ARPROT\n",
      "S_AXI_HP0_AWPROT\n",
      "S_AXI_HP0_ARADDR\n",
      "S_AXI_HP0_AWADDR\n",
      "S_AXI_HP0_ARCACHE\n",
      "S_AXI_HP0_ARLEN\n",
      "S_AXI_HP0_ARQOS\n",
      "S_AXI_HP0_AWCACHE\n",
      "S_AXI_HP0_AWLEN\n",
      "S_AXI_HP0_AWQOS\n",
      "S_AXI_HP0_ARID\n",
      "S_AXI_HP0_AWID\n",
      "S_AXI_HP0_WID\n",
      "S_AXI_HP0_WDATA\n",
      "S_AXI_HP0_WSTRB\n",
      "S_AXI_HP2_ARREADY\n",
      "S_AXI_HP2_AWREADY\n",
      "S_AXI_HP2_BVALID\n",
      "S_AXI_HP2_RLAST\n",
      "S_AXI_HP2_RVALID\n",
      "S_AXI_HP2_WREADY\n",
      "S_AXI_HP2_BRESP\n",
      "S_AXI_HP2_RRESP\n",
      "S_AXI_HP2_BID\n",
      "S_AXI_HP2_RID\n",
      "S_AXI_HP2_RDATA\n",
      "S_AXI_HP2_ACLK\n",
      "S_AXI_HP2_ARVALID\n",
      "S_AXI_HP2_AWVALID\n",
      "S_AXI_HP2_BREADY\n",
      "S_AXI_HP2_RREADY\n",
      "S_AXI_HP2_WLAST\n",
      "S_AXI_HP2_WVALID\n",
      "S_AXI_HP2_ARBURST\n",
      "S_AXI_HP2_ARLOCK\n",
      "S_AXI_HP2_ARSIZE\n",
      "S_AXI_HP2_AWBURST\n",
      "S_AXI_HP2_AWLOCK\n",
      "S_AXI_HP2_AWSIZE\n",
      "S_AXI_HP2_ARPROT\n",
      "S_AXI_HP2_AWPROT\n",
      "S_AXI_HP2_ARADDR\n",
      "S_AXI_HP2_AWADDR\n",
      "S_AXI_HP2_ARCACHE\n",
      "S_AXI_HP2_ARLEN\n",
      "S_AXI_HP2_ARQOS\n",
      "S_AXI_HP2_AWCACHE\n",
      "S_AXI_HP2_AWLEN\n",
      "S_AXI_HP2_AWQOS\n",
      "S_AXI_HP2_ARID\n",
      "S_AXI_HP2_AWID\n",
      "S_AXI_HP2_WID\n",
      "S_AXI_HP2_WDATA\n",
      "S_AXI_HP2_WSTRB\n",
      "IRQ_F2P\n",
      "FCLK_CLK0\n",
      "FCLK_CLK1\n",
      "FCLK_CLK2\n",
      "FCLK_CLK3\n",
      "FCLK_RESET0_N\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awlock\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awqos\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arlen\n",
      "S00_AXI_arsize\n",
      "S00_AXI_arburst\n",
      "S00_AXI_arlock\n",
      "S00_AXI_arcache\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arqos\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rlast\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awlen\n",
      "M01_AXI_awsize\n",
      "M01_AXI_awburst\n",
      "M01_AXI_awlock\n",
      "M01_AXI_awcache\n",
      "M01_AXI_awprot\n",
      "M01_AXI_awregion\n",
      "M01_AXI_awqos\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wlast\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arlen\n",
      "M01_AXI_arsize\n",
      "M01_AXI_arburst\n",
      "M01_AXI_arlock\n",
      "M01_AXI_arcache\n",
      "M01_AXI_arprot\n",
      "M01_AXI_arregion\n",
      "M01_AXI_arqos\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rlast\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n",
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awlen\n",
      "M06_AXI_awsize\n",
      "M06_AXI_awburst\n",
      "M06_AXI_awlock\n",
      "M06_AXI_awcache\n",
      "M06_AXI_awprot\n",
      "M06_AXI_awregion\n",
      "M06_AXI_awqos\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wlast\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arlen\n",
      "M06_AXI_arsize\n",
      "M06_AXI_arburst\n",
      "M06_AXI_arlock\n",
      "M06_AXI_arcache\n",
      "M06_AXI_arprot\n",
      "M06_AXI_arregion\n",
      "M06_AXI_arqos\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rlast\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M07_AXI_awaddr\n",
      "M07_AXI_awvalid\n",
      "M07_AXI_awready\n",
      "M07_AXI_wdata\n",
      "M07_AXI_wstrb\n",
      "M07_AXI_wvalid\n",
      "M07_AXI_wready\n",
      "M07_AXI_bresp\n",
      "M07_AXI_bvalid\n",
      "M07_AXI_bready\n",
      "M07_AXI_araddr\n",
      "M07_AXI_arvalid\n",
      "M07_AXI_arready\n",
      "M07_AXI_rdata\n",
      "M07_AXI_rresp\n",
      "M07_AXI_rvalid\n",
      "M07_AXI_rready\n",
      "S00_AXI_arid\n",
      "S00_AXI_awid\n",
      "S00_AXI_bid\n",
      "S00_AXI_rid\n",
      "S00_AXI_wid\n",
      "M01_AXI_arid\n",
      "M01_AXI_awid\n",
      "M01_AXI_bid\n",
      "M01_AXI_rid\n",
      "M06_AXI_arid\n",
      "M06_AXI_awid\n",
      "M06_AXI_bid\n",
      "M06_AXI_rid\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awlock\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awqos\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arlen\n",
      "S00_AXI_arsize\n",
      "S00_AXI_arburst\n",
      "S00_AXI_arlock\n",
      "S00_AXI_arcache\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arqos\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rlast\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awlen\n",
      "M00_AXI_awsize\n",
      "M00_AXI_awburst\n",
      "M00_AXI_awlock\n",
      "M00_AXI_awcache\n",
      "M00_AXI_awprot\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wlast\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arlen\n",
      "M00_AXI_arsize\n",
      "M00_AXI_arburst\n",
      "M00_AXI_arlock\n",
      "M00_AXI_arcache\n",
      "M00_AXI_arprot\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rlast\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awlen\n",
      "M01_AXI_awsize\n",
      "M01_AXI_awburst\n",
      "M01_AXI_awlock\n",
      "M01_AXI_awcache\n",
      "M01_AXI_awprot\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wlast\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arlen\n",
      "M01_AXI_arsize\n",
      "M01_AXI_arburst\n",
      "M01_AXI_arlock\n",
      "M01_AXI_arcache\n",
      "M01_AXI_arprot\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rlast\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awlen\n",
      "M02_AXI_awsize\n",
      "M02_AXI_awburst\n",
      "M02_AXI_awlock\n",
      "M02_AXI_awcache\n",
      "M02_AXI_awprot\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wlast\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arlen\n",
      "M02_AXI_arsize\n",
      "M02_AXI_arburst\n",
      "M02_AXI_arlock\n",
      "M02_AXI_arcache\n",
      "M02_AXI_arprot\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rlast\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awlen\n",
      "M03_AXI_awsize\n",
      "M03_AXI_awburst\n",
      "M03_AXI_awlock\n",
      "M03_AXI_awcache\n",
      "M03_AXI_awprot\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wlast\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arlen\n",
      "M03_AXI_arsize\n",
      "M03_AXI_arburst\n",
      "M03_AXI_arlock\n",
      "M03_AXI_arcache\n",
      "M03_AXI_arprot\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rlast\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M02_AXI_arid\n",
      "M02_AXI_awid\n",
      "M02_AXI_bid\n",
      "M02_AXI_rid\n",
      "M00_AXI_arid\n",
      "M00_AXI_awid\n",
      "M00_AXI_bid\n",
      "M00_AXI_rid\n",
      "M01_AXI_arid\n",
      "M01_AXI_awid\n",
      "M01_AXI_bid\n",
      "M01_AXI_rid\n",
      "M03_AXI_arid\n",
      "M03_AXI_awid\n",
      "M03_AXI_bid\n",
      "M03_AXI_rid\n",
      "S00_AXI_arid\n",
      "S00_AXI_arregion\n",
      "S00_AXI_awid\n",
      "S00_AXI_awregion\n",
      "S00_AXI_bid\n",
      "S00_AXI_rid\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awlock\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awqos\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arlen\n",
      "S00_AXI_arsize\n",
      "S00_AXI_arburst\n",
      "S00_AXI_arlock\n",
      "S00_AXI_arcache\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arqos\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rlast\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "S00_AXI_arid\n",
      "S00_AXI_awid\n",
      "S00_AXI_bid\n",
      "S00_AXI_rid\n",
      "S00_AXI_wid\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "interconnect_aresetn\n",
      "peripheral_aresetn\n",
      "gpio_i\n",
      "gpio_t\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "intr\n",
      "irq\n",
      "s_axi_lite_aclk\n",
      "m_axi_s2mm_aclk\n",
      "axi_resetn\n",
      "s_axi_lite_awvalid\n",
      "s_axi_lite_awready\n",
      "s_axi_lite_awaddr\n",
      "s_axi_lite_wvalid\n",
      "s_axi_lite_wready\n",
      "s_axi_lite_wdata\n",
      "s_axi_lite_bresp\n",
      "s_axi_lite_bvalid\n",
      "s_axi_lite_bready\n",
      "s_axi_lite_arvalid\n",
      "s_axi_lite_arready\n",
      "s_axi_lite_araddr\n",
      "s_axi_lite_rvalid\n",
      "s_axi_lite_rready\n",
      "s_axi_lite_rdata\n",
      "s_axi_lite_rresp\n",
      "m_axi_s2mm_awaddr\n",
      "m_axi_s2mm_awlen\n",
      "m_axi_s2mm_awsize\n",
      "m_axi_s2mm_awburst\n",
      "m_axi_s2mm_awprot\n",
      "m_axi_s2mm_awcache\n",
      "m_axi_s2mm_awvalid\n",
      "m_axi_s2mm_awready\n",
      "m_axi_s2mm_wdata\n",
      "m_axi_s2mm_wstrb\n",
      "m_axi_s2mm_wlast\n",
      "m_axi_s2mm_wvalid\n",
      "m_axi_s2mm_wready\n",
      "m_axi_s2mm_bresp\n",
      "m_axi_s2mm_bvalid\n",
      "m_axi_s2mm_bready\n",
      "s_axis_s2mm_tdata\n",
      "s_axis_s2mm_tkeep\n",
      "s_axis_s2mm_tvalid\n",
      "s_axis_s2mm_tready\n",
      "s_axis_s2mm_tlast\n",
      "s2mm_introut\n",
      "s_axis_aresetn\n",
      "s_axis_aclk\n",
      "s_axis_tvalid\n",
      "s_axis_tready\n",
      "s_axis_tdata\n",
      "s_axis_tstrb\n",
      "s_axis_tkeep\n",
      "s_axis_tlast\n",
      "s_axis_tid\n",
      "s_axis_tdest\n",
      "s_axis_tuser\n",
      "m_axis_tvalid\n",
      "m_axis_tready\n",
      "m_axis_tdata\n",
      "m_axis_tkeep\n",
      "m_axis_tlast\n",
      "dout\n",
      "s_axi_trace_cntrl_AWADDR\n",
      "s_axi_trace_cntrl_AWVALID\n",
      "s_axi_trace_cntrl_AWREADY\n",
      "s_axi_trace_cntrl_WDATA\n",
      "s_axi_trace_cntrl_WSTRB\n",
      "s_axi_trace_cntrl_WVALID\n",
      "s_axi_trace_cntrl_WREADY\n",
      "s_axi_trace_cntrl_BRESP\n",
      "s_axi_trace_cntrl_BVALID\n",
      "s_axi_trace_cntrl_BREADY\n",
      "s_axi_trace_cntrl_ARADDR\n",
      "s_axi_trace_cntrl_ARVALID\n",
      "s_axi_trace_cntrl_ARREADY\n",
      "s_axi_trace_cntrl_RDATA\n",
      "s_axi_trace_cntrl_RRESP\n",
      "s_axi_trace_cntrl_RVALID\n",
      "s_axi_trace_cntrl_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "trace_64_TVALID\n",
      "trace_64_TDATA\n",
      "trace_64_TKEEP\n",
      "trace_64_TSTRB\n",
      "capture_64_TVALID\n",
      "capture_64_TREADY\n",
      "capture_64_TDATA\n",
      "capture_64_TDEST\n",
      "capture_64_TKEEP\n",
      "capture_64_TSTRB\n",
      "capture_64_TUSER\n",
      "capture_64_TLAST\n",
      "capture_64_TID\n",
      "s_axi_lite_aclk\n",
      "m_axi_s2mm_aclk\n",
      "axi_resetn\n",
      "s_axi_lite_awvalid\n",
      "s_axi_lite_awready\n",
      "s_axi_lite_awaddr\n",
      "s_axi_lite_wvalid\n",
      "s_axi_lite_wready\n",
      "s_axi_lite_wdata\n",
      "s_axi_lite_bresp\n",
      "s_axi_lite_bvalid\n",
      "s_axi_lite_bready\n",
      "s_axi_lite_arvalid\n",
      "s_axi_lite_arready\n",
      "s_axi_lite_araddr\n",
      "s_axi_lite_rvalid\n",
      "s_axi_lite_rready\n",
      "s_axi_lite_rdata\n",
      "s_axi_lite_rresp\n",
      "m_axi_s2mm_awaddr\n",
      "m_axi_s2mm_awlen\n",
      "m_axi_s2mm_awsize\n",
      "m_axi_s2mm_awburst\n",
      "m_axi_s2mm_awprot\n",
      "m_axi_s2mm_awcache\n",
      "m_axi_s2mm_awvalid\n",
      "m_axi_s2mm_awready\n",
      "m_axi_s2mm_wdata\n",
      "m_axi_s2mm_wstrb\n",
      "m_axi_s2mm_wlast\n",
      "m_axi_s2mm_wvalid\n",
      "m_axi_s2mm_wready\n",
      "m_axi_s2mm_bresp\n",
      "m_axi_s2mm_bvalid\n",
      "m_axi_s2mm_bready\n",
      "s_axis_s2mm_tdata\n",
      "s_axis_s2mm_tkeep\n",
      "s_axis_s2mm_tvalid\n",
      "s_axis_s2mm_tready\n",
      "s_axis_s2mm_tlast\n",
      "s2mm_introut\n",
      "s_axis_aresetn\n",
      "s_axis_aclk\n",
      "s_axis_tvalid\n",
      "s_axis_tready\n",
      "s_axis_tdata\n",
      "s_axis_tstrb\n",
      "s_axis_tkeep\n",
      "s_axis_tlast\n",
      "s_axis_tid\n",
      "s_axis_tdest\n",
      "s_axis_tuser\n",
      "m_axis_tvalid\n",
      "m_axis_tready\n",
      "m_axis_tdata\n",
      "m_axis_tkeep\n",
      "m_axis_tlast\n",
      "dout\n",
      "s_axi_trace_cntrl_AWADDR\n",
      "s_axi_trace_cntrl_AWVALID\n",
      "s_axi_trace_cntrl_AWREADY\n",
      "s_axi_trace_cntrl_WDATA\n",
      "s_axi_trace_cntrl_WSTRB\n",
      "s_axi_trace_cntrl_WVALID\n",
      "s_axi_trace_cntrl_WREADY\n",
      "s_axi_trace_cntrl_BRESP\n",
      "s_axi_trace_cntrl_BVALID\n",
      "s_axi_trace_cntrl_BREADY\n",
      "s_axi_trace_cntrl_ARADDR\n",
      "s_axi_trace_cntrl_ARVALID\n",
      "s_axi_trace_cntrl_ARREADY\n",
      "s_axi_trace_cntrl_RDATA\n",
      "s_axi_trace_cntrl_RRESP\n",
      "s_axi_trace_cntrl_RVALID\n",
      "s_axi_trace_cntrl_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "trace_32_TVALID\n",
      "trace_32_TDATA\n",
      "trace_32_TKEEP\n",
      "trace_32_TSTRB\n",
      "capture_32_TVALID\n",
      "capture_32_TREADY\n",
      "capture_32_TDATA\n",
      "capture_32_TDEST\n",
      "capture_32_TKEEP\n",
      "capture_32_TSTRB\n",
      "capture_32_TUSER\n",
      "capture_32_TLAST\n",
      "capture_32_TID\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n",
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "M01_ACLK\n",
      "M01_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awlock\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awqos\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "S00_AXI_araddr\n",
      "S00_AXI_arlen\n",
      "S00_AXI_arsize\n",
      "S00_AXI_arburst\n",
      "S00_AXI_arlock\n",
      "S00_AXI_arcache\n",
      "S00_AXI_arprot\n",
      "S00_AXI_arqos\n",
      "S00_AXI_arvalid\n",
      "S00_AXI_arready\n",
      "S00_AXI_rdata\n",
      "S00_AXI_rresp\n",
      "S00_AXI_rlast\n",
      "S00_AXI_rvalid\n",
      "S00_AXI_rready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "M01_AXI_awaddr\n",
      "M01_AXI_awvalid\n",
      "M01_AXI_awready\n",
      "M01_AXI_wdata\n",
      "M01_AXI_wstrb\n",
      "M01_AXI_wvalid\n",
      "M01_AXI_wready\n",
      "M01_AXI_bresp\n",
      "M01_AXI_bvalid\n",
      "M01_AXI_bready\n",
      "M01_AXI_araddr\n",
      "M01_AXI_arvalid\n",
      "M01_AXI_arready\n",
      "M01_AXI_rdata\n",
      "M01_AXI_rresp\n",
      "M01_AXI_rvalid\n",
      "M01_AXI_rready\n",
      "M02_ACLK\n",
      "M02_ARESETN\n",
      "M03_ACLK\n",
      "M03_ARESETN\n",
      "M04_ACLK\n",
      "M04_ARESETN\n",
      "M05_ACLK\n",
      "M05_ARESETN\n",
      "M06_ACLK\n",
      "M06_ARESETN\n",
      "M07_ACLK\n",
      "M07_ARESETN\n",
      "M08_ACLK\n",
      "M08_ARESETN\n",
      "M09_ACLK\n",
      "M09_ARESETN\n",
      "M02_AXI_awaddr\n",
      "M02_AXI_awvalid\n",
      "M02_AXI_awready\n",
      "M02_AXI_wdata\n",
      "M02_AXI_wstrb\n",
      "M02_AXI_wvalid\n",
      "M02_AXI_wready\n",
      "M02_AXI_bresp\n",
      "M02_AXI_bvalid\n",
      "M02_AXI_bready\n",
      "M02_AXI_araddr\n",
      "M02_AXI_arvalid\n",
      "M02_AXI_arready\n",
      "M02_AXI_rdata\n",
      "M02_AXI_rresp\n",
      "M02_AXI_rvalid\n",
      "M02_AXI_rready\n",
      "M03_AXI_awaddr\n",
      "M03_AXI_awprot\n",
      "M03_AXI_awvalid\n",
      "M03_AXI_awready\n",
      "M03_AXI_wdata\n",
      "M03_AXI_wstrb\n",
      "M03_AXI_wvalid\n",
      "M03_AXI_wready\n",
      "M03_AXI_bresp\n",
      "M03_AXI_bvalid\n",
      "M03_AXI_bready\n",
      "M03_AXI_araddr\n",
      "M03_AXI_arprot\n",
      "M03_AXI_arvalid\n",
      "M03_AXI_arready\n",
      "M03_AXI_rdata\n",
      "M03_AXI_rresp\n",
      "M03_AXI_rvalid\n",
      "M03_AXI_rready\n",
      "M04_AXI_awaddr\n",
      "M04_AXI_awvalid\n",
      "M04_AXI_awready\n",
      "M04_AXI_wdata\n",
      "M04_AXI_wstrb\n",
      "M04_AXI_wvalid\n",
      "M04_AXI_wready\n",
      "M04_AXI_bresp\n",
      "M04_AXI_bvalid\n",
      "M04_AXI_bready\n",
      "M04_AXI_araddr\n",
      "M04_AXI_arvalid\n",
      "M04_AXI_arready\n",
      "M04_AXI_rdata\n",
      "M04_AXI_rresp\n",
      "M04_AXI_rvalid\n",
      "M04_AXI_rready\n",
      "M05_AXI_awaddr\n",
      "M05_AXI_awvalid\n",
      "M05_AXI_awready\n",
      "M05_AXI_wdata\n",
      "M05_AXI_wstrb\n",
      "M05_AXI_wvalid\n",
      "M05_AXI_wready\n",
      "M05_AXI_bresp\n",
      "M05_AXI_bvalid\n",
      "M05_AXI_bready\n",
      "M05_AXI_araddr\n",
      "M05_AXI_arvalid\n",
      "M05_AXI_arready\n",
      "M05_AXI_rdata\n",
      "M05_AXI_rresp\n",
      "M05_AXI_rvalid\n",
      "M05_AXI_rready\n",
      "M06_AXI_awaddr\n",
      "M06_AXI_awvalid\n",
      "M06_AXI_awready\n",
      "M06_AXI_wdata\n",
      "M06_AXI_wstrb\n",
      "M06_AXI_wvalid\n",
      "M06_AXI_wready\n",
      "M06_AXI_bresp\n",
      "M06_AXI_bvalid\n",
      "M06_AXI_bready\n",
      "M06_AXI_araddr\n",
      "M06_AXI_arvalid\n",
      "M06_AXI_arready\n",
      "M06_AXI_rdata\n",
      "M06_AXI_rresp\n",
      "M06_AXI_rvalid\n",
      "M06_AXI_rready\n",
      "M07_AXI_awaddr\n",
      "M07_AXI_awvalid\n",
      "M07_AXI_awready\n",
      "M07_AXI_wdata\n",
      "M07_AXI_wstrb\n",
      "M07_AXI_wvalid\n",
      "M07_AXI_wready\n",
      "M07_AXI_bresp\n",
      "M07_AXI_bvalid\n",
      "M07_AXI_bready\n",
      "M07_AXI_araddr\n",
      "M07_AXI_arvalid\n",
      "M07_AXI_arready\n",
      "M07_AXI_rdata\n",
      "M07_AXI_rresp\n",
      "M07_AXI_rvalid\n",
      "M07_AXI_rready\n",
      "M08_AXI_awaddr\n",
      "M08_AXI_awvalid\n",
      "M08_AXI_awready\n",
      "M08_AXI_wdata\n",
      "M08_AXI_wstrb\n",
      "M08_AXI_wvalid\n",
      "M08_AXI_wready\n",
      "M08_AXI_bresp\n",
      "M08_AXI_bvalid\n",
      "M08_AXI_bready\n",
      "M08_AXI_araddr\n",
      "M08_AXI_arvalid\n",
      "M08_AXI_arready\n",
      "M08_AXI_rdata\n",
      "M08_AXI_rresp\n",
      "M08_AXI_rvalid\n",
      "M08_AXI_rready\n",
      "M09_AXI_awaddr\n",
      "M09_AXI_awvalid\n",
      "M09_AXI_awready\n",
      "M09_AXI_wdata\n",
      "M09_AXI_wstrb\n",
      "M09_AXI_wvalid\n",
      "M09_AXI_wready\n",
      "M09_AXI_bresp\n",
      "M09_AXI_bvalid\n",
      "M09_AXI_bready\n",
      "M09_AXI_araddr\n",
      "M09_AXI_arvalid\n",
      "M09_AXI_arready\n",
      "M09_AXI_rdata\n",
      "M09_AXI_rresp\n",
      "M09_AXI_rvalid\n",
      "M09_AXI_rready\n",
      "S00_AXI_arid\n",
      "S00_AXI_arregion\n",
      "S00_AXI_awid\n",
      "S00_AXI_awregion\n",
      "S00_AXI_bid\n",
      "S00_AXI_rid\n",
      "ACLK\n",
      "ARESETN\n",
      "S00_ACLK\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "S00_ARESETN\n",
      "M00_ACLK\n",
      "M00_ARESETN\n",
      "S00_AXI_awaddr\n",
      "S00_AXI_awlen\n",
      "S00_AXI_awsize\n",
      "S00_AXI_awburst\n",
      "S00_AXI_awcache\n",
      "S00_AXI_awprot\n",
      "S00_AXI_awvalid\n",
      "S00_AXI_awready\n",
      "S00_AXI_wdata\n",
      "S00_AXI_wstrb\n",
      "S00_AXI_wlast\n",
      "S00_AXI_wvalid\n",
      "S00_AXI_wready\n",
      "S00_AXI_bresp\n",
      "S00_AXI_bvalid\n",
      "S00_AXI_bready\n",
      "M00_AXI_awaddr\n",
      "M00_AXI_awlen\n",
      "M00_AXI_awsize\n",
      "M00_AXI_awburst\n",
      "M00_AXI_awlock\n",
      "M00_AXI_awcache\n",
      "M00_AXI_awprot\n",
      "M00_AXI_awqos\n",
      "M00_AXI_awvalid\n",
      "M00_AXI_awready\n",
      "M00_AXI_wdata\n",
      "M00_AXI_wstrb\n",
      "M00_AXI_wlast\n",
      "M00_AXI_wvalid\n",
      "M00_AXI_wready\n",
      "M00_AXI_bresp\n",
      "M00_AXI_bvalid\n",
      "M00_AXI_bready\n",
      "M00_AXI_araddr\n",
      "M00_AXI_arlen\n",
      "M00_AXI_arsize\n",
      "M00_AXI_arburst\n",
      "M00_AXI_arlock\n",
      "M00_AXI_arcache\n",
      "M00_AXI_arprot\n",
      "M00_AXI_arqos\n",
      "M00_AXI_arvalid\n",
      "M00_AXI_arready\n",
      "M00_AXI_rdata\n",
      "M00_AXI_rresp\n",
      "M00_AXI_rlast\n",
      "M00_AXI_rvalid\n",
      "M00_AXI_rready\n",
      "S01_ACLK\n",
      "S01_ARESETN\n",
      "S01_AXI_araddr\n",
      "S01_AXI_arlen\n",
      "S01_AXI_arsize\n",
      "S01_AXI_arburst\n",
      "S01_AXI_arcache\n",
      "S01_AXI_arprot\n",
      "S01_AXI_arvalid\n",
      "S01_AXI_arready\n",
      "S01_AXI_rdata\n",
      "S01_AXI_rresp\n",
      "S01_AXI_rlast\n",
      "S01_AXI_rvalid\n",
      "S01_AXI_rready\n",
      "M00_AXI_arid\n",
      "M00_AXI_awid\n",
      "M00_AXI_bid\n",
      "M00_AXI_rid\n",
      "M00_AXI_wid\n",
      "s_axi_lite_aclk\n",
      "m_axi_mm2s_aclk\n",
      "m_axis_mm2s_aclk\n",
      "m_axi_s2mm_aclk\n",
      "s_axis_s2mm_aclk\n",
      "axi_resetn\n",
      "s_axi_lite_awvalid\n",
      "s_axi_lite_awready\n",
      "s_axi_lite_awaddr\n",
      "s_axi_lite_wvalid\n",
      "s_axi_lite_wready\n",
      "s_axi_lite_wdata\n",
      "s_axi_lite_bresp\n",
      "s_axi_lite_bvalid\n",
      "s_axi_lite_bready\n",
      "s_axi_lite_arvalid\n",
      "s_axi_lite_arready\n",
      "s_axi_lite_araddr\n",
      "s_axi_lite_rvalid\n",
      "s_axi_lite_rready\n",
      "s_axi_lite_rdata\n",
      "s_axi_lite_rresp\n",
      "m_axi_mm2s_araddr\n",
      "m_axi_mm2s_arlen\n",
      "m_axi_mm2s_arsize\n",
      "m_axi_mm2s_arburst\n",
      "m_axi_mm2s_arprot\n",
      "m_axi_mm2s_arcache\n",
      "m_axi_mm2s_arvalid\n",
      "m_axi_mm2s_arready\n",
      "m_axi_mm2s_rdata\n",
      "m_axi_mm2s_rresp\n",
      "m_axi_mm2s_rlast\n",
      "m_axi_mm2s_rvalid\n",
      "m_axi_mm2s_rready\n",
      "m_axis_mm2s_tdata\n",
      "m_axis_mm2s_tuser\n",
      "m_axis_mm2s_tvalid\n",
      "m_axis_mm2s_tready\n",
      "m_axis_mm2s_tlast\n",
      "m_axi_s2mm_awaddr\n",
      "m_axi_s2mm_awlen\n",
      "m_axi_s2mm_awsize\n",
      "m_axi_s2mm_awburst\n",
      "m_axi_s2mm_awprot\n",
      "m_axi_s2mm_awcache\n",
      "m_axi_s2mm_awvalid\n",
      "m_axi_s2mm_awready\n",
      "m_axi_s2mm_wdata\n",
      "m_axi_s2mm_wstrb\n",
      "m_axi_s2mm_wlast\n",
      "m_axi_s2mm_wvalid\n",
      "m_axi_s2mm_wready\n",
      "m_axi_s2mm_bresp\n",
      "m_axi_s2mm_bvalid\n",
      "m_axi_s2mm_bready\n",
      "s_axis_s2mm_tdata\n",
      "s_axis_s2mm_tuser\n",
      "s_axis_s2mm_tvalid\n",
      "s_axis_s2mm_tready\n",
      "s_axis_s2mm_tlast\n",
      "mm2s_introut\n",
      "s2mm_introut\n",
      "aclk\n",
      "aresetn\n",
      "s_axis_tvalid\n",
      "s_axis_tready\n",
      "s_axis_tdata\n",
      "s_axis_tlast\n",
      "s_axis_tuser\n",
      "m_axis_tvalid\n",
      "m_axis_tready\n",
      "m_axis_tdata\n",
      "m_axis_tlast\n",
      "m_axis_tuser\n",
      "s_axi_AXILiteS_AWADDR\n",
      "s_axi_AXILiteS_AWVALID\n",
      "s_axi_AXILiteS_AWREADY\n",
      "s_axi_AXILiteS_WDATA\n",
      "s_axi_AXILiteS_WSTRB\n",
      "s_axi_AXILiteS_WVALID\n",
      "s_axi_AXILiteS_WREADY\n",
      "s_axi_AXILiteS_BRESP\n",
      "s_axi_AXILiteS_BVALID\n",
      "s_axi_AXILiteS_BREADY\n",
      "s_axi_AXILiteS_ARADDR\n",
      "s_axi_AXILiteS_ARVALID\n",
      "s_axi_AXILiteS_ARREADY\n",
      "s_axi_AXILiteS_RDATA\n",
      "s_axi_AXILiteS_RRESP\n",
      "s_axi_AXILiteS_RVALID\n",
      "s_axi_AXILiteS_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "control\n",
      "ap_rst_n_control\n",
      "stream_in_24_TVALID\n",
      "stream_in_24_TREADY\n",
      "stream_in_24_TDATA\n",
      "stream_in_24_TLAST\n",
      "stream_in_24_TUSER\n",
      "stream_out_24_TVALID\n",
      "stream_out_24_TREADY\n",
      "stream_out_24_TDATA\n",
      "stream_out_24_TLAST\n",
      "stream_out_24_TUSER\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "gpio_io_o\n",
      "gpio2_io_i\n",
      "hsync_in\n",
      "hsync_out\n",
      "pixel_in\n",
      "pixel_out\n",
      "vde_in\n",
      "vde_out\n",
      "vsync_in\n",
      "vsync_out\n",
      "RefClk\n",
      "aRst_n\n",
      "vid_pData\n",
      "vid_pVDE\n",
      "vid_pHSync\n",
      "vid_pVSync\n",
      "PixelClk\n",
      "aPixelClkLckd\n",
      "vid_io_in_clk\n",
      "vid_io_in_reset\n",
      "vid_active_video\n",
      "vid_vsync\n",
      "vid_hsync\n",
      "vid_data\n",
      "aclk\n",
      "m_axis_video_tdata\n",
      "m_axis_video_tvalid\n",
      "m_axis_video_tready\n",
      "m_axis_video_tuser\n",
      "m_axis_video_tlast\n",
      "vtd_active_video\n",
      "vtd_vsync\n",
      "vtd_hsync\n",
      "clk\n",
      "s_axi_aclk\n",
      "hsync_in\n",
      "vsync_in\n",
      "active_video_in\n",
      "resetn\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "irq\n",
      "s_axi_AXILiteS_AWADDR\n",
      "s_axi_AXILiteS_AWVALID\n",
      "s_axi_AXILiteS_AWREADY\n",
      "s_axi_AXILiteS_WDATA\n",
      "s_axi_AXILiteS_WSTRB\n",
      "s_axi_AXILiteS_WVALID\n",
      "s_axi_AXILiteS_WREADY\n",
      "s_axi_AXILiteS_BRESP\n",
      "s_axi_AXILiteS_BVALID\n",
      "s_axi_AXILiteS_BREADY\n",
      "s_axi_AXILiteS_ARADDR\n",
      "s_axi_AXILiteS_ARVALID\n",
      "s_axi_AXILiteS_ARREADY\n",
      "s_axi_AXILiteS_RDATA\n",
      "s_axi_AXILiteS_RRESP\n",
      "s_axi_AXILiteS_RVALID\n",
      "s_axi_AXILiteS_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "control\n",
      "ap_rst_n_control\n",
      "stream_in_24_TVALID\n",
      "stream_in_24_TREADY\n",
      "stream_in_24_TDATA\n",
      "stream_in_24_TLAST\n",
      "stream_in_24_TUSER\n",
      "stream_out_32_TVALID\n",
      "stream_out_32_TREADY\n",
      "stream_out_32_TDATA\n",
      "stream_out_32_TLAST\n",
      "stream_out_32_TUSER\n",
      "aclk\n",
      "aresetn\n",
      "s_axis_tvalid\n",
      "s_axis_tready\n",
      "s_axis_tdata\n",
      "s_axis_tlast\n",
      "s_axis_tuser\n",
      "m_axis_tvalid\n",
      "m_axis_tready\n",
      "m_axis_tdata\n",
      "m_axis_tlast\n",
      "m_axis_tuser\n",
      "s_axi_AXILiteS_AWADDR\n",
      "s_axi_AXILiteS_AWVALID\n",
      "s_axi_AXILiteS_AWREADY\n",
      "s_axi_AXILiteS_WDATA\n",
      "s_axi_AXILiteS_WSTRB\n",
      "s_axi_AXILiteS_WVALID\n",
      "s_axi_AXILiteS_WREADY\n",
      "s_axi_AXILiteS_BRESP\n",
      "s_axi_AXILiteS_BVALID\n",
      "s_axi_AXILiteS_BREADY\n",
      "s_axi_AXILiteS_ARADDR\n",
      "s_axi_AXILiteS_ARVALID\n",
      "s_axi_AXILiteS_ARREADY\n",
      "s_axi_AXILiteS_RDATA\n",
      "s_axi_AXILiteS_RRESP\n",
      "s_axi_AXILiteS_RVALID\n",
      "s_axi_AXILiteS_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "control\n",
      "ap_rst_n_control\n",
      "stream_in_24_TVALID\n",
      "stream_in_24_TREADY\n",
      "stream_in_24_TDATA\n",
      "stream_in_24_TLAST\n",
      "stream_in_24_TUSER\n",
      "stream_out_24_TVALID\n",
      "stream_out_24_TREADY\n",
      "stream_out_24_TDATA\n",
      "stream_out_24_TLAST\n",
      "stream_out_24_TUSER\n",
      "REF_CLK_I\n",
      "PXL_CLK_O\n",
      "PXL_CLK_5X_O\n",
      "LOCKED_O\n",
      "s00_axi_aclk\n",
      "s00_axi_aresetn\n",
      "s00_axi_awaddr\n",
      "s00_axi_awprot\n",
      "s00_axi_awvalid\n",
      "s00_axi_awready\n",
      "s00_axi_wdata\n",
      "s00_axi_wstrb\n",
      "s00_axi_wvalid\n",
      "s00_axi_wready\n",
      "s00_axi_bresp\n",
      "s00_axi_bvalid\n",
      "s00_axi_bready\n",
      "s00_axi_araddr\n",
      "s00_axi_arprot\n",
      "s00_axi_arvalid\n",
      "s00_axi_arready\n",
      "s00_axi_rdata\n",
      "s00_axi_rresp\n",
      "s00_axi_rvalid\n",
      "s00_axi_rready\n",
      "hsync_in\n",
      "hsync_out\n",
      "pixel_in\n",
      "pixel_out\n",
      "vde_in\n",
      "vde_out\n",
      "vsync_in\n",
      "vsync_out\n",
      "s_axi_aclk\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "ip2intc_irpt\n",
      "gpio_io_o\n",
      "aRst_n\n",
      "vid_pData\n",
      "vid_pVDE\n",
      "vid_pHSync\n",
      "vid_pVSync\n",
      "PixelClk\n",
      "SerialClk\n",
      "aclk\n",
      "s_axis_video_tdata\n",
      "s_axis_video_tvalid\n",
      "s_axis_video_tready\n",
      "s_axis_video_tuser\n",
      "s_axis_video_tlast\n",
      "vid_io_out_clk\n",
      "vid_active_video\n",
      "vid_vsync\n",
      "vid_hsync\n",
      "vid_data\n",
      "vtg_vsync\n",
      "vtg_hsync\n",
      "vtg_vblank\n",
      "vtg_hblank\n",
      "vtg_active_video\n",
      "clk\n",
      "s_axi_aclk\n",
      "hsync_out\n",
      "hblank_out\n",
      "vsync_out\n",
      "vblank_out\n",
      "active_video_out\n",
      "s_axi_aresetn\n",
      "s_axi_awaddr\n",
      "s_axi_awvalid\n",
      "s_axi_awready\n",
      "s_axi_wdata\n",
      "s_axi_wstrb\n",
      "s_axi_wvalid\n",
      "s_axi_wready\n",
      "s_axi_bresp\n",
      "s_axi_bvalid\n",
      "s_axi_bready\n",
      "s_axi_araddr\n",
      "s_axi_arvalid\n",
      "s_axi_arready\n",
      "s_axi_rdata\n",
      "s_axi_rresp\n",
      "s_axi_rvalid\n",
      "s_axi_rready\n",
      "irq\n",
      "s_axi_AXILiteS_AWADDR\n",
      "s_axi_AXILiteS_AWVALID\n",
      "s_axi_AXILiteS_AWREADY\n",
      "s_axi_AXILiteS_WDATA\n",
      "s_axi_AXILiteS_WSTRB\n",
      "s_axi_AXILiteS_WVALID\n",
      "s_axi_AXILiteS_WREADY\n",
      "s_axi_AXILiteS_BRESP\n",
      "s_axi_AXILiteS_BVALID\n",
      "s_axi_AXILiteS_BREADY\n",
      "s_axi_AXILiteS_ARADDR\n",
      "s_axi_AXILiteS_ARVALID\n",
      "s_axi_AXILiteS_ARREADY\n",
      "s_axi_AXILiteS_RDATA\n",
      "s_axi_AXILiteS_RRESP\n",
      "s_axi_AXILiteS_RVALID\n",
      "s_axi_AXILiteS_RREADY\n",
      "ap_clk\n",
      "ap_rst_n\n",
      "control\n",
      "ap_rst_n_control\n",
      "stream_in_32_TVALID\n",
      "stream_in_32_TREADY\n",
      "stream_in_32_TDATA\n",
      "stream_in_32_TLAST\n",
      "stream_in_32_TUSER\n",
      "stream_out_24_TVALID\n",
      "stream_out_24_TREADY\n",
      "stream_out_24_TDATA\n",
      "stream_out_24_TLAST\n",
      "stream_out_24_TUSER\n",
      "slowest_sync_clk\n",
      "ext_reset_in\n",
      "aux_reset_in\n",
      "peripheral_reset\n",
      "peripheral_aresetn\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "In4\n",
      "In5\n",
      "dout\n",
      "wire_i_i\n",
      "wire_i_o\n",
      "wire_i_t\n",
      "wire_i_i\n",
      "wire_i_o\n",
      "wire_i_t\n",
      "gpio_i_i\n",
      "gpio_i_o\n",
      "gpio_i_t\n",
      "wire_o_i\n",
      "wire_o_o\n",
      "wire_o_t\n",
      "gpio_i_i\n",
      "gpio_i_o\n",
      "gpio_i_t\n",
      "wire_o_i\n",
      "wire_o_o\n",
      "wire_o_t\n",
      "a\n",
      "b\n",
      "sel\n",
      "y\n",
      "a\n",
      "b\n",
      "sel\n",
      "y\n",
      "In0\n",
      "In1\n",
      "dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "dout\n",
      "Din\n",
      "Dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "In0\n",
      "In1\n",
      "In2\n",
      "In3\n",
      "dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "Din\n",
      "Dout\n",
      "In0\n",
      "dout\n"
     ]
    }
   ],
   "source": [
    "modules = root.iter(\"MODULE\")\n",
    "for mod in modules:\n",
    "    block = mod.findall(\"./PORTS//*[@DIR][@SIGNAME]\")\n",
    "    for blk in block:\n",
    "        print(blk.get('NAME'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "modules = root.iter(\"MODULE\")\n",
    "for mod in modules:\n",
    "    mod.findall()\n",
    "        print(mod.get('INSTANCE'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 166,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<Element 'PARAMETER' at 0x2d09d3c0>\n"
     ]
    }
   ],
   "source": [
    "def find_ip_parameter_value(full_name, parameter):\n",
    "    parameter_list = root.findall(\n",
    "        \".//*[@FULLNAME='{0}']/PARAMETERS/\" \\\n",
    "        \"*[@NAME='{1}']\".format(\n",
    "            full_name, parameter))\n",
    "    return parameter_list[0]\n",
    "\n",
    "print(find_ip_parameter_value('/ps7_0', 'PCW_FCLK0_PERIPHERAL_DIVISOR0'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 169,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{1, 2, 3}"
      ]
     },
     "execution_count": 169,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a = [1,2,3]\n",
    "b = [1,3]\n",
    "c = set(a)\n",
    "c != set(b)\n",
    "c"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x30\n"
     ]
    }
   ],
   "source": [
    "def find_ip_register_offset(full_name, register):\n",
    "    property_list = root.findall(\n",
    "        \".//*[@FULLNAME='{0}']//REGISTERS/\" \\\n",
    "        \"*[@NAME='{1}']/*[@NAME='ADDRESS_OFFSET']\".format(\n",
    "            full_name, register))\n",
    "    return property_list[0].get('VALUE')\n",
    "\n",
    "print(find_ip_register_offset('/video/axi_vdma', 'S2MM_VDMACR'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "iop_pmoda_mb_bram_ctrl 0x40000000\n",
      "switches_gpio 0x41200000\n",
      "btns_gpio 0x41210000\n",
      "video_hdmi_in_frontend_axi_gpio_hdmiin 0x41220000\n",
      "video_hdmi_out_frontend_hdmi_out_hpd_video 0x41230000\n",
      "rgbleds_gpio 0x41240000\n",
      "leds_gpio 0x41250000\n",
      "system_interrupts 0x41800000\n",
      "iop_pmodb_mb_bram_ctrl 0x42000000\n",
      "video_axi_vdma 0x43000000\n",
      "audio_codec_ctrl_0 0x43C00000\n",
      "video_hdmi_out_frontend_axi_dynclk 0x43C10000\n",
      "video_hdmi_out_frontend_vtc_out 0x43C20000\n",
      "video_hdmi_in_frontend_vtc_in 0x43C30000\n",
      "video_hdmi_in_pixel_pack 0x43C40000\n",
      "video_hdmi_in_color_convert 0x43C50000\n",
      "video_hdmi_out_color_convert 0x43C60000\n",
      "video_hdmi_out_pixel_unpack 0x43C70000\n",
      "iop_arduino_mb_bram_ctrl 0x44000000\n",
      "iop_rpi_mb_bram_ctrl 0x46000000\n",
      "trace_analyzer_pmodb_axi_dma_0 0x80420000\n",
      "trace_analyzer_pi_axi_dma_0 0x80430000\n",
      "trace_analyzer_pi_trace_cntrl_64_0 0x83C10000\n",
      "trace_analyzer_pmodb_trace_cntrl_32_0 0x83C20000\n"
     ]
    }
   ],
   "source": [
    "instance_list = root.findall(\n",
    "    \".//*[@FULLNAME='/ps7_0']//MEMORYMAP/*[@INSTANCE]\")\n",
    "for i in instance_list:\n",
    "    print(i.get('INSTANCE'), i.get('BASEVALUE'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "swsleds_gpio_parameters = root.findall(\n",
    "        \".//*[@FULLNAME='/swsleds_gpio']/PARAMETERS/*[@NAME]\")\n",
    "for i in swsleds_gpio_parameters:\n",
    "    print(i.get('NAME'), i.get('VALUE'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 116,
   "metadata": {},
   "outputs": [],
   "source": [
    "def find_instance(instance_name):\n",
    "    instance_list = root.findall(\n",
    "        \".//*[@FULLNAME][@INSTANCE='{0}']\".format(instance_name))\n",
    "    if len(instance_list) != 1:\n",
    "        raise RuntimeError(\"No match or multiple matches.\")\n",
    "    return instance_list[0].get('FULLNAME').lstrip('/')\n",
    "\n",
    "def find_signal(signal_name):\n",
    "    net_list = ['', []]\n",
    "    port_list = root.findall(\n",
    "        \".//*[@DIR][@SIGNAME='{0}']\".format(signal_name))\n",
    "    for port in port_list:\n",
    "        connection_list = port.findall(\".//*[@INSTANCE][@PORT]\")\n",
    "        for connection in connection_list:\n",
    "            instance_full = find_instance(connection.get('INSTANCE'))\n",
    "            port_type = connection.get('PORT')\n",
    "            sig_full = '/'.join([instance_full, port_type])\n",
    "            if port_type == 'Dout':\n",
    "                net_list[0] = instance_full\n",
    "            net_list[1].append(sig_full)\n",
    "    return net_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 118,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'iop_arduino/dff_en_reset_vector_0'"
      ]
     },
     "execution_count": 118,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "find_instance('iop_arduino_dff_en_reset_vector_0')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 119,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['mb_iop_arduino_intr_ack',\n",
       " ['mb_iop_arduino_intr_ack/Dout', 'iop_arduino/dff_en_reset_vector_0/reset']]"
      ]
     },
     "execution_count": 119,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "find_signal('mb_iop_arduino_intr_ack_Dout')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 120,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "6\n",
      "['mb_iop_arduino_intr_ack', ['mb_iop_arduino_intr_ack/Dout', 'iop_arduino/dff_en_reset_vector_0/reset']]\n",
      "2\n",
      "['mb_iop_arduino_reset', ['mb_iop_arduino_reset/Dout', 'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in']]\n",
      "4\n",
      "['mb_iop_pmoda_intr_ack', ['mb_iop_pmoda_intr_ack/Dout', 'iop_pmoda/dff_en_reset_vector_0/reset']]\n",
      "0\n",
      "['mb_iop_pmoda_reset', ['mb_iop_pmoda_reset/Dout', 'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in']]\n",
      "5\n",
      "['mb_iop_pmodb_intr_ack', ['mb_iop_pmodb_intr_ack/Dout', 'iop_pmodb/dff_en_reset_vector_0/reset']]\n",
      "1\n",
      "['mb_iop_pmodb_reset', ['mb_iop_pmodb_reset/Dout', 'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in']]\n",
      "7\n",
      "['mb_iop_rpi_intr_ack', ['mb_iop_rpi_intr_ack/Dout', 'iop_rpi/dff_en_reset_vector_0/reset']]\n",
      "3\n",
      "['mb_iop_rpi_reset', ['mb_iop_rpi_reset/Dout', 'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in']]\n",
      "8\n",
      "['pmoda_rp_pin_sel', ['wire_distribution_network/pmoda_rpi_o_sel/sel', 'wire_distribution_network/pmoda_rpi_t_sel/sel', 'pmoda_rp_pin_sel/Dout', 'pmoda_rp_pin_sel/Dout']]\n"
     ]
    }
   ],
   "source": [
    "for module in root.findall(\n",
    "    \".//*[@FULLNAME]/PORTS//*[@DIR='I']\"\n",
    "    \"//*[@INSTANCE='ps7_0'][@PORT='GPIO_O']../../../..\"):\n",
    "    din_list = module.findall(\".//*[@NAME='DIN_FROM']\")\n",
    "    for i in din_list:\n",
    "        print(i.get('VALUE'))\n",
    "    outport_list = module.findall(\".//*[@DIR='O']\")\n",
    "    for outport in outport_list:\n",
    "        connection = outport.get('SIGNAME')\n",
    "        net_list = find_signal(connection)\n",
    "        print(net_list)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 123,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ps7_0\n"
     ]
    }
   ],
   "source": [
    "ps_name = root.findall(\n",
    "    \".//*[@MODTYPE='processing_system7']\")[0].get('INSTANCE')\n",
    "print(ps_name)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pprint import pprint\n",
    "from pynq import Overlay,PL\n",
    "ol = Overlay('base.bit')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 127,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{1, 3, 4}"
      ]
     },
     "execution_count": 127,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a = [1,3,4]\n",
    "set(a)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "pynq.overlay.Overlay"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "type(ol)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'mb_iop_arduino_intr_ack': {'index': 6,\n",
       "  'state': None,\n",
       "  'pins': {'iop_arduino/dff_en_reset_vector_0/reset',\n",
       "   'iop_arduino/intr_ack',\n",
       "   'mb_iop_arduino_intr_ack/Dout'}},\n",
       " 'mb_iop_arduino_reset': {'index': 2,\n",
       "  'state': None,\n",
       "  'pins': {'iop_arduino/aux_reset_in',\n",
       "   'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_arduino_reset/Dout'}},\n",
       " 'mb_iop_pmoda_intr_ack': {'index': 4,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmoda/dff_en_reset_vector_0/reset',\n",
       "   'iop_pmoda/intr_ack',\n",
       "   'mb_iop_pmoda_intr_ack/Dout'}},\n",
       " 'mb_iop_pmoda_reset': {'index': 0,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmoda/aux_reset_in',\n",
       "   'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_pmoda_reset/Dout'}},\n",
       " 'mb_iop_pmodb_intr_ack': {'index': 5,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmodb/dff_en_reset_vector_0/reset',\n",
       "   'iop_pmodb/intr_ack',\n",
       "   'mb_iop_pmodb_intr_ack/Dout'}},\n",
       " 'mb_iop_pmodb_reset': {'index': 1,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmodb/aux_reset_in',\n",
       "   'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_pmodb_reset/Dout'}},\n",
       " 'mb_iop_rpi_intr_ack': {'index': 7,\n",
       "  'state': None,\n",
       "  'pins': {'iop_rpi/dff_en_reset_vector_0/reset',\n",
       "   'iop_rpi/intr_ack',\n",
       "   'mb_iop_rpi_intr_ack/Dout'}},\n",
       " 'mb_iop_rpi_reset': {'index': 3,\n",
       "  'state': None,\n",
       "  'pins': {'iop_rpi/aux_reset_in',\n",
       "   'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_rpi_reset/Dout'}},\n",
       " 'pmoda_rp_pin_sel': {'index': 8,\n",
       "  'state': None,\n",
       "  'pins': {'pmoda_rp_pin_sel/Dout',\n",
       "   'wire_distribution_network/pmoda_rpi_o_sel/sel',\n",
       "   'wire_distribution_network/pmoda_rpi_t_sel/sel',\n",
       "   'wire_distribution_network/sel'}}}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.gpio_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 152,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'system_interrupts': {'parent': '', 'index': 0}}"
      ]
     },
     "execution_count": 152,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.interrupt_controllers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 153,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'video/axi_vdma/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 0,\n",
       "  'fullpath': 'video/axi_vdma/s2mm_introut'},\n",
       " 'video/xlconcat_0/In0': {'controller': 'system_interrupts',\n",
       "  'index': 0,\n",
       "  'fullpath': 'video/xlconcat_0/In0'},\n",
       " 'video/axi_vdma/mm2s_introut': {'controller': 'system_interrupts',\n",
       "  'index': 1,\n",
       "  'fullpath': 'video/axi_vdma/mm2s_introut'},\n",
       " 'video/xlconcat_0/In1': {'controller': 'system_interrupts',\n",
       "  'index': 1,\n",
       "  'fullpath': 'video/xlconcat_0/In1'},\n",
       " 'video/xlconcat_0/In2': {'controller': 'system_interrupts',\n",
       "  'index': 2,\n",
       "  'fullpath': 'video/xlconcat_0/In2'},\n",
       " 'video/hdmi_out/vtc_out_irq': {'controller': 'system_interrupts',\n",
       "  'index': 2,\n",
       "  'fullpath': 'video/hdmi_out/vtc_out_irq'},\n",
       " 'video/hdmi_in/vtc_in_irq': {'controller': 'system_interrupts',\n",
       "  'index': 3,\n",
       "  'fullpath': 'video/hdmi_in/vtc_in_irq'},\n",
       " 'video/xlconcat_0/In3': {'controller': 'system_interrupts',\n",
       "  'index': 3,\n",
       "  'fullpath': 'video/xlconcat_0/In3'},\n",
       " 'video/hdmi_in/hdmi_in_hpd_irq': {'controller': 'system_interrupts',\n",
       "  'index': 4,\n",
       "  'fullpath': 'video/hdmi_in/hdmi_in_hpd_irq'},\n",
       " 'video/xlconcat_0/In4': {'controller': 'system_interrupts',\n",
       "  'index': 4,\n",
       "  'fullpath': 'video/xlconcat_0/In4'},\n",
       " 'video/hdmi_out/hdmi_out_hpd_irq': {'controller': 'system_interrupts',\n",
       "  'index': 5,\n",
       "  'fullpath': 'video/hdmi_out/hdmi_out_hpd_irq'},\n",
       " 'video/xlconcat_0/In5': {'controller': 'system_interrupts',\n",
       "  'index': 5,\n",
       "  'fullpath': 'video/xlconcat_0/In5'},\n",
       " 'concat_interrupts/In1': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'concat_interrupts/In1'},\n",
       " 'trace_analyzer_pmodb/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'trace_analyzer_pmodb/s2mm_introut'},\n",
       " 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut'},\n",
       " 'concat_interrupts/In2': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'concat_interrupts/In2'},\n",
       " 'trace_analyzer_pi/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'trace_analyzer_pi/s2mm_introut'},\n",
       " 'trace_analyzer_pi/axi_dma_0/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut'},\n",
       " 'concat_interrupts/In3': {'controller': 'system_interrupts',\n",
       "  'index': 8,\n",
       "  'fullpath': 'concat_interrupts/In3'},\n",
       " 'leds_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 8,\n",
       "  'fullpath': 'leds_gpio/ip2intc_irpt'},\n",
       " 'iop_pmoda/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_pmoda/intr_req'},\n",
       " 'iop_interrupts/In0': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_interrupts/In0'},\n",
       " 'iop_pmoda/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_pmoda/dff_en_reset_vector_0/q'},\n",
       " 'iop_pmodb/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_pmodb/intr_req'},\n",
       " 'iop_interrupts/In1': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_interrupts/In1'},\n",
       " 'iop_pmodb/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_pmodb/dff_en_reset_vector_0/q'},\n",
       " 'iop_arduino/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_arduino/intr_req'},\n",
       " 'iop_interrupts/In2': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_interrupts/In2'},\n",
       " 'iop_arduino/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_arduino/dff_en_reset_vector_0/q'},\n",
       " 'iop_interrupts/In3': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_interrupts/In3'},\n",
       " 'iop_rpi/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_rpi/intr_req'},\n",
       " 'iop_rpi/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_rpi/dff_en_reset_vector_0/q'},\n",
       " 'concat_interrupts/In5': {'controller': 'system_interrupts',\n",
       "  'index': 13,\n",
       "  'fullpath': 'concat_interrupts/In5'},\n",
       " 'btns_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 13,\n",
       "  'fullpath': 'btns_gpio/ip2intc_irpt'},\n",
       " 'concat_interrupts/In6': {'controller': 'system_interrupts',\n",
       "  'index': 14,\n",
       "  'fullpath': 'concat_interrupts/In6'},\n",
       " 'switches_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 14,\n",
       "  'fullpath': 'switches_gpio/ip2intc_irpt'}}"
      ]
     },
     "execution_count": 153,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.interrupt_pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{0: {'enable': 1, 'divisor0': 5, 'divisor1': 2},\n",
       " 1: {'enable': 1, 'divisor0': 7, 'divisor1': 1},\n",
       " 2: {'enable': 1, 'divisor0': 5, 'divisor1': 1},\n",
       " 3: {'enable': 1, 'divisor0': 5, 'divisor1': 2}}"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.clock_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'audio_codec_ctrl_0': {'addr_range': 65536,\n",
      "                        'driver': <class 'pynq.lib.audio.AudioADAU1761'>,\n",
      "                        'fullpath': 'audio_codec_ctrl_0',\n",
      "                        'gpio': {},\n",
      "                        'interrupts': {},\n",
      "                        'phys_addr': 1136656384,\n",
      "                        'state': None,\n",
      "                        'type': 'xilinx.com:user:audio_codec_ctrl:1.0'},\n",
      " 'btns_gpio': {'addr_range': 65536,\n",
      "               'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "               'fullpath': 'btns_gpio',\n",
      "               'gpio': {},\n",
      "               'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
      "                                               'fullpath': 'btns_gpio/ip2intc_irpt',\n",
      "                                               'index': 13}},\n",
      "               'phys_addr': 1092681728,\n",
      "               'state': None,\n",
      "               'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'iop_arduino/mb': {'addr_range': 65536,\n",
      "                    'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                    'fullpath': 'iop_arduino/mb',\n",
      "                    'gpio': {},\n",
      "                    'interrupts': {},\n",
      "                    'phys_addr': 1140850688,\n",
      "                    'state': None,\n",
      "                    'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      " 'iop_arduino/mb_bram_ctrl': {'addr_range': 65536,\n",
      "                              'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                              'fullpath': 'iop_arduino/mb_bram_ctrl',\n",
      "                              'gpio': {},\n",
      "                              'interrupts': {},\n",
      "                              'phys_addr': 1140850688,\n",
      "                              'state': None,\n",
      "                              'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'},\n",
      " 'iop_pmoda/mb': {'addr_range': 65536,\n",
      "                  'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                  'fullpath': 'iop_pmoda/mb',\n",
      "                  'gpio': {},\n",
      "                  'interrupts': {},\n",
      "                  'phys_addr': 1073741824,\n",
      "                  'state': None,\n",
      "                  'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      " 'iop_pmoda/mb_bram_ctrl': {'addr_range': 65536,\n",
      "                            'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                            'fullpath': 'iop_pmoda/mb_bram_ctrl',\n",
      "                            'gpio': {},\n",
      "                            'interrupts': {},\n",
      "                            'phys_addr': 1073741824,\n",
      "                            'state': None,\n",
      "                            'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'},\n",
      " 'iop_pmodb/mb': {'addr_range': 65536,\n",
      "                  'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                  'fullpath': 'iop_pmodb/mb',\n",
      "                  'gpio': {},\n",
      "                  'interrupts': {},\n",
      "                  'phys_addr': 1107296256,\n",
      "                  'state': None,\n",
      "                  'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      " 'iop_pmodb/mb_bram_ctrl': {'addr_range': 65536,\n",
      "                            'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                            'fullpath': 'iop_pmodb/mb_bram_ctrl',\n",
      "                            'gpio': {},\n",
      "                            'interrupts': {},\n",
      "                            'phys_addr': 1107296256,\n",
      "                            'state': None,\n",
      "                            'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'},\n",
      " 'iop_rpi/mb': {'addr_range': 65536,\n",
      "                'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                'fullpath': 'iop_rpi/mb',\n",
      "                'gpio': {},\n",
      "                'interrupts': {},\n",
      "                'phys_addr': 1174405120,\n",
      "                'state': None,\n",
      "                'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      " 'iop_rpi/mb_bram_ctrl': {'addr_range': 65536,\n",
      "                          'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                          'fullpath': 'iop_rpi/mb_bram_ctrl',\n",
      "                          'gpio': {},\n",
      "                          'interrupts': {},\n",
      "                          'phys_addr': 1174405120,\n",
      "                          'state': None,\n",
      "                          'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'},\n",
      " 'leds_gpio': {'addr_range': 65536,\n",
      "               'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "               'fullpath': 'leds_gpio',\n",
      "               'gpio': {},\n",
      "               'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
      "                                               'fullpath': 'leds_gpio/ip2intc_irpt',\n",
      "                                               'index': 8}},\n",
      "               'phys_addr': 1092943872,\n",
      "               'state': None,\n",
      "               'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'rgbleds_gpio': {'addr_range': 65536,\n",
      "                  'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                  'fullpath': 'rgbleds_gpio',\n",
      "                  'gpio': {},\n",
      "                  'interrupts': {},\n",
      "                  'phys_addr': 1092878336,\n",
      "                  'state': None,\n",
      "                  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'switches_gpio': {'addr_range': 65536,\n",
      "                   'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                   'fullpath': 'switches_gpio',\n",
      "                   'gpio': {},\n",
      "                   'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
      "                                                   'fullpath': 'switches_gpio/ip2intc_irpt',\n",
      "                                                   'index': 14}},\n",
      "                   'phys_addr': 1092616192,\n",
      "                   'state': None,\n",
      "                   'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'system_interrupts': {'addr_range': 65536,\n",
      "                       'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                       'fullpath': 'system_interrupts',\n",
      "                       'gpio': {},\n",
      "                       'interrupts': {},\n",
      "                       'phys_addr': 1098907648,\n",
      "                       'state': None,\n",
      "                       'type': 'xilinx.com:ip:axi_intc:4.1'},\n",
      " 'trace_analyzer_pi/axi_dma_0': {'addr_range': 65536,\n",
      "                                 'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                                 'fullpath': 'trace_analyzer_pi/axi_dma_0',\n",
      "                                 'gpio': {},\n",
      "                                 'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                                 'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut',\n",
      "                                                                 'index': 7}},\n",
      "                                 'phys_addr': 2151874560,\n",
      "                                 'state': None,\n",
      "                                 'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0': {'addr_range': 65536,\n",
      "                                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                        'fullpath': 'trace_analyzer_pi/trace_cntrl_64_0',\n",
      "                                        'gpio': {},\n",
      "                                        'interrupts': {},\n",
      "                                        'phys_addr': 2210463744,\n",
      "                                        'state': None,\n",
      "                                        'type': 'xilinx.com:hls:trace_cntrl_64:1.4'},\n",
      " 'trace_analyzer_pmodb/axi_dma_0': {'addr_range': 65536,\n",
      "                                    'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                                    'fullpath': 'trace_analyzer_pmodb/axi_dma_0',\n",
      "                                    'gpio': {},\n",
      "                                    'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                                    'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut',\n",
      "                                                                    'index': 6}},\n",
      "                                    'phys_addr': 2151809024,\n",
      "                                    'state': None,\n",
      "                                    'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0': {'addr_range': 65536,\n",
      "                                           'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                           'fullpath': 'trace_analyzer_pmodb/trace_cntrl_32_0',\n",
      "                                           'gpio': {},\n",
      "                                           'interrupts': {},\n",
      "                                           'phys_addr': 2210529280,\n",
      "                                           'state': None,\n",
      "                                           'type': 'xilinx.com:hls:trace_cntrl_32:1.4'},\n",
      " 'video/axi_vdma': {'addr_range': 65536,\n",
      "                    'driver': <class 'pynq.lib.video.AxiVDMA'>,\n",
      "                    'fullpath': 'video/axi_vdma',\n",
      "                    'gpio': {},\n",
      "                    'interrupts': {'mm2s_introut': {'controller': 'system_interrupts',\n",
      "                                                    'fullpath': 'video/axi_vdma/mm2s_introut',\n",
      "                                                    'index': 1},\n",
      "                                   's2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                    'fullpath': 'video/axi_vdma/s2mm_introut',\n",
      "                                                    'index': 0}},\n",
      "                    'phys_addr': 1124073472,\n",
      "                    'state': None,\n",
      "                    'type': 'xilinx.com:ip:axi_vdma:6.3'},\n",
      " 'video/hdmi_in/color_convert': {'addr_range': 65536,\n",
      "                                 'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                 'fullpath': 'video/hdmi_in/color_convert',\n",
      "                                 'gpio': {},\n",
      "                                 'interrupts': {},\n",
      "                                 'phys_addr': 1136984064,\n",
      "                                 'state': None,\n",
      "                                 'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin': {'addr_range': 65536,\n",
      "                                            'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                            'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin',\n",
      "                                            'gpio': {},\n",
      "                                            'interrupts': {},\n",
      "                                            'phys_addr': 1092747264,\n",
      "                                            'state': None,\n",
      "                                            'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'video/hdmi_in/frontend/vtc_in': {'addr_range': 65536,\n",
      "                                   'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                   'fullpath': 'video/hdmi_in/frontend/vtc_in',\n",
      "                                   'gpio': {},\n",
      "                                   'interrupts': {},\n",
      "                                   'phys_addr': 1136852992,\n",
      "                                   'state': None,\n",
      "                                   'type': 'xilinx.com:ip:v_tc:6.1'},\n",
      " 'video/hdmi_in/pixel_pack': {'addr_range': 65536,\n",
      "                              'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                              'fullpath': 'video/hdmi_in/pixel_pack',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                              'gpio': {},\n",
      "                              'interrupts': {},\n",
      "                              'phys_addr': 1136918528,\n",
      "                              'state': None,\n",
      "                              'type': 'xilinx.com:hls:pixel_pack:1.0'},\n",
      " 'video/hdmi_out/color_convert': {'addr_range': 65536,\n",
      "                                  'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                  'fullpath': 'video/hdmi_out/color_convert',\n",
      "                                  'gpio': {},\n",
      "                                  'interrupts': {},\n",
      "                                  'phys_addr': 1137049600,\n",
      "                                  'state': None,\n",
      "                                  'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      " 'video/hdmi_out/frontend/axi_dynclk': {'addr_range': 65536,\n",
      "                                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                        'fullpath': 'video/hdmi_out/frontend/axi_dynclk',\n",
      "                                        'gpio': {},\n",
      "                                        'interrupts': {},\n",
      "                                        'phys_addr': 1136721920,\n",
      "                                        'state': None,\n",
      "                                        'type': 'digilentinc.com:ip:axi_dynclk:1.0'},\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video': {'addr_range': 65536,\n",
      "                                                'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video',\n",
      "                                                'gpio': {},\n",
      "                                                'interrupts': {},\n",
      "                                                'phys_addr': 1092812800,\n",
      "                                                'state': None,\n",
      "                                                'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      " 'video/hdmi_out/frontend/vtc_out': {'addr_range': 65536,\n",
      "                                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                     'fullpath': 'video/hdmi_out/frontend/vtc_out',\n",
      "                                     'gpio': {},\n",
      "                                     'interrupts': {},\n",
      "                                     'phys_addr': 1136787456,\n",
      "                                     'state': None,\n",
      "                                     'type': 'xilinx.com:ip:v_tc:6.1'},\n",
      " 'video/hdmi_out/pixel_unpack': {'addr_range': 65536,\n",
      "                                 'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                                 'fullpath': 'video/hdmi_out/pixel_unpack',\n",
      "                                 'gpio': {},\n",
      "                                 'interrupts': {},\n",
      "                                 'phys_addr': 1137115136,\n",
      "                                 'state': None,\n",
      "                                 'type': 'xilinx.com:hls:pixel_unpack:1.0'}}\n"
     ]
    }
   ],
   "source": [
    "pprint(ol.ip_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'iop_arduino': {'driver': <class 'pynq.lib.pynqmicroblaze.pynqmicroblaze.MicroblazeHierarchy'>,\n",
      "                 'fullpath': 'iop_arduino',\n",
      "                 'gpio': {'aux_reset_in': {'index': 2,\n",
      "                                           'pins': {'iop_arduino/aux_reset_in',\n",
      "                                                    'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                                                    'mb_iop_arduino_reset/Dout'},\n",
      "                                           'state': None},\n",
      "                          'intr_ack': {'index': 6,\n",
      "                                       'pins': {'iop_arduino/dff_en_reset_vector_0/reset',\n",
      "                                                'iop_arduino/intr_ack',\n",
      "                                                'mb_iop_arduino_intr_ack/Dout'},\n",
      "                                       'state': None}},\n",
      "                 'hierarchies': {},\n",
      "                 'interrupts': {'intr_req': {'controller': 'system_interrupts',\n",
      "                                             'fullpath': 'iop_arduino/intr_req',\n",
      "                                             'index': 11}},\n",
      "                 'ip': {'mb': {'addr_range': 65536,\n",
      "                               'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                               'fullpath': 'iop_arduino/mb',\n",
      "                               'gpio': {},\n",
      "                               'interrupts': {},\n",
      "                               'phys_addr': 1140850688,\n",
      "                               'state': None,\n",
      "                               'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      "                        'mb_bram_ctrl': {'addr_range': 65536,\n",
      "                                         'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                         'fullpath': 'iop_arduino/mb_bram_ctrl',\n",
      "                                         'gpio': {},\n",
      "                                         'interrupts': {},\n",
      "                                         'phys_addr': 1140850688,\n",
      "                                         'state': None,\n",
      "                                         'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'}}},\n",
      " 'iop_pmoda': {'driver': <class 'pynq.lib.pynqmicroblaze.pynqmicroblaze.MicroblazeHierarchy'>,\n",
      "               'fullpath': 'iop_pmoda',\n",
      "               'gpio': {'aux_reset_in': {'index': 0,\n",
      "                                         'pins': {'iop_pmoda/aux_reset_in',\n",
      "                                                  'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                                                  'mb_iop_pmoda_reset/Dout'},\n",
      "                                         'state': None},\n",
      "                        'intr_ack': {'index': 4,\n",
      "                                     'pins': {'iop_pmoda/dff_en_reset_vector_0/reset',\n",
      "                                              'iop_pmoda/intr_ack',\n",
      "                                              'mb_iop_pmoda_intr_ack/Dout'},\n",
      "                                     'state': None}},\n",
      "               'hierarchies': {},\n",
      "               'interrupts': {'intr_req': {'controller': 'system_interrupts',\n",
      "                                           'fullpath': 'iop_pmoda/intr_req',\n",
      "                                           'index': 9}},\n",
      "               'ip': {'mb': {'addr_range': 65536,\n",
      "                             'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                             'fullpath': 'iop_pmoda/mb',\n",
      "                             'gpio': {},\n",
      "                             'interrupts': {},\n",
      "                             'phys_addr': 1073741824,\n",
      "                             'state': None,\n",
      "                             'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      "                      'mb_bram_ctrl': {'addr_range': 65536,\n",
      "                                       'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                       'fullpath': 'iop_pmoda/mb_bram_ctrl',\n",
      "                                       'gpio': {},\n",
      "                                       'interrupts': {},\n",
      "                                       'phys_addr': 1073741824,\n",
      "                                       'state': None,\n",
      "                                       'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'}}},\n",
      " 'iop_pmodb': {'driver': <class 'pynq.lib.pynqmicroblaze.pynqmicroblaze.MicroblazeHierarchy'>,\n",
      "               'fullpath': 'iop_pmodb',\n",
      "               'gpio': {'aux_reset_in': {'index': 1,\n",
      "                                         'pins': {'iop_pmodb/aux_reset_in',\n",
      "                                                  'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                                                  'mb_iop_pmodb_reset/Dout'},\n",
      "                                         'state': None},\n",
      "                        'intr_ack': {'index': 5,\n",
      "                                     'pins': {'iop_pmodb/dff_en_reset_vector_0/reset',\n",
      "                                              'iop_pmodb/intr_ack',\n",
      "                                              'mb_iop_pmodb_intr_ack/Dout'},\n",
      "                                     'state': None}},\n",
      "               'hierarchies': {},\n",
      "               'interrupts': {'intr_req': {'controller': 'system_interrupts',\n",
      "                                           'fullpath': 'iop_pmodb/intr_req',\n",
      "                                           'index': 10}},\n",
      "               'ip': {'mb': {'addr_range': 65536,\n",
      "                             'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                             'fullpath': 'iop_pmodb/mb',\n",
      "                             'gpio': {},\n",
      "                             'interrupts': {},\n",
      "                             'phys_addr': 1107296256,\n",
      "                             'state': None,\n",
      "                             'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      "                      'mb_bram_ctrl': {'addr_range': 65536,\n",
      "                                       'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                       'fullpath': 'iop_pmodb/mb_bram_ctrl',\n",
      "                                       'gpio': {},\n",
      "                                       'interrupts': {},\n",
      "                                       'phys_addr': 1107296256,\n",
      "                                       'state': None,\n",
      "                                       'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'}}},\n",
      " 'iop_rpi': {'driver': <class 'pynq.lib.pynqmicroblaze.pynqmicroblaze.MicroblazeHierarchy'>,\n",
      "             'fullpath': 'iop_rpi',\n",
      "             'gpio': {'aux_reset_in': {'index': 3,\n",
      "                                       'pins': {'iop_rpi/aux_reset_in',\n",
      "                                                'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                                                'mb_iop_rpi_reset/Dout'},\n",
      "                                       'state': None},\n",
      "                      'intr_ack': {'index': 7,\n",
      "                                   'pins': {'iop_rpi/dff_en_reset_vector_0/reset',\n",
      "                                            'iop_rpi/intr_ack',\n",
      "                                            'mb_iop_rpi_intr_ack/Dout'},\n",
      "                                   'state': None}},\n",
      "             'hierarchies': {},\n",
      "             'interrupts': {'intr_req': {'controller': 'system_interrupts',\n",
      "                                         'fullpath': 'iop_rpi/intr_req',\n",
      "                                         'index': 12}},\n",
      "             'ip': {'mb': {'addr_range': 65536,\n",
      "                           'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                           'fullpath': 'iop_rpi/mb',\n",
      "                           'gpio': {},\n",
      "                           'interrupts': {},\n",
      "                           'phys_addr': 1174405120,\n",
      "                           'state': None,\n",
      "                           'type': 'xilinx.com:ip:microblaze:10.0'},\n",
      "                    'mb_bram_ctrl': {'addr_range': 65536,\n",
      "                                     'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                     'fullpath': 'iop_rpi/mb_bram_ctrl',\n",
      "                                     'gpio': {},\n",
      "                                     'interrupts': {},\n",
      "                                     'phys_addr': 1174405120,\n",
      "                                     'state': None,\n",
      "                                     'type': 'xilinx.com:ip:axi_bram_ctrl:4.0'}}},\n",
      " 'trace_analyzer_pi': {'driver': <function DocumentHierarchy at 0x2ec4d6f0>,\n",
      "                       'fullpath': 'trace_analyzer_pi',\n",
      "                       'gpio': {},\n",
      "                       'hierarchies': {},\n",
      "                       'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                       'fullpath': 'trace_analyzer_pi/s2mm_introut',\n",
      "                                                       'index': 7}},\n",
      "                       'ip': {'axi_dma_0': {'addr_range': 65536,\n",
      "                                            'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                                            'fullpath': 'trace_analyzer_pi/axi_dma_0',\n",
      "                                            'gpio': {},\n",
      "                                            'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                                            'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut',\n",
      "                                                                            'index': 7}},\n",
      "                                            'phys_addr': 2151874560,\n",
      "                                            'state': None,\n",
      "                                            'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      "                              'trace_cntrl_64_0': {'addr_range': 65536,\n",
      "                                                   'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                   'fullpath': 'trace_analyzer_pi/trace_cntrl_64_0',\n",
      "                                                   'gpio': {},\n",
      "                                                   'interrupts': {},\n",
      "                                                   'phys_addr': 2210463744,\n",
      "                                                   'state': None,\n",
      "                                                   'type': 'xilinx.com:hls:trace_cntrl_64:1.4'}}},\n",
      " 'trace_analyzer_pmodb': {'driver': <function DocumentHierarchy at 0x2ec4d6f0>,\n",
      "                          'fullpath': 'trace_analyzer_pmodb',\n",
      "                          'gpio': {},\n",
      "                          'hierarchies': {},\n",
      "                          'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                          'fullpath': 'trace_analyzer_pmodb/s2mm_introut',\n",
      "                                                          'index': 6}},\n",
      "                          'ip': {'axi_dma_0': {'addr_range': 65536,\n",
      "                                               'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "                                               'fullpath': 'trace_analyzer_pmodb/axi_dma_0',\n",
      "                                               'gpio': {},\n",
      "                                               'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                                               'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut',\n",
      "                                                                               'index': 6}},\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                               'phys_addr': 2151809024,\n",
      "                                               'state': None,\n",
      "                                               'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      "                                 'trace_cntrl_32_0': {'addr_range': 65536,\n",
      "                                                      'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                      'fullpath': 'trace_analyzer_pmodb/trace_cntrl_32_0',\n",
      "                                                      'gpio': {},\n",
      "                                                      'interrupts': {},\n",
      "                                                      'phys_addr': 2210529280,\n",
      "                                                      'state': None,\n",
      "                                                      'type': 'xilinx.com:hls:trace_cntrl_32:1.4'}}},\n",
      " 'video': {'driver': <class 'pynq.lib.video.HDMIWrapper'>,\n",
      "           'fullpath': 'video',\n",
      "           'gpio': {},\n",
      "           'hierarchies': {'hdmi_in': {'driver': <class 'pynq.lib.video.HDMIIn'>,\n",
      "                                       'fullpath': 'video/hdmi_in',\n",
      "                                       'gpio': {},\n",
      "                                       'hierarchies': {'frontend': {'driver': <class 'pynq.lib.video.HDMIInFrontend'>,\n",
      "                                                                    'fullpath': 'video/hdmi_in/frontend',\n",
      "                                                                    'gpio': {},\n",
      "                                                                    'hierarchies': {},\n",
      "                                                                    'interrupts': {},\n",
      "                                                                    'ip': {'axi_gpio_hdmiin': {'addr_range': 65536,\n",
      "                                                                                               'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                                                               'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin',\n",
      "                                                                                               'gpio': {},\n",
      "                                                                                               'interrupts': {},\n",
      "                                                                                               'phys_addr': 1092747264,\n",
      "                                                                                               'state': None,\n",
      "                                                                                               'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                                                           'vtc_in': {'addr_range': 65536,\n",
      "                                                                                      'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                                      'fullpath': 'video/hdmi_in/frontend/vtc_in',\n",
      "                                                                                      'gpio': {},\n",
      "                                                                                      'interrupts': {},\n",
      "                                                                                      'phys_addr': 1136852992,\n",
      "                                                                                      'state': None,\n",
      "                                                                                      'type': 'xilinx.com:ip:v_tc:6.1'}}}},\n",
      "                                       'interrupts': {'hdmi_in_hpd_irq': {'controller': 'system_interrupts',\n",
      "                                                                          'fullpath': 'video/hdmi_in/hdmi_in_hpd_irq',\n",
      "                                                                          'index': 4},\n",
      "                                                      'vtc_in_irq': {'controller': 'system_interrupts',\n",
      "                                                                     'fullpath': 'video/hdmi_in/vtc_in_irq',\n",
      "                                                                     'index': 3}},\n",
      "                                       'ip': {'color_convert': {'addr_range': 65536,\n",
      "                                                                'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                                                'fullpath': 'video/hdmi_in/color_convert',\n",
      "                                                                'gpio': {},\n",
      "                                                                'interrupts': {},\n",
      "                                                                'phys_addr': 1136984064,\n",
      "                                                                'state': None,\n",
      "                                                                'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      "                                              'pixel_pack': {'addr_range': 65536,\n",
      "                                                             'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                                                             'fullpath': 'video/hdmi_in/pixel_pack',\n",
      "                                                             'gpio': {},\n",
      "                                                             'interrupts': {},\n",
      "                                                             'phys_addr': 1136918528,\n",
      "                                                             'state': None,\n",
      "                                                             'type': 'xilinx.com:hls:pixel_pack:1.0'}}},\n",
      "                           'hdmi_out': {'driver': <class 'pynq.lib.video.HDMIOut'>,\n",
      "                                        'fullpath': 'video/hdmi_out',\n",
      "                                        'gpio': {},\n",
      "                                        'hierarchies': {'frontend': {'driver': <class 'pynq.lib.video.HDMIOutFrontend'>,\n",
      "                                                                     'fullpath': 'video/hdmi_out/frontend',\n",
      "                                                                     'gpio': {},\n",
      "                                                                     'hierarchies': {},\n",
      "                                                                     'interrupts': {},\n",
      "                                                                     'ip': {'axi_dynclk': {'addr_range': 65536,\n",
      "                                                                                           'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                                           'fullpath': 'video/hdmi_out/frontend/axi_dynclk',\n",
      "                                                                                           'gpio': {},\n",
      "                                                                                           'interrupts': {},\n",
      "                                                                                           'phys_addr': 1136721920,\n",
      "                                                                                           'state': None,\n",
      "                                                                                           'type': 'digilentinc.com:ip:axi_dynclk:1.0'},\n",
      "                                                                            'hdmi_out_hpd_video': {'addr_range': 65536,\n",
      "                                                                                                   'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                                                                   'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video',\n",
      "                                                                                                   'gpio': {},\n",
      "                                                                                                   'interrupts': {},\n",
      "                                                                                                   'phys_addr': 1092812800,\n",
      "                                                                                                   'state': None,\n",
      "                                                                                                   'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                                                            'vtc_out': {'addr_range': 65536,\n",
      "                                                                                        'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                                        'fullpath': 'video/hdmi_out/frontend/vtc_out',\n",
      "                                                                                        'gpio': {},\n",
      "                                                                                        'interrupts': {},\n",
      "                                                                                        'phys_addr': 1136787456,\n",
      "                                                                                        'state': None,\n",
      "                                                                                        'type': 'xilinx.com:ip:v_tc:6.1'}}}},\n",
      "                                        'interrupts': {'hdmi_out_hpd_irq': {'controller': 'system_interrupts',\n",
      "                                                                            'fullpath': 'video/hdmi_out/hdmi_out_hpd_irq',\n",
      "                                                                            'index': 5},\n",
      "                                                       'vtc_out_irq': {'controller': 'system_interrupts',\n",
      "                                                                       'fullpath': 'video/hdmi_out/vtc_out_irq',\n",
      "                                                                       'index': 2}},\n",
      "                                        'ip': {'color_convert': {'addr_range': 65536,\n",
      "                                                                 'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                                                 'fullpath': 'video/hdmi_out/color_convert',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                 'gpio': {},\n",
      "                                                                 'interrupts': {},\n",
      "                                                                 'phys_addr': 1137049600,\n",
      "                                                                 'state': None,\n",
      "                                                                 'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      "                                               'pixel_unpack': {'addr_range': 65536,\n",
      "                                                                'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                                                                'fullpath': 'video/hdmi_out/pixel_unpack',\n",
      "                                                                'gpio': {},\n",
      "                                                                'interrupts': {},\n",
      "                                                                'phys_addr': 1137115136,\n",
      "                                                                'state': None,\n",
      "                                                                'type': 'xilinx.com:hls:pixel_unpack:1.0'}}}},\n",
      "           'interrupts': {},\n",
      "           'ip': {'axi_vdma': {'addr_range': 65536,\n",
      "                               'driver': <class 'pynq.lib.video.AxiVDMA'>,\n",
      "                               'fullpath': 'video/axi_vdma',\n",
      "                               'gpio': {},\n",
      "                               'interrupts': {'mm2s_introut': {'controller': 'system_interrupts',\n",
      "                                                               'fullpath': 'video/axi_vdma/mm2s_introut',\n",
      "                                                               'index': 1},\n",
      "                                              's2mm_introut': {'controller': 'system_interrupts',\n",
      "                                                               'fullpath': 'video/axi_vdma/s2mm_introut',\n",
      "                                                               'index': 0}},\n",
      "                               'phys_addr': 1124073472,\n",
      "                               'state': None,\n",
      "                               'type': 'xilinx.com:ip:axi_vdma:6.3'}}},\n",
      " 'video/hdmi_in': {'driver': <class 'pynq.lib.video.HDMIIn'>,\n",
      "                   'fullpath': 'video/hdmi_in',\n",
      "                   'gpio': {},\n",
      "                   'hierarchies': {'frontend': {'driver': <class 'pynq.lib.video.HDMIInFrontend'>,\n",
      "                                                'fullpath': 'video/hdmi_in/frontend',\n",
      "                                                'gpio': {},\n",
      "                                                'hierarchies': {},\n",
      "                                                'interrupts': {},\n",
      "                                                'ip': {'axi_gpio_hdmiin': {'addr_range': 65536,\n",
      "                                                                           'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                                           'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin',\n",
      "                                                                           'gpio': {},\n",
      "                                                                           'interrupts': {},\n",
      "                                                                           'phys_addr': 1092747264,\n",
      "                                                                           'state': None,\n",
      "                                                                           'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                                       'vtc_in': {'addr_range': 65536,\n",
      "                                                                  'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                  'fullpath': 'video/hdmi_in/frontend/vtc_in',\n",
      "                                                                  'gpio': {},\n",
      "                                                                  'interrupts': {},\n",
      "                                                                  'phys_addr': 1136852992,\n",
      "                                                                  'state': None,\n",
      "                                                                  'type': 'xilinx.com:ip:v_tc:6.1'}}}},\n",
      "                   'interrupts': {'hdmi_in_hpd_irq': {'controller': 'system_interrupts',\n",
      "                                                      'fullpath': 'video/hdmi_in/hdmi_in_hpd_irq',\n",
      "                                                      'index': 4},\n",
      "                                  'vtc_in_irq': {'controller': 'system_interrupts',\n",
      "                                                 'fullpath': 'video/hdmi_in/vtc_in_irq',\n",
      "                                                 'index': 3}},\n",
      "                   'ip': {'color_convert': {'addr_range': 65536,\n",
      "                                            'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                            'fullpath': 'video/hdmi_in/color_convert',\n",
      "                                            'gpio': {},\n",
      "                                            'interrupts': {},\n",
      "                                            'phys_addr': 1136984064,\n",
      "                                            'state': None,\n",
      "                                            'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      "                          'pixel_pack': {'addr_range': 65536,\n",
      "                                         'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                                         'fullpath': 'video/hdmi_in/pixel_pack',\n",
      "                                         'gpio': {},\n",
      "                                         'interrupts': {},\n",
      "                                         'phys_addr': 1136918528,\n",
      "                                         'state': None,\n",
      "                                         'type': 'xilinx.com:hls:pixel_pack:1.0'}}},\n",
      " 'video/hdmi_in/frontend': {'driver': <class 'pynq.lib.video.HDMIInFrontend'>,\n",
      "                            'fullpath': 'video/hdmi_in/frontend',\n",
      "                            'gpio': {},\n",
      "                            'hierarchies': {},\n",
      "                            'interrupts': {},\n",
      "                            'ip': {'axi_gpio_hdmiin': {'addr_range': 65536,\n",
      "                                                       'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                       'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin',\n",
      "                                                       'gpio': {},\n",
      "                                                       'interrupts': {},\n",
      "                                                       'phys_addr': 1092747264,\n",
      "                                                       'state': None,\n",
      "                                                       'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                   'vtc_in': {'addr_range': 65536,\n",
      "                                              'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                              'fullpath': 'video/hdmi_in/frontend/vtc_in',\n",
      "                                              'gpio': {},\n",
      "                                              'interrupts': {},\n",
      "                                              'phys_addr': 1136852992,\n",
      "                                              'state': None,\n",
      "                                              'type': 'xilinx.com:ip:v_tc:6.1'}}},\n",
      " 'video/hdmi_out': {'driver': <class 'pynq.lib.video.HDMIOut'>,\n",
      "                    'fullpath': 'video/hdmi_out',\n",
      "                    'gpio': {},\n",
      "                    'hierarchies': {'frontend': {'driver': <class 'pynq.lib.video.HDMIOutFrontend'>,\n",
      "                                                 'fullpath': 'video/hdmi_out/frontend',\n",
      "                                                 'gpio': {},\n",
      "                                                 'hierarchies': {},\n",
      "                                                 'interrupts': {},\n",
      "                                                 'ip': {'axi_dynclk': {'addr_range': 65536,\n",
      "                                                                       'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                       'fullpath': 'video/hdmi_out/frontend/axi_dynclk',\n",
      "                                                                       'gpio': {},\n",
      "                                                                       'interrupts': {},\n",
      "                                                                       'phys_addr': 1136721920,\n",
      "                                                                       'state': None,\n",
      "                                                                       'type': 'digilentinc.com:ip:axi_dynclk:1.0'},\n",
      "                                                        'hdmi_out_hpd_video': {'addr_range': 65536,\n",
      "                                                                               'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                                               'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video',\n",
      "                                                                               'gpio': {},\n",
      "                                                                               'interrupts': {},\n",
      "                                                                               'phys_addr': 1092812800,\n",
      "                                                                               'state': None,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                                               'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                                        'vtc_out': {'addr_range': 65536,\n",
      "                                                                    'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                                    'fullpath': 'video/hdmi_out/frontend/vtc_out',\n",
      "                                                                    'gpio': {},\n",
      "                                                                    'interrupts': {},\n",
      "                                                                    'phys_addr': 1136787456,\n",
      "                                                                    'state': None,\n",
      "                                                                    'type': 'xilinx.com:ip:v_tc:6.1'}}}},\n",
      "                    'interrupts': {'hdmi_out_hpd_irq': {'controller': 'system_interrupts',\n",
      "                                                        'fullpath': 'video/hdmi_out/hdmi_out_hpd_irq',\n",
      "                                                        'index': 5},\n",
      "                                   'vtc_out_irq': {'controller': 'system_interrupts',\n",
      "                                                   'fullpath': 'video/hdmi_out/vtc_out_irq',\n",
      "                                                   'index': 2}},\n",
      "                    'ip': {'color_convert': {'addr_range': 65536,\n",
      "                                             'driver': <class 'pynq.lib.video.ColorConverter'>,\n",
      "                                             'fullpath': 'video/hdmi_out/color_convert',\n",
      "                                             'gpio': {},\n",
      "                                             'interrupts': {},\n",
      "                                             'phys_addr': 1137049600,\n",
      "                                             'state': None,\n",
      "                                             'type': 'xilinx.com:hls:color_convert:1.0'},\n",
      "                           'pixel_unpack': {'addr_range': 65536,\n",
      "                                            'driver': <class 'pynq.lib.video.PixelPacker'>,\n",
      "                                            'fullpath': 'video/hdmi_out/pixel_unpack',\n",
      "                                            'gpio': {},\n",
      "                                            'interrupts': {},\n",
      "                                            'phys_addr': 1137115136,\n",
      "                                            'state': None,\n",
      "                                            'type': 'xilinx.com:hls:pixel_unpack:1.0'}}},\n",
      " 'video/hdmi_out/frontend': {'driver': <class 'pynq.lib.video.HDMIOutFrontend'>,\n",
      "                             'fullpath': 'video/hdmi_out/frontend',\n",
      "                             'gpio': {},\n",
      "                             'hierarchies': {},\n",
      "                             'interrupts': {},\n",
      "                             'ip': {'axi_dynclk': {'addr_range': 65536,\n",
      "                                                   'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                   'fullpath': 'video/hdmi_out/frontend/axi_dynclk',\n",
      "                                                   'gpio': {},\n",
      "                                                   'interrupts': {},\n",
      "                                                   'phys_addr': 1136721920,\n",
      "                                                   'state': None,\n",
      "                                                   'type': 'digilentinc.com:ip:axi_dynclk:1.0'},\n",
      "                                    'hdmi_out_hpd_video': {'addr_range': 65536,\n",
      "                                                           'driver': <class 'pynq.lib.axigpio.AxiGPIO'>,\n",
      "                                                           'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video',\n",
      "                                                           'gpio': {},\n",
      "                                                           'interrupts': {},\n",
      "                                                           'phys_addr': 1092812800,\n",
      "                                                           'state': None,\n",
      "                                                           'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
      "                                    'vtc_out': {'addr_range': 65536,\n",
      "                                                'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                                                'fullpath': 'video/hdmi_out/frontend/vtc_out',\n",
      "                                                'gpio': {},\n",
      "                                                'interrupts': {},\n",
      "                                                'phys_addr': 1136787456,\n",
      "                                                'state': None,\n",
      "                                                'type': 'xilinx.com:ip:v_tc:6.1'}}}}\n"
     ]
    }
   ],
   "source": [
    "pprint(ol.hierarchy_dict)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The old code for getting gpio pins.\n",
    "```python\n",
    "    def init_gpio_dict(self):\n",
    "        \"\"\"Get the PS GPIO blocks exposed at the top level block design.\n",
    "\n",
    "        \"\"\"\n",
    "        gpio_out = self.family_gpio_dict[self.family]\n",
    "        for mod in self.root.findall(\n",
    "                \".//*[@FULLNAME]/PORTS//*[@DIR='I']\"\n",
    "                \"//*[@INSTANCE='{0}'][@PORT='{1}']../../../..\".format(\n",
    "                    self.ps_name, gpio_out)):\n",
    "            din_list = mod.findall(\".//*[@NAME='DIN_FROM']\")\n",
    "            out_list = mod.findall(\".//*[@DIR='O']\")\n",
    "            for outport in out_list:\n",
    "                connection = outport.get('SIGNAME')\n",
    "                gpio_name, net_set = self.find_signal(connection)\n",
    "                self.gpio_dict[gpio_name] = {}\n",
    "                self.gpio_dict[gpio_name]['state'] = None\n",
    "                self.gpio_dict[gpio_name]['pins'] = net_set\n",
    "                self.gpio_dict[gpio_name]['index'] = int(\n",
    "                    din_list[0].get('VALUE'))\n",
    "  \n",
    "    def find_instance(self, instance_name):\n",
    "        \"\"\"Return the full name of a given instance name.\n",
    "\n",
    "        \"\"\"\n",
    "        instance_list = self.root.findall(\n",
    "            \".//*[@FULLNAME][@INSTANCE='{0}']\".format(instance_name))\n",
    "        if len(instance_list) != 1:\n",
    "            raise RuntimeError(\n",
    "                \"No match or multiple matches for {}.\".format(instance_name))\n",
    "        return instance_list[0].get('FULLNAME').lstrip('/')\n",
    "\n",
    "    def find_signal(self, signal_name):\n",
    "        \"\"\"Return the connected block and the nets for the given signal.\n",
    "\n",
    "        \"\"\"\n",
    "        gpio_name = ''\n",
    "        net_list = list()\n",
    "        port_list = self.root.findall(\n",
    "            \".//*[@DIR][@SIGNAME='{0}']\".format(signal_name))\n",
    "        for port in port_list:\n",
    "            connection_list = port.findall(\".//*[@INSTANCE][@PORT]\")\n",
    "            for connection in connection_list:\n",
    "                instance_full = self.find_instance(connection.get('INSTANCE'))\n",
    "                port_type = connection.get('PORT')\n",
    "                sig_full = '/'.join([instance_full, port_type])\n",
    "                if port_type == 'Dout':\n",
    "                    gpio_name = instance_full\n",
    "                net_list.append(sig_full)\n",
    "        return gpio_name, set(net_list)\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 149,
   "metadata": {},
   "outputs": [],
   "source": [
    "class net_class():\n",
    "    def __init__(self):\n",
    "        self.nets = {}\n",
    "        self.pins = {}\n",
    "        for mod in root.findall(\n",
    "            \".//*[@FULLNAME]\"):\n",
    "            block = mod.findall(\"./PORTS//*[@DIR][@SIGNAME]\")\n",
    "            for blk in block:\n",
    "                ports = [mod.get('FULLNAME').lstrip('/') + \n",
    "                         '/' + blk.get('NAME')]\n",
    "                signame = blk.get('SIGNAME')\n",
    "                if signame in self.nets:\n",
    "                    self.nets[signame].extend(ports)\n",
    "                else:\n",
    "                    self.nets[signame] = ports\n",
    "        for i,j in self.nets.items():\n",
    "            for k in j:\n",
    "                self.pins[k] = i\n",
    "\n",
    "A = net_class()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 150,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'External_Ports_sdata_i': ['audio_codec_ctrl_0/sdata_i'],\n",
      " 'audio_codec_ctrl_0_bclk': ['audio_codec_ctrl_0/bclk'],\n",
      " 'audio_codec_ctrl_0_codec_address': ['audio_codec_ctrl_0/codec_address'],\n",
      " 'audio_codec_ctrl_0_lrclk': ['audio_codec_ctrl_0/lrclk'],\n",
      " 'audio_codec_ctrl_0_s_axi_araddr': ['audio_codec_ctrl_0/s_axi_araddr',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_araddr'],\n",
      " 'audio_codec_ctrl_0_s_axi_arready': ['audio_codec_ctrl_0/s_axi_arready',\n",
      "                                      'ps7_0_axi_periph/M03_AXI_arready'],\n",
      " 'audio_codec_ctrl_0_s_axi_arvalid': ['audio_codec_ctrl_0/s_axi_arvalid',\n",
      "                                      'ps7_0_axi_periph/M03_AXI_arvalid'],\n",
      " 'audio_codec_ctrl_0_s_axi_awaddr': ['audio_codec_ctrl_0/s_axi_awaddr',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_awaddr'],\n",
      " 'audio_codec_ctrl_0_s_axi_awready': ['audio_codec_ctrl_0/s_axi_awready',\n",
      "                                      'ps7_0_axi_periph/M03_AXI_awready'],\n",
      " 'audio_codec_ctrl_0_s_axi_awvalid': ['audio_codec_ctrl_0/s_axi_awvalid',\n",
      "                                      'ps7_0_axi_periph/M03_AXI_awvalid'],\n",
      " 'audio_codec_ctrl_0_s_axi_bready': ['audio_codec_ctrl_0/s_axi_bready',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_bready'],\n",
      " 'audio_codec_ctrl_0_s_axi_bresp': ['audio_codec_ctrl_0/s_axi_bresp',\n",
      "                                    'ps7_0_axi_periph/M03_AXI_bresp'],\n",
      " 'audio_codec_ctrl_0_s_axi_bvalid': ['audio_codec_ctrl_0/s_axi_bvalid',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_bvalid'],\n",
      " 'audio_codec_ctrl_0_s_axi_rdata': ['audio_codec_ctrl_0/s_axi_rdata',\n",
      "                                    'ps7_0_axi_periph/M03_AXI_rdata'],\n",
      " 'audio_codec_ctrl_0_s_axi_rready': ['audio_codec_ctrl_0/s_axi_rready',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_rready'],\n",
      " 'audio_codec_ctrl_0_s_axi_rresp': ['audio_codec_ctrl_0/s_axi_rresp',\n",
      "                                    'ps7_0_axi_periph/M03_AXI_rresp'],\n",
      " 'audio_codec_ctrl_0_s_axi_rvalid': ['audio_codec_ctrl_0/s_axi_rvalid',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_rvalid'],\n",
      " 'audio_codec_ctrl_0_s_axi_wdata': ['audio_codec_ctrl_0/s_axi_wdata',\n",
      "                                    'ps7_0_axi_periph/M03_AXI_wdata'],\n",
      " 'audio_codec_ctrl_0_s_axi_wready': ['audio_codec_ctrl_0/s_axi_wready',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_wready'],\n",
      " 'audio_codec_ctrl_0_s_axi_wstrb': ['audio_codec_ctrl_0/s_axi_wstrb',\n",
      "                                    'ps7_0_axi_periph/M03_AXI_wstrb'],\n",
      " 'audio_codec_ctrl_0_s_axi_wvalid': ['audio_codec_ctrl_0/s_axi_wvalid',\n",
      "                                     'ps7_0_axi_periph/M03_AXI_wvalid'],\n",
      " 'audio_codec_ctrl_0_sdata_o': ['audio_codec_ctrl_0/sdata_o'],\n",
      " 'axi_interconnect_0_M00_AXI_araddr': ['axi_interconnect_0/M00_AXI_araddr',\n",
      "                                       'ps7_0/S_AXI_GP0_ARADDR'],\n",
      " 'axi_interconnect_0_M00_AXI_arburst': ['axi_interconnect_0/M00_AXI_arburst',\n",
      "                                        'ps7_0/S_AXI_GP0_ARBURST'],\n",
      " 'axi_interconnect_0_M00_AXI_arcache': ['axi_interconnect_0/M00_AXI_arcache',\n",
      "                                        'ps7_0/S_AXI_GP0_ARCACHE'],\n",
      " 'axi_interconnect_0_M00_AXI_arlen': ['axi_interconnect_0/M00_AXI_arlen',\n",
      "                                      'ps7_0/S_AXI_GP0_ARLEN'],\n",
      " 'axi_interconnect_0_M00_AXI_arlock': ['axi_interconnect_0/M00_AXI_arlock',\n",
      "                                       'ps7_0/S_AXI_GP0_ARLOCK'],\n",
      " 'axi_interconnect_0_M00_AXI_arprot': ['axi_interconnect_0/M00_AXI_arprot',\n",
      "                                       'ps7_0/S_AXI_GP0_ARPROT'],\n",
      " 'axi_interconnect_0_M00_AXI_arqos': ['axi_interconnect_0/M00_AXI_arqos',\n",
      "                                      'ps7_0/S_AXI_GP0_ARQOS'],\n",
      " 'axi_interconnect_0_M00_AXI_arready': ['axi_interconnect_0/M00_AXI_arready',\n",
      "                                        'ps7_0/S_AXI_GP0_ARREADY'],\n",
      " 'axi_interconnect_0_M00_AXI_arsize': ['axi_interconnect_0/M00_AXI_arsize',\n",
      "                                       'ps7_0/S_AXI_GP0_ARSIZE'],\n",
      " 'axi_interconnect_0_M00_AXI_arvalid': ['axi_interconnect_0/M00_AXI_arvalid',\n",
      "                                        'ps7_0/S_AXI_GP0_ARVALID'],\n",
      " 'axi_interconnect_0_M00_AXI_awaddr': ['axi_interconnect_0/M00_AXI_awaddr',\n",
      "                                       'ps7_0/S_AXI_GP0_AWADDR'],\n",
      " 'axi_interconnect_0_M00_AXI_awburst': ['axi_interconnect_0/M00_AXI_awburst',\n",
      "                                        'ps7_0/S_AXI_GP0_AWBURST'],\n",
      " 'axi_interconnect_0_M00_AXI_awcache': ['axi_interconnect_0/M00_AXI_awcache',\n",
      "                                        'ps7_0/S_AXI_GP0_AWCACHE'],\n",
      " 'axi_interconnect_0_M00_AXI_awlen': ['axi_interconnect_0/M00_AXI_awlen',\n",
      "                                      'ps7_0/S_AXI_GP0_AWLEN'],\n",
      " 'axi_interconnect_0_M00_AXI_awlock': ['axi_interconnect_0/M00_AXI_awlock',\n",
      "                                       'ps7_0/S_AXI_GP0_AWLOCK'],\n",
      " 'axi_interconnect_0_M00_AXI_awprot': ['axi_interconnect_0/M00_AXI_awprot',\n",
      "                                       'ps7_0/S_AXI_GP0_AWPROT'],\n",
      " 'axi_interconnect_0_M00_AXI_awqos': ['axi_interconnect_0/M00_AXI_awqos',\n",
      "                                      'ps7_0/S_AXI_GP0_AWQOS'],\n",
      " 'axi_interconnect_0_M00_AXI_awready': ['axi_interconnect_0/M00_AXI_awready',\n",
      "                                        'ps7_0/S_AXI_GP0_AWREADY'],\n",
      " 'axi_interconnect_0_M00_AXI_awsize': ['axi_interconnect_0/M00_AXI_awsize',\n",
      "                                       'ps7_0/S_AXI_GP0_AWSIZE'],\n",
      " 'axi_interconnect_0_M00_AXI_awvalid': ['axi_interconnect_0/M00_AXI_awvalid',\n",
      "                                        'ps7_0/S_AXI_GP0_AWVALID'],\n",
      " 'axi_interconnect_0_M00_AXI_bready': ['axi_interconnect_0/M00_AXI_bready',\n",
      "                                       'ps7_0/S_AXI_GP0_BREADY'],\n",
      " 'axi_interconnect_0_M00_AXI_bresp': ['axi_interconnect_0/M00_AXI_bresp',\n",
      "                                      'ps7_0/S_AXI_GP0_BRESP'],\n",
      " 'axi_interconnect_0_M00_AXI_bvalid': ['axi_interconnect_0/M00_AXI_bvalid',\n",
      "                                       'ps7_0/S_AXI_GP0_BVALID'],\n",
      " 'axi_interconnect_0_M00_AXI_rdata': ['axi_interconnect_0/M00_AXI_rdata',\n",
      "                                      'ps7_0/S_AXI_GP0_RDATA'],\n",
      " 'axi_interconnect_0_M00_AXI_rlast': ['axi_interconnect_0/M00_AXI_rlast',\n",
      "                                      'ps7_0/S_AXI_GP0_RLAST'],\n",
      " 'axi_interconnect_0_M00_AXI_rready': ['axi_interconnect_0/M00_AXI_rready',\n",
      "                                       'ps7_0/S_AXI_GP0_RREADY'],\n",
      " 'axi_interconnect_0_M00_AXI_rresp': ['axi_interconnect_0/M00_AXI_rresp',\n",
      "                                      'ps7_0/S_AXI_GP0_RRESP'],\n",
      " 'axi_interconnect_0_M00_AXI_rvalid': ['axi_interconnect_0/M00_AXI_rvalid',\n",
      "                                       'ps7_0/S_AXI_GP0_RVALID'],\n",
      " 'axi_interconnect_0_M00_AXI_wdata': ['axi_interconnect_0/M00_AXI_wdata',\n",
      "                                      'ps7_0/S_AXI_GP0_WDATA'],\n",
      " 'axi_interconnect_0_M00_AXI_wlast': ['axi_interconnect_0/M00_AXI_wlast',\n",
      "                                      'ps7_0/S_AXI_GP0_WLAST'],\n",
      " 'axi_interconnect_0_M00_AXI_wready': ['axi_interconnect_0/M00_AXI_wready',\n",
      "                                       'ps7_0/S_AXI_GP0_WREADY'],\n",
      " 'axi_interconnect_0_M00_AXI_wstrb': ['axi_interconnect_0/M00_AXI_wstrb',\n",
      "                                      'ps7_0/S_AXI_GP0_WSTRB'],\n",
      " 'axi_interconnect_0_M00_AXI_wvalid': ['axi_interconnect_0/M00_AXI_wvalid',\n",
      "                                       'ps7_0/S_AXI_GP0_WVALID'],\n",
      " 'axi_interconnect_0_S00_AXI_araddr': ['axi_interconnect_0/S00_AXI_araddr',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_araddr'],\n",
      " 'axi_interconnect_0_S00_AXI_arburst': ['axi_interconnect_0/S00_AXI_arburst',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arburst'],\n",
      " 'axi_interconnect_0_S00_AXI_arcache': ['axi_interconnect_0/S00_AXI_arcache',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arcache'],\n",
      " 'axi_interconnect_0_S00_AXI_arlen': ['axi_interconnect_0/S00_AXI_arlen',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arlen'],\n",
      " 'axi_interconnect_0_S00_AXI_arlock': ['axi_interconnect_0/S00_AXI_arlock',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arlock'],\n",
      " 'axi_interconnect_0_S00_AXI_arprot': ['axi_interconnect_0/S00_AXI_arprot',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arprot'],\n",
      " 'axi_interconnect_0_S00_AXI_arqos': ['axi_interconnect_0/S00_AXI_arqos',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arqos'],\n",
      " 'axi_interconnect_0_S00_AXI_arready': ['axi_interconnect_0/S00_AXI_arready',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arready'],\n",
      " 'axi_interconnect_0_S00_AXI_arsize': ['axi_interconnect_0/S00_AXI_arsize',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arsize'],\n",
      " 'axi_interconnect_0_S00_AXI_arvalid': ['axi_interconnect_0/S00_AXI_arvalid',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arvalid'],\n",
      " 'axi_interconnect_0_S00_AXI_awaddr': ['axi_interconnect_0/S00_AXI_awaddr',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awaddr'],\n",
      " 'axi_interconnect_0_S00_AXI_awburst': ['axi_interconnect_0/S00_AXI_awburst',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awburst'],\n",
      " 'axi_interconnect_0_S00_AXI_awcache': ['axi_interconnect_0/S00_AXI_awcache',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awcache'],\n",
      " 'axi_interconnect_0_S00_AXI_awlen': ['axi_interconnect_0/S00_AXI_awlen',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awlen'],\n",
      " 'axi_interconnect_0_S00_AXI_awlock': ['axi_interconnect_0/S00_AXI_awlock',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awlock'],\n",
      " 'axi_interconnect_0_S00_AXI_awprot': ['axi_interconnect_0/S00_AXI_awprot',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awprot'],\n",
      " 'axi_interconnect_0_S00_AXI_awqos': ['axi_interconnect_0/S00_AXI_awqos',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awqos'],\n",
      " 'axi_interconnect_0_S00_AXI_awready': ['axi_interconnect_0/S00_AXI_awready',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awready'],\n",
      " 'axi_interconnect_0_S00_AXI_awsize': ['axi_interconnect_0/S00_AXI_awsize',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awsize'],\n",
      " 'axi_interconnect_0_S00_AXI_awvalid': ['axi_interconnect_0/S00_AXI_awvalid',\n",
      "                                        'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awvalid'],\n",
      " 'axi_interconnect_0_S00_AXI_bready': ['axi_interconnect_0/S00_AXI_bready',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bready'],\n",
      " 'axi_interconnect_0_S00_AXI_bresp': ['axi_interconnect_0/S00_AXI_bresp',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bresp'],\n",
      " 'axi_interconnect_0_S00_AXI_bvalid': ['axi_interconnect_0/S00_AXI_bvalid',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bvalid'],\n",
      " 'axi_interconnect_0_S00_AXI_rdata': ['axi_interconnect_0/S00_AXI_rdata',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rdata'],\n",
      " 'axi_interconnect_0_S00_AXI_rlast': ['axi_interconnect_0/S00_AXI_rlast',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rlast'],\n",
      " 'axi_interconnect_0_S00_AXI_rready': ['axi_interconnect_0/S00_AXI_rready',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rready'],\n",
      " 'axi_interconnect_0_S00_AXI_rresp': ['axi_interconnect_0/S00_AXI_rresp',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rresp'],\n",
      " 'axi_interconnect_0_S00_AXI_rvalid': ['axi_interconnect_0/S00_AXI_rvalid',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rvalid'],\n",
      " 'axi_interconnect_0_S00_AXI_wdata': ['axi_interconnect_0/S00_AXI_wdata',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wdata'],\n",
      " 'axi_interconnect_0_S00_AXI_wlast': ['axi_interconnect_0/S00_AXI_wlast',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wlast'],\n",
      " 'axi_interconnect_0_S00_AXI_wready': ['axi_interconnect_0/S00_AXI_wready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wready'],\n",
      " 'axi_interconnect_0_S00_AXI_wstrb': ['axi_interconnect_0/S00_AXI_wstrb',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wstrb'],\n",
      " 'axi_interconnect_0_S00_AXI_wvalid': ['axi_interconnect_0/S00_AXI_wvalid',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wvalid'],\n",
      " 'axi_interconnect_0_S01_AXI_araddr': ['axi_interconnect_0/S01_AXI_araddr',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_araddr'],\n",
      " 'axi_interconnect_0_S01_AXI_arburst': ['axi_interconnect_0/S01_AXI_arburst',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arburst'],\n",
      " 'axi_interconnect_0_S01_AXI_arcache': ['axi_interconnect_0/S01_AXI_arcache',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arcache'],\n",
      " 'axi_interconnect_0_S01_AXI_arlen': ['axi_interconnect_0/S01_AXI_arlen',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arlen'],\n",
      " 'axi_interconnect_0_S01_AXI_arlock': ['axi_interconnect_0/S01_AXI_arlock',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arlock'],\n",
      " 'axi_interconnect_0_S01_AXI_arprot': ['axi_interconnect_0/S01_AXI_arprot',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arprot'],\n",
      " 'axi_interconnect_0_S01_AXI_arqos': ['axi_interconnect_0/S01_AXI_arqos',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arqos'],\n",
      " 'axi_interconnect_0_S01_AXI_arready': ['axi_interconnect_0/S01_AXI_arready',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arready'],\n",
      " 'axi_interconnect_0_S01_AXI_arsize': ['axi_interconnect_0/S01_AXI_arsize',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arsize'],\n",
      " 'axi_interconnect_0_S01_AXI_arvalid': ['axi_interconnect_0/S01_AXI_arvalid',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arvalid'],\n",
      " 'axi_interconnect_0_S01_AXI_awaddr': ['axi_interconnect_0/S01_AXI_awaddr',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awaddr'],\n",
      " 'axi_interconnect_0_S01_AXI_awburst': ['axi_interconnect_0/S01_AXI_awburst',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awburst'],\n",
      " 'axi_interconnect_0_S01_AXI_awcache': ['axi_interconnect_0/S01_AXI_awcache',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awcache'],\n",
      " 'axi_interconnect_0_S01_AXI_awlen': ['axi_interconnect_0/S01_AXI_awlen',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awlen'],\n",
      " 'axi_interconnect_0_S01_AXI_awlock': ['axi_interconnect_0/S01_AXI_awlock',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awlock'],\n",
      " 'axi_interconnect_0_S01_AXI_awprot': ['axi_interconnect_0/S01_AXI_awprot',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awprot'],\n",
      " 'axi_interconnect_0_S01_AXI_awqos': ['axi_interconnect_0/S01_AXI_awqos',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awqos'],\n",
      " 'axi_interconnect_0_S01_AXI_awready': ['axi_interconnect_0/S01_AXI_awready',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awready'],\n",
      " 'axi_interconnect_0_S01_AXI_awsize': ['axi_interconnect_0/S01_AXI_awsize',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awsize'],\n",
      " 'axi_interconnect_0_S01_AXI_awvalid': ['axi_interconnect_0/S01_AXI_awvalid',\n",
      "                                        'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awvalid'],\n",
      " 'axi_interconnect_0_S01_AXI_bready': ['axi_interconnect_0/S01_AXI_bready',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bready'],\n",
      " 'axi_interconnect_0_S01_AXI_bresp': ['axi_interconnect_0/S01_AXI_bresp',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bresp'],\n",
      " 'axi_interconnect_0_S01_AXI_bvalid': ['axi_interconnect_0/S01_AXI_bvalid',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bvalid'],\n",
      " 'axi_interconnect_0_S01_AXI_rdata': ['axi_interconnect_0/S01_AXI_rdata',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rdata'],\n",
      " 'axi_interconnect_0_S01_AXI_rlast': ['axi_interconnect_0/S01_AXI_rlast',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rlast'],\n",
      " 'axi_interconnect_0_S01_AXI_rready': ['axi_interconnect_0/S01_AXI_rready',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rready'],\n",
      " 'axi_interconnect_0_S01_AXI_rresp': ['axi_interconnect_0/S01_AXI_rresp',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rresp'],\n",
      " 'axi_interconnect_0_S01_AXI_rvalid': ['axi_interconnect_0/S01_AXI_rvalid',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rvalid'],\n",
      " 'axi_interconnect_0_S01_AXI_wdata': ['axi_interconnect_0/S01_AXI_wdata',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wdata'],\n",
      " 'axi_interconnect_0_S01_AXI_wlast': ['axi_interconnect_0/S01_AXI_wlast',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wlast'],\n",
      " 'axi_interconnect_0_S01_AXI_wready': ['axi_interconnect_0/S01_AXI_wready',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wready'],\n",
      " 'axi_interconnect_0_S01_AXI_wstrb': ['axi_interconnect_0/S01_AXI_wstrb',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wstrb'],\n",
      " 'axi_interconnect_0_S01_AXI_wvalid': ['axi_interconnect_0/S01_AXI_wvalid',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wvalid'],\n",
      " 'axi_interconnect_0_S02_AXI_araddr': ['axi_interconnect_0/S02_AXI_araddr',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_araddr'],\n",
      " 'axi_interconnect_0_S02_AXI_arburst': ['axi_interconnect_0/S02_AXI_arburst',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_arburst'],\n",
      " 'axi_interconnect_0_S02_AXI_arcache': ['axi_interconnect_0/S02_AXI_arcache',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_arcache'],\n",
      " 'axi_interconnect_0_S02_AXI_arlen': ['axi_interconnect_0/S02_AXI_arlen',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_arlen'],\n",
      " 'axi_interconnect_0_S02_AXI_arlock': ['axi_interconnect_0/S02_AXI_arlock',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_arlock'],\n",
      " 'axi_interconnect_0_S02_AXI_arprot': ['axi_interconnect_0/S02_AXI_arprot',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_arprot'],\n",
      " 'axi_interconnect_0_S02_AXI_arqos': ['axi_interconnect_0/S02_AXI_arqos',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_arqos'],\n",
      " 'axi_interconnect_0_S02_AXI_arready': ['axi_interconnect_0/S02_AXI_arready',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_arready'],\n",
      " 'axi_interconnect_0_S02_AXI_arsize': ['axi_interconnect_0/S02_AXI_arsize',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_arsize'],\n",
      " 'axi_interconnect_0_S02_AXI_arvalid': ['axi_interconnect_0/S02_AXI_arvalid',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_arvalid'],\n",
      " 'axi_interconnect_0_S02_AXI_awaddr': ['axi_interconnect_0/S02_AXI_awaddr',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_awaddr'],\n",
      " 'axi_interconnect_0_S02_AXI_awburst': ['axi_interconnect_0/S02_AXI_awburst',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_awburst'],\n",
      " 'axi_interconnect_0_S02_AXI_awcache': ['axi_interconnect_0/S02_AXI_awcache',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_awcache'],\n",
      " 'axi_interconnect_0_S02_AXI_awlen': ['axi_interconnect_0/S02_AXI_awlen',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_awlen'],\n",
      " 'axi_interconnect_0_S02_AXI_awlock': ['axi_interconnect_0/S02_AXI_awlock',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_awlock'],\n",
      " 'axi_interconnect_0_S02_AXI_awprot': ['axi_interconnect_0/S02_AXI_awprot',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_awprot'],\n",
      " 'axi_interconnect_0_S02_AXI_awqos': ['axi_interconnect_0/S02_AXI_awqos',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_awqos'],\n",
      " 'axi_interconnect_0_S02_AXI_awready': ['axi_interconnect_0/S02_AXI_awready',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_awready'],\n",
      " 'axi_interconnect_0_S02_AXI_awsize': ['axi_interconnect_0/S02_AXI_awsize',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_awsize'],\n",
      " 'axi_interconnect_0_S02_AXI_awvalid': ['axi_interconnect_0/S02_AXI_awvalid',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_AXI_awvalid'],\n",
      " 'axi_interconnect_0_S02_AXI_bready': ['axi_interconnect_0/S02_AXI_bready',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_bready'],\n",
      " 'axi_interconnect_0_S02_AXI_bresp': ['axi_interconnect_0/S02_AXI_bresp',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_bresp'],\n",
      " 'axi_interconnect_0_S02_AXI_bvalid': ['axi_interconnect_0/S02_AXI_bvalid',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_bvalid'],\n",
      " 'axi_interconnect_0_S02_AXI_rdata': ['axi_interconnect_0/S02_AXI_rdata',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_rdata'],\n",
      " 'axi_interconnect_0_S02_AXI_rlast': ['axi_interconnect_0/S02_AXI_rlast',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_rlast'],\n",
      " 'axi_interconnect_0_S02_AXI_rready': ['axi_interconnect_0/S02_AXI_rready',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_rready'],\n",
      " 'axi_interconnect_0_S02_AXI_rresp': ['axi_interconnect_0/S02_AXI_rresp',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_rresp'],\n",
      " 'axi_interconnect_0_S02_AXI_rvalid': ['axi_interconnect_0/S02_AXI_rvalid',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_rvalid'],\n",
      " 'axi_interconnect_0_S02_AXI_wdata': ['axi_interconnect_0/S02_AXI_wdata',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_wdata'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'axi_interconnect_0_S02_AXI_wlast': ['axi_interconnect_0/S02_AXI_wlast',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_wlast'],\n",
      " 'axi_interconnect_0_S02_AXI_wready': ['axi_interconnect_0/S02_AXI_wready',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_wready'],\n",
      " 'axi_interconnect_0_S02_AXI_wstrb': ['axi_interconnect_0/S02_AXI_wstrb',\n",
      "                                      'iop_arduino/microblaze_0_axi_periph/M14_AXI_wstrb'],\n",
      " 'axi_interconnect_0_S02_AXI_wvalid': ['axi_interconnect_0/S02_AXI_wvalid',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M14_AXI_wvalid'],\n",
      " 'axi_interconnect_0_S03_AXI_araddr': ['axi_interconnect_0/S03_AXI_araddr',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_araddr'],\n",
      " 'axi_interconnect_0_S03_AXI_arburst': ['axi_interconnect_0/S03_AXI_arburst',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_arburst'],\n",
      " 'axi_interconnect_0_S03_AXI_arcache': ['axi_interconnect_0/S03_AXI_arcache',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_arcache'],\n",
      " 'axi_interconnect_0_S03_AXI_arlen': ['axi_interconnect_0/S03_AXI_arlen',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_arlen'],\n",
      " 'axi_interconnect_0_S03_AXI_arlock': ['axi_interconnect_0/S03_AXI_arlock',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_arlock'],\n",
      " 'axi_interconnect_0_S03_AXI_arprot': ['axi_interconnect_0/S03_AXI_arprot',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_arprot'],\n",
      " 'axi_interconnect_0_S03_AXI_arqos': ['axi_interconnect_0/S03_AXI_arqos',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_arqos'],\n",
      " 'axi_interconnect_0_S03_AXI_arready': ['axi_interconnect_0/S03_AXI_arready',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_arready'],\n",
      " 'axi_interconnect_0_S03_AXI_arsize': ['axi_interconnect_0/S03_AXI_arsize',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_arsize'],\n",
      " 'axi_interconnect_0_S03_AXI_arvalid': ['axi_interconnect_0/S03_AXI_arvalid',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_arvalid'],\n",
      " 'axi_interconnect_0_S03_AXI_awaddr': ['axi_interconnect_0/S03_AXI_awaddr',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_awaddr'],\n",
      " 'axi_interconnect_0_S03_AXI_awburst': ['axi_interconnect_0/S03_AXI_awburst',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_awburst'],\n",
      " 'axi_interconnect_0_S03_AXI_awcache': ['axi_interconnect_0/S03_AXI_awcache',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_awcache'],\n",
      " 'axi_interconnect_0_S03_AXI_awlen': ['axi_interconnect_0/S03_AXI_awlen',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_awlen'],\n",
      " 'axi_interconnect_0_S03_AXI_awlock': ['axi_interconnect_0/S03_AXI_awlock',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_awlock'],\n",
      " 'axi_interconnect_0_S03_AXI_awprot': ['axi_interconnect_0/S03_AXI_awprot',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_awprot'],\n",
      " 'axi_interconnect_0_S03_AXI_awqos': ['axi_interconnect_0/S03_AXI_awqos',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_awqos'],\n",
      " 'axi_interconnect_0_S03_AXI_awready': ['axi_interconnect_0/S03_AXI_awready',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_awready'],\n",
      " 'axi_interconnect_0_S03_AXI_awsize': ['axi_interconnect_0/S03_AXI_awsize',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_awsize'],\n",
      " 'axi_interconnect_0_S03_AXI_awvalid': ['axi_interconnect_0/S03_AXI_awvalid',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_AXI_awvalid'],\n",
      " 'axi_interconnect_0_S03_AXI_bready': ['axi_interconnect_0/S03_AXI_bready',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_bready'],\n",
      " 'axi_interconnect_0_S03_AXI_bresp': ['axi_interconnect_0/S03_AXI_bresp',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_bresp'],\n",
      " 'axi_interconnect_0_S03_AXI_bvalid': ['axi_interconnect_0/S03_AXI_bvalid',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_bvalid'],\n",
      " 'axi_interconnect_0_S03_AXI_rdata': ['axi_interconnect_0/S03_AXI_rdata',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_rdata'],\n",
      " 'axi_interconnect_0_S03_AXI_rlast': ['axi_interconnect_0/S03_AXI_rlast',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_rlast'],\n",
      " 'axi_interconnect_0_S03_AXI_rready': ['axi_interconnect_0/S03_AXI_rready',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_rready'],\n",
      " 'axi_interconnect_0_S03_AXI_rresp': ['axi_interconnect_0/S03_AXI_rresp',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_rresp'],\n",
      " 'axi_interconnect_0_S03_AXI_rvalid': ['axi_interconnect_0/S03_AXI_rvalid',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_rvalid'],\n",
      " 'axi_interconnect_0_S03_AXI_wdata': ['axi_interconnect_0/S03_AXI_wdata',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_wdata'],\n",
      " 'axi_interconnect_0_S03_AXI_wlast': ['axi_interconnect_0/S03_AXI_wlast',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_wlast'],\n",
      " 'axi_interconnect_0_S03_AXI_wready': ['axi_interconnect_0/S03_AXI_wready',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_wready'],\n",
      " 'axi_interconnect_0_S03_AXI_wstrb': ['axi_interconnect_0/S03_AXI_wstrb',\n",
      "                                      'iop_rpi/microblaze_0_axi_periph/M11_AXI_wstrb'],\n",
      " 'axi_interconnect_0_S03_AXI_wvalid': ['axi_interconnect_0/S03_AXI_wvalid',\n",
      "                                       'iop_rpi/microblaze_0_axi_periph/M11_AXI_wvalid'],\n",
      " 'axi_mem_intercon_M00_AXI_araddr': ['axi_mem_intercon/M00_AXI_araddr',\n",
      "                                     'ps7_0/S_AXI_HP2_ARADDR'],\n",
      " 'axi_mem_intercon_M00_AXI_arburst': ['axi_mem_intercon/M00_AXI_arburst',\n",
      "                                      'ps7_0/S_AXI_HP2_ARBURST'],\n",
      " 'axi_mem_intercon_M00_AXI_arcache': ['axi_mem_intercon/M00_AXI_arcache',\n",
      "                                      'ps7_0/S_AXI_HP2_ARCACHE'],\n",
      " 'axi_mem_intercon_M00_AXI_arid': ['axi_mem_intercon/M00_AXI_arid',\n",
      "                                   'ps7_0/S_AXI_HP2_ARID'],\n",
      " 'axi_mem_intercon_M00_AXI_arlen': ['axi_mem_intercon/M00_AXI_arlen',\n",
      "                                    'ps7_0/S_AXI_HP2_ARLEN'],\n",
      " 'axi_mem_intercon_M00_AXI_arlock': ['axi_mem_intercon/M00_AXI_arlock',\n",
      "                                     'ps7_0/S_AXI_HP2_ARLOCK'],\n",
      " 'axi_mem_intercon_M00_AXI_arprot': ['axi_mem_intercon/M00_AXI_arprot',\n",
      "                                     'ps7_0/S_AXI_HP2_ARPROT'],\n",
      " 'axi_mem_intercon_M00_AXI_arqos': ['axi_mem_intercon/M00_AXI_arqos',\n",
      "                                    'ps7_0/S_AXI_HP2_ARQOS'],\n",
      " 'axi_mem_intercon_M00_AXI_arready': ['axi_mem_intercon/M00_AXI_arready',\n",
      "                                      'ps7_0/S_AXI_HP2_ARREADY'],\n",
      " 'axi_mem_intercon_M00_AXI_arsize': ['axi_mem_intercon/M00_AXI_arsize',\n",
      "                                     'ps7_0/S_AXI_HP2_ARSIZE'],\n",
      " 'axi_mem_intercon_M00_AXI_arvalid': ['axi_mem_intercon/M00_AXI_arvalid',\n",
      "                                      'ps7_0/S_AXI_HP2_ARVALID'],\n",
      " 'axi_mem_intercon_M00_AXI_awaddr': ['axi_mem_intercon/M00_AXI_awaddr',\n",
      "                                     'ps7_0/S_AXI_HP2_AWADDR'],\n",
      " 'axi_mem_intercon_M00_AXI_awburst': ['axi_mem_intercon/M00_AXI_awburst',\n",
      "                                      'ps7_0/S_AXI_HP2_AWBURST'],\n",
      " 'axi_mem_intercon_M00_AXI_awcache': ['axi_mem_intercon/M00_AXI_awcache',\n",
      "                                      'ps7_0/S_AXI_HP2_AWCACHE'],\n",
      " 'axi_mem_intercon_M00_AXI_awid': ['axi_mem_intercon/M00_AXI_awid',\n",
      "                                   'ps7_0/S_AXI_HP2_AWID'],\n",
      " 'axi_mem_intercon_M00_AXI_awlen': ['axi_mem_intercon/M00_AXI_awlen',\n",
      "                                    'ps7_0/S_AXI_HP2_AWLEN'],\n",
      " 'axi_mem_intercon_M00_AXI_awlock': ['axi_mem_intercon/M00_AXI_awlock',\n",
      "                                     'ps7_0/S_AXI_HP2_AWLOCK'],\n",
      " 'axi_mem_intercon_M00_AXI_awprot': ['axi_mem_intercon/M00_AXI_awprot',\n",
      "                                     'ps7_0/S_AXI_HP2_AWPROT'],\n",
      " 'axi_mem_intercon_M00_AXI_awqos': ['axi_mem_intercon/M00_AXI_awqos',\n",
      "                                    'ps7_0/S_AXI_HP2_AWQOS'],\n",
      " 'axi_mem_intercon_M00_AXI_awready': ['axi_mem_intercon/M00_AXI_awready',\n",
      "                                      'ps7_0/S_AXI_HP2_AWREADY'],\n",
      " 'axi_mem_intercon_M00_AXI_awsize': ['axi_mem_intercon/M00_AXI_awsize',\n",
      "                                     'ps7_0/S_AXI_HP2_AWSIZE'],\n",
      " 'axi_mem_intercon_M00_AXI_awvalid': ['axi_mem_intercon/M00_AXI_awvalid',\n",
      "                                      'ps7_0/S_AXI_HP2_AWVALID'],\n",
      " 'axi_mem_intercon_M00_AXI_bid': ['axi_mem_intercon/M00_AXI_bid',\n",
      "                                  'ps7_0/S_AXI_HP2_BID'],\n",
      " 'axi_mem_intercon_M00_AXI_bready': ['axi_mem_intercon/M00_AXI_bready',\n",
      "                                     'ps7_0/S_AXI_HP2_BREADY'],\n",
      " 'axi_mem_intercon_M00_AXI_bresp': ['axi_mem_intercon/M00_AXI_bresp',\n",
      "                                    'ps7_0/S_AXI_HP2_BRESP'],\n",
      " 'axi_mem_intercon_M00_AXI_bvalid': ['axi_mem_intercon/M00_AXI_bvalid',\n",
      "                                     'ps7_0/S_AXI_HP2_BVALID'],\n",
      " 'axi_mem_intercon_M00_AXI_rdata': ['axi_mem_intercon/M00_AXI_rdata',\n",
      "                                    'ps7_0/S_AXI_HP2_RDATA'],\n",
      " 'axi_mem_intercon_M00_AXI_rid': ['axi_mem_intercon/M00_AXI_rid',\n",
      "                                  'ps7_0/S_AXI_HP2_RID'],\n",
      " 'axi_mem_intercon_M00_AXI_rlast': ['axi_mem_intercon/M00_AXI_rlast',\n",
      "                                    'ps7_0/S_AXI_HP2_RLAST'],\n",
      " 'axi_mem_intercon_M00_AXI_rready': ['axi_mem_intercon/M00_AXI_rready',\n",
      "                                     'ps7_0/S_AXI_HP2_RREADY'],\n",
      " 'axi_mem_intercon_M00_AXI_rresp': ['axi_mem_intercon/M00_AXI_rresp',\n",
      "                                    'ps7_0/S_AXI_HP2_RRESP'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'axi_mem_intercon_M00_AXI_rvalid': ['axi_mem_intercon/M00_AXI_rvalid',\n",
      "                                     'ps7_0/S_AXI_HP2_RVALID'],\n",
      " 'axi_mem_intercon_M00_AXI_wdata': ['axi_mem_intercon/M00_AXI_wdata',\n",
      "                                    'ps7_0/S_AXI_HP2_WDATA'],\n",
      " 'axi_mem_intercon_M00_AXI_wid': ['axi_mem_intercon/M00_AXI_wid',\n",
      "                                  'ps7_0/S_AXI_HP2_WID'],\n",
      " 'axi_mem_intercon_M00_AXI_wlast': ['axi_mem_intercon/M00_AXI_wlast',\n",
      "                                    'ps7_0/S_AXI_HP2_WLAST'],\n",
      " 'axi_mem_intercon_M00_AXI_wready': ['axi_mem_intercon/M00_AXI_wready',\n",
      "                                     'ps7_0/S_AXI_HP2_WREADY'],\n",
      " 'axi_mem_intercon_M00_AXI_wstrb': ['axi_mem_intercon/M00_AXI_wstrb',\n",
      "                                    'ps7_0/S_AXI_HP2_WSTRB'],\n",
      " 'axi_mem_intercon_M00_AXI_wvalid': ['axi_mem_intercon/M00_AXI_wvalid',\n",
      "                                     'ps7_0/S_AXI_HP2_WVALID'],\n",
      " 'axi_mem_intercon_S00_AXI_awaddr': ['axi_mem_intercon/S00_AXI_awaddr',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awaddr'],\n",
      " 'axi_mem_intercon_S00_AXI_awburst': ['axi_mem_intercon/S00_AXI_awburst',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awburst'],\n",
      " 'axi_mem_intercon_S00_AXI_awcache': ['axi_mem_intercon/S00_AXI_awcache',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awcache'],\n",
      " 'axi_mem_intercon_S00_AXI_awlen': ['axi_mem_intercon/S00_AXI_awlen',\n",
      "                                    'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awlen'],\n",
      " 'axi_mem_intercon_S00_AXI_awprot': ['axi_mem_intercon/S00_AXI_awprot',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awprot'],\n",
      " 'axi_mem_intercon_S00_AXI_awready': ['axi_mem_intercon/S00_AXI_awready',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awready'],\n",
      " 'axi_mem_intercon_S00_AXI_awsize': ['axi_mem_intercon/S00_AXI_awsize',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awsize'],\n",
      " 'axi_mem_intercon_S00_AXI_awvalid': ['axi_mem_intercon/S00_AXI_awvalid',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awvalid'],\n",
      " 'axi_mem_intercon_S00_AXI_bready': ['axi_mem_intercon/S00_AXI_bready',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bready'],\n",
      " 'axi_mem_intercon_S00_AXI_bresp': ['axi_mem_intercon/S00_AXI_bresp',\n",
      "                                    'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bresp'],\n",
      " 'axi_mem_intercon_S00_AXI_bvalid': ['axi_mem_intercon/S00_AXI_bvalid',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bvalid'],\n",
      " 'axi_mem_intercon_S00_AXI_wdata': ['axi_mem_intercon/S00_AXI_wdata',\n",
      "                                    'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wdata'],\n",
      " 'axi_mem_intercon_S00_AXI_wlast': ['axi_mem_intercon/S00_AXI_wlast',\n",
      "                                    'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wlast'],\n",
      " 'axi_mem_intercon_S00_AXI_wready': ['axi_mem_intercon/S00_AXI_wready',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wready'],\n",
      " 'axi_mem_intercon_S00_AXI_wstrb': ['axi_mem_intercon/S00_AXI_wstrb',\n",
      "                                    'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wstrb'],\n",
      " 'axi_mem_intercon_S00_AXI_wvalid': ['axi_mem_intercon/S00_AXI_wvalid',\n",
      "                                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wvalid'],\n",
      " 'axi_mem_intercon_S01_AXI_awaddr': ['axi_mem_intercon/S01_AXI_awaddr',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awaddr'],\n",
      " 'axi_mem_intercon_S01_AXI_awburst': ['axi_mem_intercon/S01_AXI_awburst',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awburst'],\n",
      " 'axi_mem_intercon_S01_AXI_awcache': ['axi_mem_intercon/S01_AXI_awcache',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awcache'],\n",
      " 'axi_mem_intercon_S01_AXI_awlen': ['axi_mem_intercon/S01_AXI_awlen',\n",
      "                                    'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awlen'],\n",
      " 'axi_mem_intercon_S01_AXI_awprot': ['axi_mem_intercon/S01_AXI_awprot',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awprot'],\n",
      " 'axi_mem_intercon_S01_AXI_awready': ['axi_mem_intercon/S01_AXI_awready',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awready'],\n",
      " 'axi_mem_intercon_S01_AXI_awsize': ['axi_mem_intercon/S01_AXI_awsize',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awsize'],\n",
      " 'axi_mem_intercon_S01_AXI_awvalid': ['axi_mem_intercon/S01_AXI_awvalid',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awvalid'],\n",
      " 'axi_mem_intercon_S01_AXI_bready': ['axi_mem_intercon/S01_AXI_bready',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bready'],\n",
      " 'axi_mem_intercon_S01_AXI_bresp': ['axi_mem_intercon/S01_AXI_bresp',\n",
      "                                    'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bresp'],\n",
      " 'axi_mem_intercon_S01_AXI_bvalid': ['axi_mem_intercon/S01_AXI_bvalid',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bvalid'],\n",
      " 'axi_mem_intercon_S01_AXI_wdata': ['axi_mem_intercon/S01_AXI_wdata',\n",
      "                                    'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wdata'],\n",
      " 'axi_mem_intercon_S01_AXI_wlast': ['axi_mem_intercon/S01_AXI_wlast',\n",
      "                                    'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wlast'],\n",
      " 'axi_mem_intercon_S01_AXI_wready': ['axi_mem_intercon/S01_AXI_wready',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wready'],\n",
      " 'axi_mem_intercon_S01_AXI_wstrb': ['axi_mem_intercon/S01_AXI_wstrb',\n",
      "                                    'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wstrb'],\n",
      " 'axi_mem_intercon_S01_AXI_wvalid': ['axi_mem_intercon/S01_AXI_wvalid',\n",
      "                                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wvalid'],\n",
      " 'btns_gpio_ip2intc_irpt': ['btns_gpio/ip2intc_irpt', 'concat_interrupts/In5'],\n",
      " 'btns_gpio_s_axi_araddr': ['btns_gpio/s_axi_araddr',\n",
      "                            'ps7_0_axi_periph/M05_AXI_araddr'],\n",
      " 'btns_gpio_s_axi_arready': ['btns_gpio/s_axi_arready',\n",
      "                             'ps7_0_axi_periph/M05_AXI_arready'],\n",
      " 'btns_gpio_s_axi_arvalid': ['btns_gpio/s_axi_arvalid',\n",
      "                             'ps7_0_axi_periph/M05_AXI_arvalid'],\n",
      " 'btns_gpio_s_axi_awaddr': ['btns_gpio/s_axi_awaddr',\n",
      "                            'ps7_0_axi_periph/M05_AXI_awaddr'],\n",
      " 'btns_gpio_s_axi_awready': ['btns_gpio/s_axi_awready',\n",
      "                             'ps7_0_axi_periph/M05_AXI_awready'],\n",
      " 'btns_gpio_s_axi_awvalid': ['btns_gpio/s_axi_awvalid',\n",
      "                             'ps7_0_axi_periph/M05_AXI_awvalid'],\n",
      " 'btns_gpio_s_axi_bready': ['btns_gpio/s_axi_bready',\n",
      "                            'ps7_0_axi_periph/M05_AXI_bready'],\n",
      " 'btns_gpio_s_axi_bresp': ['btns_gpio/s_axi_bresp',\n",
      "                           'ps7_0_axi_periph/M05_AXI_bresp'],\n",
      " 'btns_gpio_s_axi_bvalid': ['btns_gpio/s_axi_bvalid',\n",
      "                            'ps7_0_axi_periph/M05_AXI_bvalid'],\n",
      " 'btns_gpio_s_axi_rdata': ['btns_gpio/s_axi_rdata',\n",
      "                           'ps7_0_axi_periph/M05_AXI_rdata'],\n",
      " 'btns_gpio_s_axi_rready': ['btns_gpio/s_axi_rready',\n",
      "                            'ps7_0_axi_periph/M05_AXI_rready'],\n",
      " 'btns_gpio_s_axi_rresp': ['btns_gpio/s_axi_rresp',\n",
      "                           'ps7_0_axi_periph/M05_AXI_rresp'],\n",
      " 'btns_gpio_s_axi_rvalid': ['btns_gpio/s_axi_rvalid',\n",
      "                            'ps7_0_axi_periph/M05_AXI_rvalid'],\n",
      " 'btns_gpio_s_axi_wdata': ['btns_gpio/s_axi_wdata',\n",
      "                           'ps7_0_axi_periph/M05_AXI_wdata'],\n",
      " 'btns_gpio_s_axi_wready': ['btns_gpio/s_axi_wready',\n",
      "                            'ps7_0_axi_periph/M05_AXI_wready'],\n",
      " 'btns_gpio_s_axi_wstrb': ['btns_gpio/s_axi_wstrb',\n",
      "                           'ps7_0_axi_periph/M05_AXI_wstrb'],\n",
      " 'btns_gpio_s_axi_wvalid': ['btns_gpio/s_axi_wvalid',\n",
      "                            'ps7_0_axi_periph/M05_AXI_wvalid'],\n",
      " 'clk_wiz_10MHz_clk_out1': ['clk_wiz_10MHz/clk_out1'],\n",
      " 'concat_interrupts_dout': ['concat_interrupts/dout', 'system_interrupts/intr'],\n",
      " 'concat_pmodb_dout': ['concat_pmodb/dout',\n",
      "                       'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TDATA'],\n",
      " 'concat_rp_dout': ['concat_rp/dout',\n",
      "                    'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TDATA'],\n",
      " 'constant_8bit_0_dout': ['concat_pmodb/In2',\n",
      "                          'concat_pmodb/In3',\n",
      "                          'concat_rp/In2',\n",
      "                          'constant_8bit_0/dout'],\n",
      " 'iop_arduino_arduino_gpio_gpio_io_i': ['iop_arduino/arduino_gpio/gpio_io_i',\n",
      "                                        'iop_arduino/io_switch/gpio_data_i'],\n",
      " 'iop_arduino_arduino_gpio_gpio_io_o': ['iop_arduino/arduino_gpio/gpio_io_o',\n",
      "                                        'iop_arduino/io_switch/gpio_data_o'],\n",
      " 'iop_arduino_arduino_gpio_gpio_io_t': ['iop_arduino/arduino_gpio/gpio_io_t',\n",
      "                                        'iop_arduino/io_switch/gpio_tri_o'],\n",
      " 'iop_arduino_arduino_gpio_ip2intc_irpt': ['iop_arduino/arduino_gpio/ip2intc_irpt',\n",
      "                                           'iop_arduino/interrupt_concat/In5'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_araddr': ['iop_arduino/arduino_gpio/s_axi_araddr',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_araddr'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_arready': ['iop_arduino/arduino_gpio/s_axi_arready',\n",
      "                                            'iop_arduino/microblaze_0_axi_periph/M05_AXI_arready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_arduino_gpio_s_axi_arvalid': ['iop_arduino/arduino_gpio/s_axi_arvalid',\n",
      "                                            'iop_arduino/microblaze_0_axi_periph/M05_AXI_arvalid'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_awaddr': ['iop_arduino/arduino_gpio/s_axi_awaddr',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_awaddr'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_awready': ['iop_arduino/arduino_gpio/s_axi_awready',\n",
      "                                            'iop_arduino/microblaze_0_axi_periph/M05_AXI_awready'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_awvalid': ['iop_arduino/arduino_gpio/s_axi_awvalid',\n",
      "                                            'iop_arduino/microblaze_0_axi_periph/M05_AXI_awvalid'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_bready': ['iop_arduino/arduino_gpio/s_axi_bready',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_bready'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_bresp': ['iop_arduino/arduino_gpio/s_axi_bresp',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M05_AXI_bresp'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_bvalid': ['iop_arduino/arduino_gpio/s_axi_bvalid',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_bvalid'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_rdata': ['iop_arduino/arduino_gpio/s_axi_rdata',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M05_AXI_rdata'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_rready': ['iop_arduino/arduino_gpio/s_axi_rready',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_rready'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_rresp': ['iop_arduino/arduino_gpio/s_axi_rresp',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M05_AXI_rresp'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_rvalid': ['iop_arduino/arduino_gpio/s_axi_rvalid',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_rvalid'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_wdata': ['iop_arduino/arduino_gpio/s_axi_wdata',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M05_AXI_wdata'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_wready': ['iop_arduino/arduino_gpio/s_axi_wready',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_wready'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_wstrb': ['iop_arduino/arduino_gpio/s_axi_wstrb',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M05_AXI_wstrb'],\n",
      " 'iop_arduino_arduino_gpio_s_axi_wvalid': ['iop_arduino/arduino_gpio/s_axi_wvalid',\n",
      "                                           'iop_arduino/microblaze_0_axi_periph/M05_AXI_wvalid'],\n",
      " 'iop_arduino_dff_en_reset_vector_0_q': ['iop_arduino/dff_en_reset_vector_0/q',\n",
      "                                         'iop_interrupts/In2'],\n",
      " 'iop_arduino_iic_direct_iic2intc_irpt': ['iop_arduino/iic_direct/iic2intc_irpt',\n",
      "                                          'iop_arduino/interrupt_concat/In1'],\n",
      " 'iop_arduino_iic_direct_s_axi_araddr': ['iop_arduino/iic_direct/s_axi_araddr',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_araddr'],\n",
      " 'iop_arduino_iic_direct_s_axi_arready': ['iop_arduino/iic_direct/s_axi_arready',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M01_AXI_arready'],\n",
      " 'iop_arduino_iic_direct_s_axi_arvalid': ['iop_arduino/iic_direct/s_axi_arvalid',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M01_AXI_arvalid'],\n",
      " 'iop_arduino_iic_direct_s_axi_awaddr': ['iop_arduino/iic_direct/s_axi_awaddr',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_awaddr'],\n",
      " 'iop_arduino_iic_direct_s_axi_awready': ['iop_arduino/iic_direct/s_axi_awready',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M01_AXI_awready'],\n",
      " 'iop_arduino_iic_direct_s_axi_awvalid': ['iop_arduino/iic_direct/s_axi_awvalid',\n",
      "                                          'iop_arduino/microblaze_0_axi_periph/M01_AXI_awvalid'],\n",
      " 'iop_arduino_iic_direct_s_axi_bready': ['iop_arduino/iic_direct/s_axi_bready',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_bready'],\n",
      " 'iop_arduino_iic_direct_s_axi_bresp': ['iop_arduino/iic_direct/s_axi_bresp',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M01_AXI_bresp'],\n",
      " 'iop_arduino_iic_direct_s_axi_bvalid': ['iop_arduino/iic_direct/s_axi_bvalid',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_bvalid'],\n",
      " 'iop_arduino_iic_direct_s_axi_rdata': ['iop_arduino/iic_direct/s_axi_rdata',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M01_AXI_rdata'],\n",
      " 'iop_arduino_iic_direct_s_axi_rready': ['iop_arduino/iic_direct/s_axi_rready',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_rready'],\n",
      " 'iop_arduino_iic_direct_s_axi_rresp': ['iop_arduino/iic_direct/s_axi_rresp',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M01_AXI_rresp'],\n",
      " 'iop_arduino_iic_direct_s_axi_rvalid': ['iop_arduino/iic_direct/s_axi_rvalid',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_rvalid'],\n",
      " 'iop_arduino_iic_direct_s_axi_wdata': ['iop_arduino/iic_direct/s_axi_wdata',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M01_AXI_wdata'],\n",
      " 'iop_arduino_iic_direct_s_axi_wready': ['iop_arduino/iic_direct/s_axi_wready',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_wready'],\n",
      " 'iop_arduino_iic_direct_s_axi_wstrb': ['iop_arduino/iic_direct/s_axi_wstrb',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M01_AXI_wstrb'],\n",
      " 'iop_arduino_iic_direct_s_axi_wvalid': ['iop_arduino/iic_direct/s_axi_wvalid',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M01_AXI_wvalid'],\n",
      " 'iop_arduino_intc_irq': ['iop_arduino/intc/irq', 'iop_arduino/mb/Interrupt'],\n",
      " 'iop_arduino_intc_s_axi_araddr': ['iop_arduino/intc/s_axi_araddr',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_araddr'],\n",
      " 'iop_arduino_intc_s_axi_arready': ['iop_arduino/intc/s_axi_arready',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M04_AXI_arready'],\n",
      " 'iop_arduino_intc_s_axi_arvalid': ['iop_arduino/intc/s_axi_arvalid',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M04_AXI_arvalid'],\n",
      " 'iop_arduino_intc_s_axi_awaddr': ['iop_arduino/intc/s_axi_awaddr',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_awaddr'],\n",
      " 'iop_arduino_intc_s_axi_awready': ['iop_arduino/intc/s_axi_awready',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M04_AXI_awready'],\n",
      " 'iop_arduino_intc_s_axi_awvalid': ['iop_arduino/intc/s_axi_awvalid',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M04_AXI_awvalid'],\n",
      " 'iop_arduino_intc_s_axi_bready': ['iop_arduino/intc/s_axi_bready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_bready'],\n",
      " 'iop_arduino_intc_s_axi_bresp': ['iop_arduino/intc/s_axi_bresp',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M04_AXI_bresp'],\n",
      " 'iop_arduino_intc_s_axi_bvalid': ['iop_arduino/intc/s_axi_bvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_bvalid'],\n",
      " 'iop_arduino_intc_s_axi_rdata': ['iop_arduino/intc/s_axi_rdata',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M04_AXI_rdata'],\n",
      " 'iop_arduino_intc_s_axi_rready': ['iop_arduino/intc/s_axi_rready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_rready'],\n",
      " 'iop_arduino_intc_s_axi_rresp': ['iop_arduino/intc/s_axi_rresp',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M04_AXI_rresp'],\n",
      " 'iop_arduino_intc_s_axi_rvalid': ['iop_arduino/intc/s_axi_rvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_rvalid'],\n",
      " 'iop_arduino_intc_s_axi_wdata': ['iop_arduino/intc/s_axi_wdata',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M04_AXI_wdata'],\n",
      " 'iop_arduino_intc_s_axi_wready': ['iop_arduino/intc/s_axi_wready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_wready'],\n",
      " 'iop_arduino_intc_s_axi_wstrb': ['iop_arduino/intc/s_axi_wstrb',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M04_AXI_wstrb'],\n",
      " 'iop_arduino_intc_s_axi_wvalid': ['iop_arduino/intc/s_axi_wvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M04_AXI_wvalid'],\n",
      " 'iop_arduino_interrupt_concat_dout': ['iop_arduino/intc/intr',\n",
      "                                       'iop_arduino/interrupt_concat/dout'],\n",
      " 'iop_arduino_intr_gpio_io_o': ['iop_arduino/dff_en_reset_vector_0/en',\n",
      "                                'iop_arduino/intr/gpio_io_o'],\n",
      " 'iop_arduino_intr_s_axi_araddr': ['iop_arduino/intr/s_axi_araddr',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_araddr'],\n",
      " 'iop_arduino_intr_s_axi_arready': ['iop_arduino/intr/s_axi_arready',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M03_AXI_arready'],\n",
      " 'iop_arduino_intr_s_axi_arvalid': ['iop_arduino/intr/s_axi_arvalid',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M03_AXI_arvalid'],\n",
      " 'iop_arduino_intr_s_axi_awaddr': ['iop_arduino/intr/s_axi_awaddr',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_awaddr'],\n",
      " 'iop_arduino_intr_s_axi_awready': ['iop_arduino/intr/s_axi_awready',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M03_AXI_awready'],\n",
      " 'iop_arduino_intr_s_axi_awvalid': ['iop_arduino/intr/s_axi_awvalid',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/M03_AXI_awvalid'],\n",
      " 'iop_arduino_intr_s_axi_bready': ['iop_arduino/intr/s_axi_bready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_bready'],\n",
      " 'iop_arduino_intr_s_axi_bresp': ['iop_arduino/intr/s_axi_bresp',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M03_AXI_bresp'],\n",
      " 'iop_arduino_intr_s_axi_bvalid': ['iop_arduino/intr/s_axi_bvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_bvalid'],\n",
      " 'iop_arduino_intr_s_axi_rdata': ['iop_arduino/intr/s_axi_rdata',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M03_AXI_rdata'],\n",
      " 'iop_arduino_intr_s_axi_rready': ['iop_arduino/intr/s_axi_rready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_rready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_intr_s_axi_rresp': ['iop_arduino/intr/s_axi_rresp',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M03_AXI_rresp'],\n",
      " 'iop_arduino_intr_s_axi_rvalid': ['iop_arduino/intr/s_axi_rvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_rvalid'],\n",
      " 'iop_arduino_intr_s_axi_wdata': ['iop_arduino/intr/s_axi_wdata',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M03_AXI_wdata'],\n",
      " 'iop_arduino_intr_s_axi_wready': ['iop_arduino/intr/s_axi_wready',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_wready'],\n",
      " 'iop_arduino_intr_s_axi_wstrb': ['iop_arduino/intr/s_axi_wstrb',\n",
      "                                  'iop_arduino/microblaze_0_axi_periph/M03_AXI_wstrb'],\n",
      " 'iop_arduino_intr_s_axi_wvalid': ['iop_arduino/intr/s_axi_wvalid',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/M03_AXI_wvalid'],\n",
      " 'iop_arduino_io_switch_miso0_i': ['iop_arduino/io_switch/miso0_i',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io1_i'],\n",
      " 'iop_arduino_io_switch_miso0_o': ['iop_arduino/io_switch/miso0_o',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io1_o'],\n",
      " 'iop_arduino_io_switch_miso0_t': ['iop_arduino/io_switch/miso0_t',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io1_t'],\n",
      " 'iop_arduino_io_switch_mosi0_i': ['iop_arduino/io_switch/mosi0_i',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io0_i'],\n",
      " 'iop_arduino_io_switch_mosi0_o': ['iop_arduino/io_switch/mosi0_o',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io0_o'],\n",
      " 'iop_arduino_io_switch_mosi0_t': ['iop_arduino/io_switch/mosi0_t',\n",
      "                                   'iop_arduino/spi_subsystem/spi_shared/io0_t'],\n",
      " 'iop_arduino_io_switch_s_axi_araddr': ['iop_arduino/io_switch/s_axi_araddr',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_araddr'],\n",
      " 'iop_arduino_io_switch_s_axi_arprot': ['iop_arduino/io_switch/s_axi_arprot',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_arprot'],\n",
      " 'iop_arduino_io_switch_s_axi_arready': ['iop_arduino/io_switch/s_axi_arready',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M02_AXI_arready'],\n",
      " 'iop_arduino_io_switch_s_axi_arvalid': ['iop_arduino/io_switch/s_axi_arvalid',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M02_AXI_arvalid'],\n",
      " 'iop_arduino_io_switch_s_axi_awaddr': ['iop_arduino/io_switch/s_axi_awaddr',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_awaddr'],\n",
      " 'iop_arduino_io_switch_s_axi_awprot': ['iop_arduino/io_switch/s_axi_awprot',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_awprot'],\n",
      " 'iop_arduino_io_switch_s_axi_awready': ['iop_arduino/io_switch/s_axi_awready',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M02_AXI_awready'],\n",
      " 'iop_arduino_io_switch_s_axi_awvalid': ['iop_arduino/io_switch/s_axi_awvalid',\n",
      "                                         'iop_arduino/microblaze_0_axi_periph/M02_AXI_awvalid'],\n",
      " 'iop_arduino_io_switch_s_axi_bready': ['iop_arduino/io_switch/s_axi_bready',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_bready'],\n",
      " 'iop_arduino_io_switch_s_axi_bresp': ['iop_arduino/io_switch/s_axi_bresp',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M02_AXI_bresp'],\n",
      " 'iop_arduino_io_switch_s_axi_bvalid': ['iop_arduino/io_switch/s_axi_bvalid',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_bvalid'],\n",
      " 'iop_arduino_io_switch_s_axi_rdata': ['iop_arduino/io_switch/s_axi_rdata',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M02_AXI_rdata'],\n",
      " 'iop_arduino_io_switch_s_axi_rready': ['iop_arduino/io_switch/s_axi_rready',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_rready'],\n",
      " 'iop_arduino_io_switch_s_axi_rresp': ['iop_arduino/io_switch/s_axi_rresp',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M02_AXI_rresp'],\n",
      " 'iop_arduino_io_switch_s_axi_rvalid': ['iop_arduino/io_switch/s_axi_rvalid',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_rvalid'],\n",
      " 'iop_arduino_io_switch_s_axi_wdata': ['iop_arduino/io_switch/s_axi_wdata',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M02_AXI_wdata'],\n",
      " 'iop_arduino_io_switch_s_axi_wready': ['iop_arduino/io_switch/s_axi_wready',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_wready'],\n",
      " 'iop_arduino_io_switch_s_axi_wstrb': ['iop_arduino/io_switch/s_axi_wstrb',\n",
      "                                       'iop_arduino/microblaze_0_axi_periph/M02_AXI_wstrb'],\n",
      " 'iop_arduino_io_switch_s_axi_wvalid': ['iop_arduino/io_switch/s_axi_wvalid',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M02_AXI_wvalid'],\n",
      " 'iop_arduino_io_switch_sck0_i': ['iop_arduino/io_switch/sck0_i',\n",
      "                                  'iop_arduino/spi_subsystem/spi_shared/sck_i'],\n",
      " 'iop_arduino_io_switch_sck0_o': ['iop_arduino/io_switch/sck0_o',\n",
      "                                  'iop_arduino/spi_subsystem/spi_shared/sck_o'],\n",
      " 'iop_arduino_io_switch_sck0_t': ['iop_arduino/io_switch/sck0_t',\n",
      "                                  'iop_arduino/spi_subsystem/spi_shared/sck_t'],\n",
      " 'iop_arduino_io_switch_ss0_o': ['iop_arduino/io_switch/ss0_o',\n",
      "                                 'iop_arduino/spi_subsystem/spi_shared/ss_o'],\n",
      " 'iop_arduino_io_switch_ss0_t': ['iop_arduino/io_switch/ss0_t',\n",
      "                                 'iop_arduino/spi_subsystem/spi_shared/ss_t'],\n",
      " 'iop_arduino_io_switch_timer_i': ['iop_arduino/io_switch/timer_i',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_0/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_1/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_2/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_3/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_4/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_5/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_6/Din',\n",
      "                                   'iop_arduino/timers_subsystem/mb3_timer_capture_7/Din'],\n",
      " 'iop_arduino_io_switch_uart0_rx_i': ['iop_arduino/io_switch/uart0_rx_i',\n",
      "                                      'iop_arduino/uartlite/rx'],\n",
      " 'iop_arduino_io_switch_uart0_tx_o': ['iop_arduino/io_switch/uart0_tx_o',\n",
      "                                      'iop_arduino/uartlite/tx'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_ABus': ['iop_arduino/lmb/dlmb_v10/LMB_ABus',\n",
      "                                       'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_ABus'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_AddrStrobe': ['iop_arduino/lmb/dlmb_v10/LMB_AddrStrobe',\n",
      "                                             'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_BE': ['iop_arduino/lmb/dlmb_v10/LMB_BE',\n",
      "                                     'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_BE'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_CE': ['iop_arduino/lmb/dlmb_v10/LMB_CE',\n",
      "                                     'iop_arduino/mb/DCE'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_ReadDBus': ['iop_arduino/lmb/dlmb_v10/LMB_ReadDBus',\n",
      "                                           'iop_arduino/mb/Data_Read'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_ReadStrobe': ['iop_arduino/lmb/dlmb_v10/LMB_ReadStrobe',\n",
      "                                             'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_Ready': ['iop_arduino/lmb/dlmb_v10/LMB_Ready',\n",
      "                                        'iop_arduino/mb/DReady'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_UE': ['iop_arduino/lmb/dlmb_v10/LMB_UE',\n",
      "                                     'iop_arduino/mb/DUE'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_Wait': ['iop_arduino/lmb/dlmb_v10/LMB_Wait',\n",
      "                                       'iop_arduino/mb/DWait'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_WriteDBus': ['iop_arduino/lmb/dlmb_v10/LMB_WriteDBus',\n",
      "                                            'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus'],\n",
      " 'iop_arduino_lmb_dlmb_v10_LMB_WriteStrobe': ['iop_arduino/lmb/dlmb_v10/LMB_WriteStrobe',\n",
      "                                              'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_ABus': ['iop_arduino/lmb/dlmb_v10/M_ABus',\n",
      "                                     'iop_arduino/mb/Data_Addr'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_AddrStrobe': ['iop_arduino/lmb/dlmb_v10/M_AddrStrobe',\n",
      "                                           'iop_arduino/mb/D_AS'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_BE': ['iop_arduino/lmb/dlmb_v10/M_BE',\n",
      "                                   'iop_arduino/mb/Byte_Enable'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_DBus': ['iop_arduino/lmb/dlmb_v10/M_DBus',\n",
      "                                     'iop_arduino/mb/Data_Write'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_ReadStrobe': ['iop_arduino/lmb/dlmb_v10/M_ReadStrobe',\n",
      "                                           'iop_arduino/mb/Read_Strobe'],\n",
      " 'iop_arduino_lmb_dlmb_v10_M_WriteStrobe': ['iop_arduino/lmb/dlmb_v10/M_WriteStrobe',\n",
      "                                            'iop_arduino/mb/Write_Strobe'],\n",
      " 'iop_arduino_lmb_dlmb_v10_Sl_CE': ['iop_arduino/lmb/dlmb_v10/Sl_CE',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_CE'],\n",
      " 'iop_arduino_lmb_dlmb_v10_Sl_DBus': ['iop_arduino/lmb/dlmb_v10/Sl_DBus',\n",
      "                                      'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_DBus'],\n",
      " 'iop_arduino_lmb_dlmb_v10_Sl_Ready': ['iop_arduino/lmb/dlmb_v10/Sl_Ready',\n",
      "                                       'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_Ready'],\n",
      " 'iop_arduino_lmb_dlmb_v10_Sl_UE': ['iop_arduino/lmb/dlmb_v10/Sl_UE',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_UE'],\n",
      " 'iop_arduino_lmb_dlmb_v10_Sl_Wait': ['iop_arduino/lmb/dlmb_v10/Sl_Wait',\n",
      "                                      'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_Wait'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_ABus': ['iop_arduino/lmb/ilmb_v10/LMB_ABus',\n",
      "                                       'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_ABus'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_AddrStrobe': ['iop_arduino/lmb/ilmb_v10/LMB_AddrStrobe',\n",
      "                                             'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_BE': ['iop_arduino/lmb/ilmb_v10/LMB_BE',\n",
      "                                     'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_BE'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_CE': ['iop_arduino/lmb/ilmb_v10/LMB_CE',\n",
      "                                     'iop_arduino/mb/ICE'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_ReadDBus': ['iop_arduino/lmb/ilmb_v10/LMB_ReadDBus',\n",
      "                                           'iop_arduino/mb/Instr'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_lmb_ilmb_v10_LMB_ReadStrobe': ['iop_arduino/lmb/ilmb_v10/LMB_ReadStrobe',\n",
      "                                             'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_Ready': ['iop_arduino/lmb/ilmb_v10/LMB_Ready',\n",
      "                                        'iop_arduino/mb/IReady'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_UE': ['iop_arduino/lmb/ilmb_v10/LMB_UE',\n",
      "                                     'iop_arduino/mb/IUE'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_Wait': ['iop_arduino/lmb/ilmb_v10/LMB_Wait',\n",
      "                                       'iop_arduino/mb/IWAIT'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_WriteDBus': ['iop_arduino/lmb/ilmb_v10/LMB_WriteDBus',\n",
      "                                            'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_WriteDBus'],\n",
      " 'iop_arduino_lmb_ilmb_v10_LMB_WriteStrobe': ['iop_arduino/lmb/ilmb_v10/LMB_WriteStrobe',\n",
      "                                              'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe'],\n",
      " 'iop_arduino_lmb_ilmb_v10_M_ABus': ['iop_arduino/lmb/ilmb_v10/M_ABus',\n",
      "                                     'iop_arduino/mb/Instr_Addr'],\n",
      " 'iop_arduino_lmb_ilmb_v10_M_AddrStrobe': ['iop_arduino/lmb/ilmb_v10/M_AddrStrobe',\n",
      "                                           'iop_arduino/mb/I_AS'],\n",
      " 'iop_arduino_lmb_ilmb_v10_M_ReadStrobe': ['iop_arduino/lmb/ilmb_v10/M_ReadStrobe',\n",
      "                                           'iop_arduino/mb/IFetch'],\n",
      " 'iop_arduino_lmb_ilmb_v10_Sl_CE': ['iop_arduino/lmb/ilmb_v10/Sl_CE',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_CE'],\n",
      " 'iop_arduino_lmb_ilmb_v10_Sl_DBus': ['iop_arduino/lmb/ilmb_v10/Sl_DBus',\n",
      "                                      'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_DBus'],\n",
      " 'iop_arduino_lmb_ilmb_v10_Sl_Ready': ['iop_arduino/lmb/ilmb_v10/Sl_Ready',\n",
      "                                       'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_Ready'],\n",
      " 'iop_arduino_lmb_ilmb_v10_Sl_UE': ['iop_arduino/lmb/ilmb_v10/Sl_UE',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_UE'],\n",
      " 'iop_arduino_lmb_ilmb_v10_Sl_Wait': ['iop_arduino/lmb/ilmb_v10/Sl_Wait',\n",
      "                                      'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_Wait'],\n",
      " 'iop_arduino_lmb_lmb_bram_addra': ['iop_arduino/lmb/lmb_bram/addra',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Addr_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_addrb': ['iop_arduino/lmb/lmb_bram/addrb',\n",
      "                                    'iop_arduino/mb_bram_ctrl/bram_addr_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_clka': ['iop_arduino/lmb/lmb_bram/clka',\n",
      "                                   'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_clkb': ['iop_arduino/lmb/lmb_bram/clkb',\n",
      "                                   'iop_arduino/mb_bram_ctrl/bram_clk_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_dina': ['iop_arduino/lmb/lmb_bram/dina',\n",
      "                                   'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Dout_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_dinb': ['iop_arduino/lmb/lmb_bram/dinb',\n",
      "                                   'iop_arduino/mb_bram_ctrl/bram_wrdata_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_douta': ['iop_arduino/lmb/lmb_bram/douta',\n",
      "                                    'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Din_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_doutb': ['iop_arduino/lmb/lmb_bram/doutb',\n",
      "                                    'iop_arduino/mb_bram_ctrl/bram_rddata_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_ena': ['iop_arduino/lmb/lmb_bram/ena',\n",
      "                                  'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_EN_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_enb': ['iop_arduino/lmb/lmb_bram/enb',\n",
      "                                  'iop_arduino/mb_bram_ctrl/bram_en_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_rsta': ['iop_arduino/lmb/lmb_bram/rsta',\n",
      "                                   'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Rst_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_rstb': ['iop_arduino/lmb/lmb_bram/rstb',\n",
      "                                   'iop_arduino/mb_bram_ctrl/bram_rst_a'],\n",
      " 'iop_arduino_lmb_lmb_bram_wea': ['iop_arduino/lmb/lmb_bram/wea',\n",
      "                                  'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_WEN_A'],\n",
      " 'iop_arduino_lmb_lmb_bram_web': ['iop_arduino/lmb/lmb_bram/web',\n",
      "                                  'iop_arduino/mb_bram_ctrl/bram_we_a'],\n",
      " 'iop_arduino_logic_1_dout': ['iop_arduino/dff_en_reset_vector_0/d',\n",
      "                              'iop_arduino/logic_1/dout',\n",
      "                              'iop_arduino/rst_clk_wiz_1_100M/ext_reset_in'],\n",
      " 'iop_arduino_mb_Dbg_Capture': ['iop_arduino/mb/Dbg_Capture',\n",
      "                                'mdm_1/Dbg_Capture_2'],\n",
      " 'iop_arduino_mb_Dbg_Clk': ['iop_arduino/mb/Dbg_Clk', 'mdm_1/Dbg_Clk_2'],\n",
      " 'iop_arduino_mb_Dbg_Disable': ['iop_arduino/mb/Dbg_Disable',\n",
      "                                'mdm_1/Dbg_Disable_2'],\n",
      " 'iop_arduino_mb_Dbg_Reg_En': ['iop_arduino/mb/Dbg_Reg_En',\n",
      "                               'mdm_1/Dbg_Reg_En_2'],\n",
      " 'iop_arduino_mb_Dbg_Shift': ['iop_arduino/mb/Dbg_Shift', 'mdm_1/Dbg_Shift_2'],\n",
      " 'iop_arduino_mb_Dbg_TDI': ['iop_arduino/mb/Dbg_TDI', 'mdm_1/Dbg_TDI_2'],\n",
      " 'iop_arduino_mb_Dbg_TDO': ['iop_arduino/mb/Dbg_TDO', 'mdm_1/Dbg_TDO_2'],\n",
      " 'iop_arduino_mb_Dbg_Update': ['iop_arduino/mb/Dbg_Update',\n",
      "                               'mdm_1/Dbg_Update_2'],\n",
      " 'iop_arduino_mb_Debug_Rst': ['iop_arduino/mb/Debug_Rst', 'mdm_1/Dbg_Rst_2'],\n",
      " 'iop_arduino_mb_M_AXI_DP_ARADDR': ['iop_arduino/mb/M_AXI_DP_ARADDR',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_araddr'],\n",
      " 'iop_arduino_mb_M_AXI_DP_ARPROT': ['iop_arduino/mb/M_AXI_DP_ARPROT',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_arprot'],\n",
      " 'iop_arduino_mb_M_AXI_DP_ARREADY': ['iop_arduino/mb/M_AXI_DP_ARREADY',\n",
      "                                     'iop_arduino/microblaze_0_axi_periph/S00_AXI_arready'],\n",
      " 'iop_arduino_mb_M_AXI_DP_ARVALID': ['iop_arduino/mb/M_AXI_DP_ARVALID',\n",
      "                                     'iop_arduino/microblaze_0_axi_periph/S00_AXI_arvalid'],\n",
      " 'iop_arduino_mb_M_AXI_DP_AWADDR': ['iop_arduino/mb/M_AXI_DP_AWADDR',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_awaddr'],\n",
      " 'iop_arduino_mb_M_AXI_DP_AWPROT': ['iop_arduino/mb/M_AXI_DP_AWPROT',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_awprot'],\n",
      " 'iop_arduino_mb_M_AXI_DP_AWREADY': ['iop_arduino/mb/M_AXI_DP_AWREADY',\n",
      "                                     'iop_arduino/microblaze_0_axi_periph/S00_AXI_awready'],\n",
      " 'iop_arduino_mb_M_AXI_DP_AWVALID': ['iop_arduino/mb/M_AXI_DP_AWVALID',\n",
      "                                     'iop_arduino/microblaze_0_axi_periph/S00_AXI_awvalid'],\n",
      " 'iop_arduino_mb_M_AXI_DP_BREADY': ['iop_arduino/mb/M_AXI_DP_BREADY',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_bready'],\n",
      " 'iop_arduino_mb_M_AXI_DP_BRESP': ['iop_arduino/mb/M_AXI_DP_BRESP',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/S00_AXI_bresp'],\n",
      " 'iop_arduino_mb_M_AXI_DP_BVALID': ['iop_arduino/mb/M_AXI_DP_BVALID',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_bvalid'],\n",
      " 'iop_arduino_mb_M_AXI_DP_RDATA': ['iop_arduino/mb/M_AXI_DP_RDATA',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/S00_AXI_rdata'],\n",
      " 'iop_arduino_mb_M_AXI_DP_RREADY': ['iop_arduino/mb/M_AXI_DP_RREADY',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_rready'],\n",
      " 'iop_arduino_mb_M_AXI_DP_RRESP': ['iop_arduino/mb/M_AXI_DP_RRESP',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/S00_AXI_rresp'],\n",
      " 'iop_arduino_mb_M_AXI_DP_RVALID': ['iop_arduino/mb/M_AXI_DP_RVALID',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_rvalid'],\n",
      " 'iop_arduino_mb_M_AXI_DP_WDATA': ['iop_arduino/mb/M_AXI_DP_WDATA',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/S00_AXI_wdata'],\n",
      " 'iop_arduino_mb_M_AXI_DP_WREADY': ['iop_arduino/mb/M_AXI_DP_WREADY',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_wready'],\n",
      " 'iop_arduino_mb_M_AXI_DP_WSTRB': ['iop_arduino/mb/M_AXI_DP_WSTRB',\n",
      "                                   'iop_arduino/microblaze_0_axi_periph/S00_AXI_wstrb'],\n",
      " 'iop_arduino_mb_M_AXI_DP_WVALID': ['iop_arduino/mb/M_AXI_DP_WVALID',\n",
      "                                    'iop_arduino/microblaze_0_axi_periph/S00_AXI_wvalid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_araddr': ['iop_arduino/mb_bram_ctrl/s_axi_araddr',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_araddr'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arburst': ['iop_arduino/mb_bram_ctrl/s_axi_arburst',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_arburst'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arcache': ['iop_arduino/mb_bram_ctrl/s_axi_arcache',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_arcache'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arid': ['iop_arduino/mb_bram_ctrl/s_axi_arid',\n",
      "                                         'ps7_0_axi_periph1/M02_AXI_arid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arlen': ['iop_arduino/mb_bram_ctrl/s_axi_arlen',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_arlen'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arlock': ['iop_arduino/mb_bram_ctrl/s_axi_arlock',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_arlock'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arprot': ['iop_arduino/mb_bram_ctrl/s_axi_arprot',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_arprot'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arready': ['iop_arduino/mb_bram_ctrl/s_axi_arready',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_arready'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arsize': ['iop_arduino/mb_bram_ctrl/s_axi_arsize',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_arsize'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_arvalid': ['iop_arduino/mb_bram_ctrl/s_axi_arvalid',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_arvalid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awaddr': ['iop_arduino/mb_bram_ctrl/s_axi_awaddr',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_awaddr'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awburst': ['iop_arduino/mb_bram_ctrl/s_axi_awburst',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_awburst'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awcache': ['iop_arduino/mb_bram_ctrl/s_axi_awcache',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_awcache'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awid': ['iop_arduino/mb_bram_ctrl/s_axi_awid',\n",
      "                                         'ps7_0_axi_periph1/M02_AXI_awid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_mb_bram_ctrl_s_axi_awlen': ['iop_arduino/mb_bram_ctrl/s_axi_awlen',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_awlen'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awlock': ['iop_arduino/mb_bram_ctrl/s_axi_awlock',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_awlock'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awprot': ['iop_arduino/mb_bram_ctrl/s_axi_awprot',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_awprot'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awready': ['iop_arduino/mb_bram_ctrl/s_axi_awready',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_awready'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awsize': ['iop_arduino/mb_bram_ctrl/s_axi_awsize',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_awsize'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_awvalid': ['iop_arduino/mb_bram_ctrl/s_axi_awvalid',\n",
      "                                            'ps7_0_axi_periph1/M02_AXI_awvalid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_bid': ['iop_arduino/mb_bram_ctrl/s_axi_bid',\n",
      "                                        'ps7_0_axi_periph1/M02_AXI_bid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_bready': ['iop_arduino/mb_bram_ctrl/s_axi_bready',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_bready'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_bresp': ['iop_arduino/mb_bram_ctrl/s_axi_bresp',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_bresp'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_bvalid': ['iop_arduino/mb_bram_ctrl/s_axi_bvalid',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_bvalid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rdata': ['iop_arduino/mb_bram_ctrl/s_axi_rdata',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_rdata'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rid': ['iop_arduino/mb_bram_ctrl/s_axi_rid',\n",
      "                                        'ps7_0_axi_periph1/M02_AXI_rid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rlast': ['iop_arduino/mb_bram_ctrl/s_axi_rlast',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_rlast'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rready': ['iop_arduino/mb_bram_ctrl/s_axi_rready',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_rready'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rresp': ['iop_arduino/mb_bram_ctrl/s_axi_rresp',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_rresp'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_rvalid': ['iop_arduino/mb_bram_ctrl/s_axi_rvalid',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_rvalid'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_wdata': ['iop_arduino/mb_bram_ctrl/s_axi_wdata',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_wdata'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_wlast': ['iop_arduino/mb_bram_ctrl/s_axi_wlast',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_wlast'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_wready': ['iop_arduino/mb_bram_ctrl/s_axi_wready',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_wready'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_wstrb': ['iop_arduino/mb_bram_ctrl/s_axi_wstrb',\n",
      "                                          'ps7_0_axi_periph1/M02_AXI_wstrb'],\n",
      " 'iop_arduino_mb_bram_ctrl_s_axi_wvalid': ['iop_arduino/mb_bram_ctrl/s_axi_wvalid',\n",
      "                                           'ps7_0_axi_periph1/M02_AXI_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_araddr',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_arready',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_direct/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_arvalid',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_direct/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_awaddr',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_awready',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_direct/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_awvalid',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_direct/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_bready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_bresp',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_bvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_rdata',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_rready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_rresp',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_rvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_wdata',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_wready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_wstrb',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M00_AXI_wvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_direct/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_araddr',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_arready',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_shared/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_arvalid',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_shared/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_awaddr',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_awready',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_shared/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_awvalid',\n",
      "                                                         'iop_arduino/spi_subsystem/spi_shared/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_bready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_bresp',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_bvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_rdata',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_rready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_rresp',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_rvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_wdata',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_wready',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_wstrb',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M06_AXI_wvalid',\n",
      "                                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_araddr',\n",
      "                                                        'iop_arduino/uartlite/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_arready',\n",
      "                                                         'iop_arduino/uartlite/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_arvalid',\n",
      "                                                         'iop_arduino/uartlite/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_awaddr',\n",
      "                                                        'iop_arduino/uartlite/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_awready',\n",
      "                                                         'iop_arduino/uartlite/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_awvalid',\n",
      "                                                         'iop_arduino/uartlite/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_bready',\n",
      "                                                        'iop_arduino/uartlite/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_bresp',\n",
      "                                                       'iop_arduino/uartlite/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_bvalid',\n",
      "                                                        'iop_arduino/uartlite/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_rdata',\n",
      "                                                       'iop_arduino/uartlite/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_rready',\n",
      "                                                        'iop_arduino/uartlite/s_axi_rready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_rresp',\n",
      "                                                       'iop_arduino/uartlite/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_rvalid',\n",
      "                                                        'iop_arduino/uartlite/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_wdata',\n",
      "                                                       'iop_arduino/uartlite/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_wready',\n",
      "                                                        'iop_arduino/uartlite/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_wstrb',\n",
      "                                                       'iop_arduino/uartlite/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M08_AXI_wvalid',\n",
      "                                                        'iop_arduino/uartlite/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_0/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_0/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_0/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_0/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M09_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_0/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_1/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_1/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_1/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_1/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M10_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_1/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_2/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_2/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_2/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_2/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M11_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_2/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_3/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_3/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_3/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_3/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_bvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M12_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_3/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_4/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_4/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_4/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_4/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M13_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_4/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_araddr',\n",
      "                                                        'iop_arduino/xadc/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_arready',\n",
      "                                                         'iop_arduino/xadc/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_arvalid',\n",
      "                                                         'iop_arduino/xadc/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_awaddr',\n",
      "                                                        'iop_arduino/xadc/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_awready',\n",
      "                                                         'iop_arduino/xadc/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_awvalid',\n",
      "                                                         'iop_arduino/xadc/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_bready',\n",
      "                                                        'iop_arduino/xadc/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_bresp',\n",
      "                                                       'iop_arduino/xadc/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_bvalid',\n",
      "                                                        'iop_arduino/xadc/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_rdata',\n",
      "                                                       'iop_arduino/xadc/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_rready',\n",
      "                                                        'iop_arduino/xadc/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_rresp',\n",
      "                                                       'iop_arduino/xadc/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_rvalid',\n",
      "                                                        'iop_arduino/xadc/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_wdata',\n",
      "                                                       'iop_arduino/xadc/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_wready',\n",
      "                                                        'iop_arduino/xadc/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_wstrb',\n",
      "                                                       'iop_arduino/xadc/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M15_AXI_wvalid',\n",
      "                                                        'iop_arduino/xadc/s_axi_wvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_araddr': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_araddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_araddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arready': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_arready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_5/s_axi_arready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arvalid': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_arvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_5/s_axi_arvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awaddr': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_awaddr',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_awaddr'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awready': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_awready',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_5/s_axi_awready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awvalid': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_awvalid',\n",
      "                                                         'iop_arduino/timers_subsystem/timer_5/s_axi_awvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bready': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_bready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_bready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bresp': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_bresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/s_axi_bresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bvalid': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_bvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_bvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rdata': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_rdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/s_axi_rdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rready': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_rready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_rready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rresp': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_rresp',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/s_axi_rresp'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rvalid': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_rvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_rvalid'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wdata': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_wdata',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/s_axi_wdata'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wready': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_wready',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_wready'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wstrb': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_wstrb',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/s_axi_wstrb'],\n",
      " 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wvalid': ['iop_arduino/microblaze_0_axi_periph/M16_AXI_wvalid',\n",
      "                                                        'iop_arduino/timers_subsystem/timer_5/s_axi_wvalid'],\n",
      " 'iop_arduino_rst_clk_wiz_1_100M_bus_struct_reset': ['iop_arduino/lmb/dlmb_v10/SYS_Rst',\n",
      "                                                     'iop_arduino/lmb/ilmb_v10/SYS_Rst',\n",
      "                                                     'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_Rst',\n",
      "                                                     'iop_arduino/rst_clk_wiz_1_100M/bus_struct_reset'],\n",
      " 'iop_arduino_rst_clk_wiz_1_100M_interconnect_aresetn': ['iop_arduino/microblaze_0_axi_periph/ARESETN',\n",
      "                                                         'iop_arduino/rst_clk_wiz_1_100M/interconnect_aresetn'],\n",
      " 'iop_arduino_rst_clk_wiz_1_100M_mb_reset': ['iop_arduino/mb/Reset',\n",
      "                                             'iop_arduino/rst_clk_wiz_1_100M/mb_reset'],\n",
      " 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn': ['axi_interconnect_0/S02_ARESETN',\n",
      "                                                       'iop_arduino/arduino_gpio/s_axi_aresetn',\n",
      "                                                       'iop_arduino/iic_direct/s_axi_aresetn',\n",
      "                                                       'iop_arduino/intc/s_axi_aresetn',\n",
      "                                                       'iop_arduino/io_switch/s_axi_aresetn',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/S00_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M00_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M01_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M02_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M03_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M04_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M05_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M06_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M07_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M10_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M11_ARESETN',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                       'iop_arduino/microblaze_0_axi_periph/M12_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M13_ARESETN',\n",
      "                                                       'iop_arduino/microblaze_0_axi_periph/M15_ARESETN',\n",
      "                                                       'iop_arduino/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/s_axi_aresetn',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/s_axi_aresetn'],\n",
      " 'iop_arduino_spi_subsystem_spi_direct_ip2intc_irpt': ['iop_arduino/interrupt_concat/In2',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_direct/ip2intc_irpt'],\n",
      " 'iop_arduino_spi_subsystem_spi_shared_ip2intc_irpt': ['iop_arduino/interrupt_concat/In3',\n",
      "                                                       'iop_arduino/spi_subsystem/spi_shared/ip2intc_irpt'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_0_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_0/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_0/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_1_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_1/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_1/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_2_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_2/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_2/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_3_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_3/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_3/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_4_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_4/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_4/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_5_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_5/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_5/capturetrig0'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_6_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_6/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_1/capturetrig1'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_capture_7_Dout': ['iop_arduino/timers_subsystem/mb3_timer_capture_7/Dout',\n",
      "                                                           'iop_arduino/timers_subsystem/timer_2/capturetrig1'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_generate_dout': ['iop_arduino/io_switch/timer_o',\n",
      "                                                          'iop_arduino/timers_subsystem/mb3_timer_generate/dout'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timer_pwm_dout': ['iop_arduino/io_switch/pwm_o',\n",
      "                                                     'iop_arduino/timers_subsystem/mb3_timer_pwm/dout'],\n",
      " 'iop_arduino_timers_subsystem_mb3_timers_interrupt_dout': ['iop_arduino/interrupt_concat/In0',\n",
      "                                                            'iop_arduino/timers_subsystem/mb3_timers_interrupt/dout'],\n",
      " 'iop_arduino_timers_subsystem_timer_0_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In0',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_0/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_0_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In0',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_0/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_0_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In0',\n",
      "                                               'iop_arduino/timers_subsystem/timer_0/pwm0'],\n",
      " 'iop_arduino_timers_subsystem_timer_1_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In1',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_1_generateout1': ['iop_arduino/timers_subsystem/mb3_timer_generate/In6',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_1/generateout1'],\n",
      " 'iop_arduino_timers_subsystem_timer_1_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In1',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_1/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_1_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In1',\n",
      "                                               'iop_arduino/timers_subsystem/timer_1/pwm0'],\n",
      " 'iop_arduino_timers_subsystem_timer_2_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In2',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_2_generateout1': ['iop_arduino/timers_subsystem/mb3_timer_generate/In7',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_2/generateout1'],\n",
      " 'iop_arduino_timers_subsystem_timer_2_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In2',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_2/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_2_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In2',\n",
      "                                               'iop_arduino/timers_subsystem/timer_2/pwm0'],\n",
      " 'iop_arduino_timers_subsystem_timer_3_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In3',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_3/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_3_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In3',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_3/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_3_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In3',\n",
      "                                               'iop_arduino/timers_subsystem/timer_3/pwm0'],\n",
      " 'iop_arduino_timers_subsystem_timer_4_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In4',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_4/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_4_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In4',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_4/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_4_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In4',\n",
      "                                               'iop_arduino/timers_subsystem/timer_4/pwm0'],\n",
      " 'iop_arduino_timers_subsystem_timer_5_generateout0': ['iop_arduino/timers_subsystem/mb3_timer_generate/In5',\n",
      "                                                       'iop_arduino/timers_subsystem/timer_5/generateout0'],\n",
      " 'iop_arduino_timers_subsystem_timer_5_interrupt': ['iop_arduino/timers_subsystem/mb3_timers_interrupt/In5',\n",
      "                                                    'iop_arduino/timers_subsystem/timer_5/interrupt'],\n",
      " 'iop_arduino_timers_subsystem_timer_5_pwm0': ['iop_arduino/timers_subsystem/mb3_timer_pwm/In5',\n",
      "                                               'iop_arduino/timers_subsystem/timer_5/pwm0'],\n",
      " 'iop_arduino_uartlite_interrupt': ['iop_arduino/interrupt_concat/In4',\n",
      "                                    'iop_arduino/uartlite/interrupt'],\n",
      " 'iop_interrupts_dout': ['concat_interrupts/In4', 'iop_interrupts/dout'],\n",
      " 'iop_pmoda_dff_en_reset_vector_0_q': ['iop_interrupts/In0',\n",
      "                                       'iop_pmoda/dff_en_reset_vector_0/q'],\n",
      " 'iop_pmoda_gpio_gpio_io_i': ['iop_pmoda/gpio/gpio_io_i',\n",
      "                              'iop_pmoda/io_switch/gpio_data_i'],\n",
      " 'iop_pmoda_gpio_gpio_io_o': ['iop_pmoda/gpio/gpio_io_o',\n",
      "                              'iop_pmoda/io_switch/gpio_data_o'],\n",
      " 'iop_pmoda_gpio_gpio_io_t': ['iop_pmoda/gpio/gpio_io_t',\n",
      "                              'iop_pmoda/io_switch/gpio_tri_o'],\n",
      " 'iop_pmoda_gpio_s_axi_araddr': ['iop_pmoda/gpio/s_axi_araddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_araddr'],\n",
      " 'iop_pmoda_gpio_s_axi_arready': ['iop_pmoda/gpio/s_axi_arready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M03_AXI_arready'],\n",
      " 'iop_pmoda_gpio_s_axi_arvalid': ['iop_pmoda/gpio/s_axi_arvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M03_AXI_arvalid'],\n",
      " 'iop_pmoda_gpio_s_axi_awaddr': ['iop_pmoda/gpio/s_axi_awaddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awaddr'],\n",
      " 'iop_pmoda_gpio_s_axi_awready': ['iop_pmoda/gpio/s_axi_awready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awready'],\n",
      " 'iop_pmoda_gpio_s_axi_awvalid': ['iop_pmoda/gpio/s_axi_awvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awvalid'],\n",
      " 'iop_pmoda_gpio_s_axi_bready': ['iop_pmoda/gpio/s_axi_bready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bready'],\n",
      " 'iop_pmoda_gpio_s_axi_bresp': ['iop_pmoda/gpio/s_axi_bresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bresp'],\n",
      " 'iop_pmoda_gpio_s_axi_bvalid': ['iop_pmoda/gpio/s_axi_bvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bvalid'],\n",
      " 'iop_pmoda_gpio_s_axi_rdata': ['iop_pmoda/gpio/s_axi_rdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rdata'],\n",
      " 'iop_pmoda_gpio_s_axi_rready': ['iop_pmoda/gpio/s_axi_rready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rready'],\n",
      " 'iop_pmoda_gpio_s_axi_rresp': ['iop_pmoda/gpio/s_axi_rresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rresp'],\n",
      " 'iop_pmoda_gpio_s_axi_rvalid': ['iop_pmoda/gpio/s_axi_rvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rvalid'],\n",
      " 'iop_pmoda_gpio_s_axi_wdata': ['iop_pmoda/gpio/s_axi_wdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wdata'],\n",
      " 'iop_pmoda_gpio_s_axi_wready': ['iop_pmoda/gpio/s_axi_wready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wready'],\n",
      " 'iop_pmoda_gpio_s_axi_wstrb': ['iop_pmoda/gpio/s_axi_wstrb',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wstrb'],\n",
      " 'iop_pmoda_gpio_s_axi_wvalid': ['iop_pmoda/gpio/s_axi_wvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wvalid'],\n",
      " 'iop_pmoda_iic_iic2intc_irpt': ['iop_pmoda/iic/iic2intc_irpt',\n",
      "                                 'iop_pmoda/intr_concat/In0'],\n",
      " 'iop_pmoda_iic_s_axi_araddr': ['iop_pmoda/iic/s_axi_araddr',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_araddr'],\n",
      " 'iop_pmoda_iic_s_axi_arready': ['iop_pmoda/iic/s_axi_arready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_arready'],\n",
      " 'iop_pmoda_iic_s_axi_arvalid': ['iop_pmoda/iic/s_axi_arvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_arvalid'],\n",
      " 'iop_pmoda_iic_s_axi_awaddr': ['iop_pmoda/iic/s_axi_awaddr',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awaddr'],\n",
      " 'iop_pmoda_iic_s_axi_awready': ['iop_pmoda/iic/s_axi_awready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awready'],\n",
      " 'iop_pmoda_iic_s_axi_awvalid': ['iop_pmoda/iic/s_axi_awvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awvalid'],\n",
      " 'iop_pmoda_iic_s_axi_bready': ['iop_pmoda/iic/s_axi_bready',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bready'],\n",
      " 'iop_pmoda_iic_s_axi_bresp': ['iop_pmoda/iic/s_axi_bresp',\n",
      "                               'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bresp'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda_iic_s_axi_bvalid': ['iop_pmoda/iic/s_axi_bvalid',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bvalid'],\n",
      " 'iop_pmoda_iic_s_axi_rdata': ['iop_pmoda/iic/s_axi_rdata',\n",
      "                               'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rdata'],\n",
      " 'iop_pmoda_iic_s_axi_rready': ['iop_pmoda/iic/s_axi_rready',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rready'],\n",
      " 'iop_pmoda_iic_s_axi_rresp': ['iop_pmoda/iic/s_axi_rresp',\n",
      "                               'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rresp'],\n",
      " 'iop_pmoda_iic_s_axi_rvalid': ['iop_pmoda/iic/s_axi_rvalid',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rvalid'],\n",
      " 'iop_pmoda_iic_s_axi_wdata': ['iop_pmoda/iic/s_axi_wdata',\n",
      "                               'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wdata'],\n",
      " 'iop_pmoda_iic_s_axi_wready': ['iop_pmoda/iic/s_axi_wready',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wready'],\n",
      " 'iop_pmoda_iic_s_axi_wstrb': ['iop_pmoda/iic/s_axi_wstrb',\n",
      "                               'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wstrb'],\n",
      " 'iop_pmoda_iic_s_axi_wvalid': ['iop_pmoda/iic/s_axi_wvalid',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wvalid'],\n",
      " 'iop_pmoda_iic_scl_i': ['iop_pmoda/iic/scl_i', 'iop_pmoda/io_switch/scl0_i'],\n",
      " 'iop_pmoda_iic_scl_o': ['iop_pmoda/iic/scl_o', 'iop_pmoda/io_switch/scl0_o'],\n",
      " 'iop_pmoda_iic_scl_t': ['iop_pmoda/iic/scl_t', 'iop_pmoda/io_switch/scl0_t'],\n",
      " 'iop_pmoda_iic_sda_i': ['iop_pmoda/iic/sda_i', 'iop_pmoda/io_switch/sda0_i'],\n",
      " 'iop_pmoda_iic_sda_o': ['iop_pmoda/iic/sda_o', 'iop_pmoda/io_switch/sda0_o'],\n",
      " 'iop_pmoda_iic_sda_t': ['iop_pmoda/iic/sda_t', 'iop_pmoda/io_switch/sda0_t'],\n",
      " 'iop_pmoda_intc_irq': ['iop_pmoda/intc/irq', 'iop_pmoda/mb/Interrupt'],\n",
      " 'iop_pmoda_intc_s_axi_araddr': ['iop_pmoda/intc/s_axi_araddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_araddr'],\n",
      " 'iop_pmoda_intc_s_axi_arready': ['iop_pmoda/intc/s_axi_arready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M05_AXI_arready'],\n",
      " 'iop_pmoda_intc_s_axi_arvalid': ['iop_pmoda/intc/s_axi_arvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M05_AXI_arvalid'],\n",
      " 'iop_pmoda_intc_s_axi_awaddr': ['iop_pmoda/intc/s_axi_awaddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awaddr'],\n",
      " 'iop_pmoda_intc_s_axi_awready': ['iop_pmoda/intc/s_axi_awready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awready'],\n",
      " 'iop_pmoda_intc_s_axi_awvalid': ['iop_pmoda/intc/s_axi_awvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awvalid'],\n",
      " 'iop_pmoda_intc_s_axi_bready': ['iop_pmoda/intc/s_axi_bready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bready'],\n",
      " 'iop_pmoda_intc_s_axi_bresp': ['iop_pmoda/intc/s_axi_bresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bresp'],\n",
      " 'iop_pmoda_intc_s_axi_bvalid': ['iop_pmoda/intc/s_axi_bvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bvalid'],\n",
      " 'iop_pmoda_intc_s_axi_rdata': ['iop_pmoda/intc/s_axi_rdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rdata'],\n",
      " 'iop_pmoda_intc_s_axi_rready': ['iop_pmoda/intc/s_axi_rready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rready'],\n",
      " 'iop_pmoda_intc_s_axi_rresp': ['iop_pmoda/intc/s_axi_rresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rresp'],\n",
      " 'iop_pmoda_intc_s_axi_rvalid': ['iop_pmoda/intc/s_axi_rvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rvalid'],\n",
      " 'iop_pmoda_intc_s_axi_wdata': ['iop_pmoda/intc/s_axi_wdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wdata'],\n",
      " 'iop_pmoda_intc_s_axi_wready': ['iop_pmoda/intc/s_axi_wready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wready'],\n",
      " 'iop_pmoda_intc_s_axi_wstrb': ['iop_pmoda/intc/s_axi_wstrb',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wstrb'],\n",
      " 'iop_pmoda_intc_s_axi_wvalid': ['iop_pmoda/intc/s_axi_wvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wvalid'],\n",
      " 'iop_pmoda_intr_concat_dout': ['iop_pmoda/intc/intr',\n",
      "                                'iop_pmoda/intr_concat/dout'],\n",
      " 'iop_pmoda_intr_gpio_io_o': ['iop_pmoda/dff_en_reset_vector_0/en',\n",
      "                              'iop_pmoda/intr/gpio_io_o'],\n",
      " 'iop_pmoda_intr_s_axi_araddr': ['iop_pmoda/intr/s_axi_araddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_araddr'],\n",
      " 'iop_pmoda_intr_s_axi_arready': ['iop_pmoda/intr/s_axi_arready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M06_AXI_arready'],\n",
      " 'iop_pmoda_intr_s_axi_arvalid': ['iop_pmoda/intr/s_axi_arvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M06_AXI_arvalid'],\n",
      " 'iop_pmoda_intr_s_axi_awaddr': ['iop_pmoda/intr/s_axi_awaddr',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awaddr'],\n",
      " 'iop_pmoda_intr_s_axi_awready': ['iop_pmoda/intr/s_axi_awready',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awready'],\n",
      " 'iop_pmoda_intr_s_axi_awvalid': ['iop_pmoda/intr/s_axi_awvalid',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awvalid'],\n",
      " 'iop_pmoda_intr_s_axi_bready': ['iop_pmoda/intr/s_axi_bready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bready'],\n",
      " 'iop_pmoda_intr_s_axi_bresp': ['iop_pmoda/intr/s_axi_bresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bresp'],\n",
      " 'iop_pmoda_intr_s_axi_bvalid': ['iop_pmoda/intr/s_axi_bvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bvalid'],\n",
      " 'iop_pmoda_intr_s_axi_rdata': ['iop_pmoda/intr/s_axi_rdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rdata'],\n",
      " 'iop_pmoda_intr_s_axi_rready': ['iop_pmoda/intr/s_axi_rready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rready'],\n",
      " 'iop_pmoda_intr_s_axi_rresp': ['iop_pmoda/intr/s_axi_rresp',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rresp'],\n",
      " 'iop_pmoda_intr_s_axi_rvalid': ['iop_pmoda/intr/s_axi_rvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rvalid'],\n",
      " 'iop_pmoda_intr_s_axi_wdata': ['iop_pmoda/intr/s_axi_wdata',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wdata'],\n",
      " 'iop_pmoda_intr_s_axi_wready': ['iop_pmoda/intr/s_axi_wready',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wready'],\n",
      " 'iop_pmoda_intr_s_axi_wstrb': ['iop_pmoda/intr/s_axi_wstrb',\n",
      "                                'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wstrb'],\n",
      " 'iop_pmoda_intr_s_axi_wvalid': ['iop_pmoda/intr/s_axi_wvalid',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wvalid'],\n",
      " 'iop_pmoda_io_switch_io_data_i': ['iop_pmoda/io_switch/io_data_i',\n",
      "                                   'wire_distribution_network/distributor_pmoda/gpio_i_i'],\n",
      " 'iop_pmoda_io_switch_io_data_o': ['iop_pmoda/io_switch/io_data_o',\n",
      "                                   'wire_distribution_network/distributor_pmoda/gpio_i_o'],\n",
      " 'iop_pmoda_io_switch_io_tri_o': ['iop_pmoda/io_switch/io_tri_o',\n",
      "                                  'wire_distribution_network/distributor_pmoda/gpio_i_t'],\n",
      " 'iop_pmoda_io_switch_miso0_i': ['iop_pmoda/io_switch/miso0_i',\n",
      "                                 'iop_pmoda/spi/io1_i'],\n",
      " 'iop_pmoda_io_switch_miso0_o': ['iop_pmoda/io_switch/miso0_o',\n",
      "                                 'iop_pmoda/spi/io1_o'],\n",
      " 'iop_pmoda_io_switch_miso0_t': ['iop_pmoda/io_switch/miso0_t',\n",
      "                                 'iop_pmoda/spi/io1_t'],\n",
      " 'iop_pmoda_io_switch_mosi0_i': ['iop_pmoda/io_switch/mosi0_i',\n",
      "                                 'iop_pmoda/spi/io0_i'],\n",
      " 'iop_pmoda_io_switch_mosi0_o': ['iop_pmoda/io_switch/mosi0_o',\n",
      "                                 'iop_pmoda/spi/io0_o'],\n",
      " 'iop_pmoda_io_switch_mosi0_t': ['iop_pmoda/io_switch/mosi0_t',\n",
      "                                 'iop_pmoda/spi/io0_t'],\n",
      " 'iop_pmoda_io_switch_s_axi_araddr': ['iop_pmoda/io_switch/s_axi_araddr',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_araddr'],\n",
      " 'iop_pmoda_io_switch_s_axi_arprot': ['iop_pmoda/io_switch/s_axi_arprot',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arprot'],\n",
      " 'iop_pmoda_io_switch_s_axi_arready': ['iop_pmoda/io_switch/s_axi_arready',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arready'],\n",
      " 'iop_pmoda_io_switch_s_axi_arvalid': ['iop_pmoda/io_switch/s_axi_arvalid',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arvalid'],\n",
      " 'iop_pmoda_io_switch_s_axi_awaddr': ['iop_pmoda/io_switch/s_axi_awaddr',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awaddr'],\n",
      " 'iop_pmoda_io_switch_s_axi_awprot': ['iop_pmoda/io_switch/s_axi_awprot',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awprot'],\n",
      " 'iop_pmoda_io_switch_s_axi_awready': ['iop_pmoda/io_switch/s_axi_awready',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awready'],\n",
      " 'iop_pmoda_io_switch_s_axi_awvalid': ['iop_pmoda/io_switch/s_axi_awvalid',\n",
      "                                       'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awvalid'],\n",
      " 'iop_pmoda_io_switch_s_axi_bready': ['iop_pmoda/io_switch/s_axi_bready',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bready'],\n",
      " 'iop_pmoda_io_switch_s_axi_bresp': ['iop_pmoda/io_switch/s_axi_bresp',\n",
      "                                     'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bresp'],\n",
      " 'iop_pmoda_io_switch_s_axi_bvalid': ['iop_pmoda/io_switch/s_axi_bvalid',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda_io_switch_s_axi_rdata': ['iop_pmoda/io_switch/s_axi_rdata',\n",
      "                                     'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rdata'],\n",
      " 'iop_pmoda_io_switch_s_axi_rready': ['iop_pmoda/io_switch/s_axi_rready',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rready'],\n",
      " 'iop_pmoda_io_switch_s_axi_rresp': ['iop_pmoda/io_switch/s_axi_rresp',\n",
      "                                     'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rresp'],\n",
      " 'iop_pmoda_io_switch_s_axi_rvalid': ['iop_pmoda/io_switch/s_axi_rvalid',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rvalid'],\n",
      " 'iop_pmoda_io_switch_s_axi_wdata': ['iop_pmoda/io_switch/s_axi_wdata',\n",
      "                                     'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wdata'],\n",
      " 'iop_pmoda_io_switch_s_axi_wready': ['iop_pmoda/io_switch/s_axi_wready',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wready'],\n",
      " 'iop_pmoda_io_switch_s_axi_wstrb': ['iop_pmoda/io_switch/s_axi_wstrb',\n",
      "                                     'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wstrb'],\n",
      " 'iop_pmoda_io_switch_s_axi_wvalid': ['iop_pmoda/io_switch/s_axi_wvalid',\n",
      "                                      'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wvalid'],\n",
      " 'iop_pmoda_io_switch_sck0_i': ['iop_pmoda/io_switch/sck0_i',\n",
      "                                'iop_pmoda/spi/sck_i'],\n",
      " 'iop_pmoda_io_switch_sck0_o': ['iop_pmoda/io_switch/sck0_o',\n",
      "                                'iop_pmoda/spi/sck_o'],\n",
      " 'iop_pmoda_io_switch_sck0_t': ['iop_pmoda/io_switch/sck0_t',\n",
      "                                'iop_pmoda/spi/sck_t'],\n",
      " 'iop_pmoda_io_switch_ss0_o': ['iop_pmoda/io_switch/ss0_o',\n",
      "                               'iop_pmoda/spi/ss_o'],\n",
      " 'iop_pmoda_io_switch_ss0_t': ['iop_pmoda/io_switch/ss0_t',\n",
      "                               'iop_pmoda/spi/ss_t'],\n",
      " 'iop_pmoda_io_switch_timer_i': ['iop_pmoda/io_switch/timer_i',\n",
      "                                 'iop_pmoda/timer/capturetrig0'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_ABus': ['iop_pmoda/lmb/dlmb_v10/LMB_ABus',\n",
      "                                     'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_ABus'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_AddrStrobe': ['iop_pmoda/lmb/dlmb_v10/LMB_AddrStrobe',\n",
      "                                           'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_BE': ['iop_pmoda/lmb/dlmb_v10/LMB_BE',\n",
      "                                   'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_BE'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_CE': ['iop_pmoda/lmb/dlmb_v10/LMB_CE',\n",
      "                                   'iop_pmoda/mb/DCE'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_ReadDBus': ['iop_pmoda/lmb/dlmb_v10/LMB_ReadDBus',\n",
      "                                         'iop_pmoda/mb/Data_Read'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_ReadStrobe': ['iop_pmoda/lmb/dlmb_v10/LMB_ReadStrobe',\n",
      "                                           'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_Ready': ['iop_pmoda/lmb/dlmb_v10/LMB_Ready',\n",
      "                                      'iop_pmoda/mb/DReady'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_UE': ['iop_pmoda/lmb/dlmb_v10/LMB_UE',\n",
      "                                   'iop_pmoda/mb/DUE'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_Wait': ['iop_pmoda/lmb/dlmb_v10/LMB_Wait',\n",
      "                                     'iop_pmoda/mb/DWait'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_WriteDBus': ['iop_pmoda/lmb/dlmb_v10/LMB_WriteDBus',\n",
      "                                          'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_LMB_WriteStrobe': ['iop_pmoda/lmb/dlmb_v10/LMB_WriteStrobe',\n",
      "                                            'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_ABus': ['iop_pmoda/lmb/dlmb_v10/M_ABus',\n",
      "                                   'iop_pmoda/mb/Data_Addr'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_AddrStrobe': ['iop_pmoda/lmb/dlmb_v10/M_AddrStrobe',\n",
      "                                         'iop_pmoda/mb/D_AS'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_BE': ['iop_pmoda/lmb/dlmb_v10/M_BE',\n",
      "                                 'iop_pmoda/mb/Byte_Enable'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_DBus': ['iop_pmoda/lmb/dlmb_v10/M_DBus',\n",
      "                                   'iop_pmoda/mb/Data_Write'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_ReadStrobe': ['iop_pmoda/lmb/dlmb_v10/M_ReadStrobe',\n",
      "                                         'iop_pmoda/mb/Read_Strobe'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_M_WriteStrobe': ['iop_pmoda/lmb/dlmb_v10/M_WriteStrobe',\n",
      "                                          'iop_pmoda/mb/Write_Strobe'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_Sl_CE': ['iop_pmoda/lmb/dlmb_v10/Sl_CE',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_CE'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_Sl_DBus': ['iop_pmoda/lmb/dlmb_v10/Sl_DBus',\n",
      "                                    'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_DBus'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_Sl_Ready': ['iop_pmoda/lmb/dlmb_v10/Sl_Ready',\n",
      "                                     'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_Ready'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_Sl_UE': ['iop_pmoda/lmb/dlmb_v10/Sl_UE',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_UE'],\n",
      " 'iop_pmoda_lmb_dlmb_v10_Sl_Wait': ['iop_pmoda/lmb/dlmb_v10/Sl_Wait',\n",
      "                                    'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_Wait'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_ABus': ['iop_pmoda/lmb/ilmb_v10/LMB_ABus',\n",
      "                                     'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_ABus'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_AddrStrobe': ['iop_pmoda/lmb/ilmb_v10/LMB_AddrStrobe',\n",
      "                                           'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_BE': ['iop_pmoda/lmb/ilmb_v10/LMB_BE',\n",
      "                                   'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_BE'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_CE': ['iop_pmoda/lmb/ilmb_v10/LMB_CE',\n",
      "                                   'iop_pmoda/mb/ICE'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_ReadDBus': ['iop_pmoda/lmb/ilmb_v10/LMB_ReadDBus',\n",
      "                                         'iop_pmoda/mb/Instr'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_ReadStrobe': ['iop_pmoda/lmb/ilmb_v10/LMB_ReadStrobe',\n",
      "                                           'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_Ready': ['iop_pmoda/lmb/ilmb_v10/LMB_Ready',\n",
      "                                      'iop_pmoda/mb/IReady'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_UE': ['iop_pmoda/lmb/ilmb_v10/LMB_UE',\n",
      "                                   'iop_pmoda/mb/IUE'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_Wait': ['iop_pmoda/lmb/ilmb_v10/LMB_Wait',\n",
      "                                     'iop_pmoda/mb/IWAIT'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_WriteDBus': ['iop_pmoda/lmb/ilmb_v10/LMB_WriteDBus',\n",
      "                                          'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_WriteDBus'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_LMB_WriteStrobe': ['iop_pmoda/lmb/ilmb_v10/LMB_WriteStrobe',\n",
      "                                            'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_M_ABus': ['iop_pmoda/lmb/ilmb_v10/M_ABus',\n",
      "                                   'iop_pmoda/mb/Instr_Addr'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_M_AddrStrobe': ['iop_pmoda/lmb/ilmb_v10/M_AddrStrobe',\n",
      "                                         'iop_pmoda/mb/I_AS'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_M_ReadStrobe': ['iop_pmoda/lmb/ilmb_v10/M_ReadStrobe',\n",
      "                                         'iop_pmoda/mb/IFetch'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_Sl_CE': ['iop_pmoda/lmb/ilmb_v10/Sl_CE',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_CE'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_Sl_DBus': ['iop_pmoda/lmb/ilmb_v10/Sl_DBus',\n",
      "                                    'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_DBus'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_Sl_Ready': ['iop_pmoda/lmb/ilmb_v10/Sl_Ready',\n",
      "                                     'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_Ready'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_Sl_UE': ['iop_pmoda/lmb/ilmb_v10/Sl_UE',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_UE'],\n",
      " 'iop_pmoda_lmb_ilmb_v10_Sl_Wait': ['iop_pmoda/lmb/ilmb_v10/Sl_Wait',\n",
      "                                    'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_Wait'],\n",
      " 'iop_pmoda_lmb_lmb_bram_addra': ['iop_pmoda/lmb/lmb_bram/addra',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Addr_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_addrb': ['iop_pmoda/lmb/lmb_bram/addrb',\n",
      "                                  'iop_pmoda/mb_bram_ctrl/bram_addr_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_clka': ['iop_pmoda/lmb/lmb_bram/clka',\n",
      "                                 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_clkb': ['iop_pmoda/lmb/lmb_bram/clkb',\n",
      "                                 'iop_pmoda/mb_bram_ctrl/bram_clk_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_dina': ['iop_pmoda/lmb/lmb_bram/dina',\n",
      "                                 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Dout_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_dinb': ['iop_pmoda/lmb/lmb_bram/dinb',\n",
      "                                 'iop_pmoda/mb_bram_ctrl/bram_wrdata_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_douta': ['iop_pmoda/lmb/lmb_bram/douta',\n",
      "                                  'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Din_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_doutb': ['iop_pmoda/lmb/lmb_bram/doutb',\n",
      "                                  'iop_pmoda/mb_bram_ctrl/bram_rddata_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_ena': ['iop_pmoda/lmb/lmb_bram/ena',\n",
      "                                'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_EN_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_enb': ['iop_pmoda/lmb/lmb_bram/enb',\n",
      "                                'iop_pmoda/mb_bram_ctrl/bram_en_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_rsta': ['iop_pmoda/lmb/lmb_bram/rsta',\n",
      "                                 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Rst_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_rstb': ['iop_pmoda/lmb/lmb_bram/rstb',\n",
      "                                 'iop_pmoda/mb_bram_ctrl/bram_rst_a'],\n",
      " 'iop_pmoda_lmb_lmb_bram_wea': ['iop_pmoda/lmb/lmb_bram/wea',\n",
      "                                'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_WEN_A'],\n",
      " 'iop_pmoda_lmb_lmb_bram_web': ['iop_pmoda/lmb/lmb_bram/web',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                'iop_pmoda/mb_bram_ctrl/bram_we_a'],\n",
      " 'iop_pmoda_logic_1_dout': ['iop_pmoda/dff_en_reset_vector_0/d',\n",
      "                            'iop_pmoda/logic_1/dout',\n",
      "                            'iop_pmoda/rst_clk_wiz_1_100M/ext_reset_in'],\n",
      " 'iop_pmoda_mb_Dbg_Capture': ['iop_pmoda/mb/Dbg_Capture',\n",
      "                              'mdm_1/Dbg_Capture_0'],\n",
      " 'iop_pmoda_mb_Dbg_Clk': ['iop_pmoda/mb/Dbg_Clk', 'mdm_1/Dbg_Clk_0'],\n",
      " 'iop_pmoda_mb_Dbg_Disable': ['iop_pmoda/mb/Dbg_Disable',\n",
      "                              'mdm_1/Dbg_Disable_0'],\n",
      " 'iop_pmoda_mb_Dbg_Reg_En': ['iop_pmoda/mb/Dbg_Reg_En', 'mdm_1/Dbg_Reg_En_0'],\n",
      " 'iop_pmoda_mb_Dbg_Shift': ['iop_pmoda/mb/Dbg_Shift', 'mdm_1/Dbg_Shift_0'],\n",
      " 'iop_pmoda_mb_Dbg_TDI': ['iop_pmoda/mb/Dbg_TDI', 'mdm_1/Dbg_TDI_0'],\n",
      " 'iop_pmoda_mb_Dbg_TDO': ['iop_pmoda/mb/Dbg_TDO', 'mdm_1/Dbg_TDO_0'],\n",
      " 'iop_pmoda_mb_Dbg_Update': ['iop_pmoda/mb/Dbg_Update', 'mdm_1/Dbg_Update_0'],\n",
      " 'iop_pmoda_mb_Debug_Rst': ['iop_pmoda/mb/Debug_Rst', 'mdm_1/Dbg_Rst_0'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_ARADDR': ['iop_pmoda/mb/M_AXI_DP_ARADDR',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_araddr'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_ARPROT': ['iop_pmoda/mb/M_AXI_DP_ARPROT',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arprot'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_ARREADY': ['iop_pmoda/mb/M_AXI_DP_ARREADY',\n",
      "                                   'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arready'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_ARVALID': ['iop_pmoda/mb/M_AXI_DP_ARVALID',\n",
      "                                   'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arvalid'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_AWADDR': ['iop_pmoda/mb/M_AXI_DP_AWADDR',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awaddr'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_AWPROT': ['iop_pmoda/mb/M_AXI_DP_AWPROT',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awprot'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_AWREADY': ['iop_pmoda/mb/M_AXI_DP_AWREADY',\n",
      "                                   'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awready'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_AWVALID': ['iop_pmoda/mb/M_AXI_DP_AWVALID',\n",
      "                                   'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awvalid'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_BREADY': ['iop_pmoda/mb/M_AXI_DP_BREADY',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bready'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_BRESP': ['iop_pmoda/mb/M_AXI_DP_BRESP',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bresp'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_BVALID': ['iop_pmoda/mb/M_AXI_DP_BVALID',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bvalid'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_RDATA': ['iop_pmoda/mb/M_AXI_DP_RDATA',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rdata'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_RREADY': ['iop_pmoda/mb/M_AXI_DP_RREADY',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rready'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_RRESP': ['iop_pmoda/mb/M_AXI_DP_RRESP',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rresp'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_RVALID': ['iop_pmoda/mb/M_AXI_DP_RVALID',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rvalid'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_WDATA': ['iop_pmoda/mb/M_AXI_DP_WDATA',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wdata'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_WREADY': ['iop_pmoda/mb/M_AXI_DP_WREADY',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wready'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_WSTRB': ['iop_pmoda/mb/M_AXI_DP_WSTRB',\n",
      "                                 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wstrb'],\n",
      " 'iop_pmoda_mb_M_AXI_DP_WVALID': ['iop_pmoda/mb/M_AXI_DP_WVALID',\n",
      "                                  'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wvalid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_araddr': ['iop_pmoda/mb_bram_ctrl/s_axi_araddr',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_araddr'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arburst': ['iop_pmoda/mb_bram_ctrl/s_axi_arburst',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_arburst'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arcache': ['iop_pmoda/mb_bram_ctrl/s_axi_arcache',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_arcache'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arid': ['iop_pmoda/mb_bram_ctrl/s_axi_arid',\n",
      "                                       'ps7_0_axi_periph1/M00_AXI_arid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arlen': ['iop_pmoda/mb_bram_ctrl/s_axi_arlen',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_arlen'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arlock': ['iop_pmoda/mb_bram_ctrl/s_axi_arlock',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_arlock'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arprot': ['iop_pmoda/mb_bram_ctrl/s_axi_arprot',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_arprot'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arready': ['iop_pmoda/mb_bram_ctrl/s_axi_arready',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_arready'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arsize': ['iop_pmoda/mb_bram_ctrl/s_axi_arsize',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_arsize'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_arvalid': ['iop_pmoda/mb_bram_ctrl/s_axi_arvalid',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_arvalid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awaddr': ['iop_pmoda/mb_bram_ctrl/s_axi_awaddr',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_awaddr'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awburst': ['iop_pmoda/mb_bram_ctrl/s_axi_awburst',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_awburst'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awcache': ['iop_pmoda/mb_bram_ctrl/s_axi_awcache',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_awcache'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awid': ['iop_pmoda/mb_bram_ctrl/s_axi_awid',\n",
      "                                       'ps7_0_axi_periph1/M00_AXI_awid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awlen': ['iop_pmoda/mb_bram_ctrl/s_axi_awlen',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_awlen'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awlock': ['iop_pmoda/mb_bram_ctrl/s_axi_awlock',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_awlock'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awprot': ['iop_pmoda/mb_bram_ctrl/s_axi_awprot',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_awprot'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awready': ['iop_pmoda/mb_bram_ctrl/s_axi_awready',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_awready'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awsize': ['iop_pmoda/mb_bram_ctrl/s_axi_awsize',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_awsize'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_awvalid': ['iop_pmoda/mb_bram_ctrl/s_axi_awvalid',\n",
      "                                          'ps7_0_axi_periph1/M00_AXI_awvalid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_bid': ['iop_pmoda/mb_bram_ctrl/s_axi_bid',\n",
      "                                      'ps7_0_axi_periph1/M00_AXI_bid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_bready': ['iop_pmoda/mb_bram_ctrl/s_axi_bready',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_bready'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_bresp': ['iop_pmoda/mb_bram_ctrl/s_axi_bresp',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_bresp'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_bvalid': ['iop_pmoda/mb_bram_ctrl/s_axi_bvalid',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_bvalid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rdata': ['iop_pmoda/mb_bram_ctrl/s_axi_rdata',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_rdata'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rid': ['iop_pmoda/mb_bram_ctrl/s_axi_rid',\n",
      "                                      'ps7_0_axi_periph1/M00_AXI_rid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rlast': ['iop_pmoda/mb_bram_ctrl/s_axi_rlast',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_rlast'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rready': ['iop_pmoda/mb_bram_ctrl/s_axi_rready',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_rready'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rresp': ['iop_pmoda/mb_bram_ctrl/s_axi_rresp',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_rresp'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_rvalid': ['iop_pmoda/mb_bram_ctrl/s_axi_rvalid',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_rvalid'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_wdata': ['iop_pmoda/mb_bram_ctrl/s_axi_wdata',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_wdata'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_wlast': ['iop_pmoda/mb_bram_ctrl/s_axi_wlast',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_wlast'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_wready': ['iop_pmoda/mb_bram_ctrl/s_axi_wready',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_wready'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_wstrb': ['iop_pmoda/mb_bram_ctrl/s_axi_wstrb',\n",
      "                                        'ps7_0_axi_periph1/M00_AXI_wstrb'],\n",
      " 'iop_pmoda_mb_bram_ctrl_s_axi_wvalid': ['iop_pmoda/mb_bram_ctrl/s_axi_wvalid',\n",
      "                                         'ps7_0_axi_periph1/M00_AXI_wvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_araddr': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_araddr',\n",
      "                                                      'iop_pmoda/spi/s_axi_araddr'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arready': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_arready',\n",
      "                                                       'iop_pmoda/spi/s_axi_arready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arvalid': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_arvalid',\n",
      "                                                       'iop_pmoda/spi/s_axi_arvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awaddr': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_awaddr',\n",
      "                                                      'iop_pmoda/spi/s_axi_awaddr'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awready': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_awready',\n",
      "                                                       'iop_pmoda/spi/s_axi_awready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awvalid': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_awvalid',\n",
      "                                                       'iop_pmoda/spi/s_axi_awvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bready': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_bready',\n",
      "                                                      'iop_pmoda/spi/s_axi_bready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bresp': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_bresp',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                     'iop_pmoda/spi/s_axi_bresp'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bvalid': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_bvalid',\n",
      "                                                      'iop_pmoda/spi/s_axi_bvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rdata': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_rdata',\n",
      "                                                     'iop_pmoda/spi/s_axi_rdata'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rready': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_rready',\n",
      "                                                      'iop_pmoda/spi/s_axi_rready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rresp': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_rresp',\n",
      "                                                     'iop_pmoda/spi/s_axi_rresp'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rvalid': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_rvalid',\n",
      "                                                      'iop_pmoda/spi/s_axi_rvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wdata': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_wdata',\n",
      "                                                     'iop_pmoda/spi/s_axi_wdata'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wready': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_wready',\n",
      "                                                      'iop_pmoda/spi/s_axi_wready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wstrb': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_wstrb',\n",
      "                                                     'iop_pmoda/spi/s_axi_wstrb'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wvalid': ['iop_pmoda/microblaze_0_axi_periph/M00_AXI_wvalid',\n",
      "                                                      'iop_pmoda/spi/s_axi_wvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_araddr': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_araddr',\n",
      "                                                      'iop_pmoda/timer/s_axi_araddr'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arready': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_arready',\n",
      "                                                       'iop_pmoda/timer/s_axi_arready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arvalid': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_arvalid',\n",
      "                                                       'iop_pmoda/timer/s_axi_arvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awaddr': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_awaddr',\n",
      "                                                      'iop_pmoda/timer/s_axi_awaddr'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awready': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_awready',\n",
      "                                                       'iop_pmoda/timer/s_axi_awready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awvalid': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_awvalid',\n",
      "                                                       'iop_pmoda/timer/s_axi_awvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bready': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_bready',\n",
      "                                                      'iop_pmoda/timer/s_axi_bready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bresp': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_bresp',\n",
      "                                                     'iop_pmoda/timer/s_axi_bresp'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bvalid': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_bvalid',\n",
      "                                                      'iop_pmoda/timer/s_axi_bvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rdata': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_rdata',\n",
      "                                                     'iop_pmoda/timer/s_axi_rdata'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rready': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_rready',\n",
      "                                                      'iop_pmoda/timer/s_axi_rready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rresp': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_rresp',\n",
      "                                                     'iop_pmoda/timer/s_axi_rresp'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rvalid': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_rvalid',\n",
      "                                                      'iop_pmoda/timer/s_axi_rvalid'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wdata': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_wdata',\n",
      "                                                     'iop_pmoda/timer/s_axi_wdata'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wready': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_wready',\n",
      "                                                      'iop_pmoda/timer/s_axi_wready'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wstrb': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_wstrb',\n",
      "                                                     'iop_pmoda/timer/s_axi_wstrb'],\n",
      " 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wvalid': ['iop_pmoda/microblaze_0_axi_periph/M04_AXI_wvalid',\n",
      "                                                      'iop_pmoda/timer/s_axi_wvalid'],\n",
      " 'iop_pmoda_rst_clk_wiz_1_100M_bus_struct_reset': ['iop_pmoda/lmb/dlmb_v10/SYS_Rst',\n",
      "                                                   'iop_pmoda/lmb/ilmb_v10/SYS_Rst',\n",
      "                                                   'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_Rst',\n",
      "                                                   'iop_pmoda/rst_clk_wiz_1_100M/bus_struct_reset'],\n",
      " 'iop_pmoda_rst_clk_wiz_1_100M_interconnect_aresetn': ['iop_pmoda/microblaze_0_axi_periph/ARESETN',\n",
      "                                                       'iop_pmoda/rst_clk_wiz_1_100M/interconnect_aresetn'],\n",
      " 'iop_pmoda_rst_clk_wiz_1_100M_mb_reset': ['iop_pmoda/mb/Reset',\n",
      "                                           'iop_pmoda/rst_clk_wiz_1_100M/mb_reset'],\n",
      " 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn': ['axi_interconnect_0/S00_ARESETN',\n",
      "                                                     'iop_pmoda/gpio/s_axi_aresetn',\n",
      "                                                     'iop_pmoda/iic/s_axi_aresetn',\n",
      "                                                     'iop_pmoda/intc/s_axi_aresetn',\n",
      "                                                     'iop_pmoda/io_switch/s_axi_aresetn',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/S00_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M00_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M01_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M02_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M03_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M04_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M05_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M06_ARESETN',\n",
      "                                                     'iop_pmoda/microblaze_0_axi_periph/M07_ARESETN',\n",
      "                                                     'iop_pmoda/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
      "                                                     'iop_pmoda/spi/s_axi_aresetn',\n",
      "                                                     'iop_pmoda/timer/s_axi_aresetn'],\n",
      " 'iop_pmoda_spi_ip2intc_irpt': ['iop_pmoda/intr_concat/In1',\n",
      "                                'iop_pmoda/spi/ip2intc_irpt'],\n",
      " 'iop_pmoda_timer_generateout0': ['iop_pmoda/io_switch/timer_o',\n",
      "                                  'iop_pmoda/timer/generateout0'],\n",
      " 'iop_pmoda_timer_interrupt': ['iop_pmoda/intr_concat/In2',\n",
      "                               'iop_pmoda/timer/interrupt'],\n",
      " 'iop_pmoda_timer_pwm0': ['iop_pmoda/io_switch/pwm_o', 'iop_pmoda/timer/pwm0'],\n",
      " 'iop_pmodb_dff_en_reset_vector_0_q': ['iop_interrupts/In1',\n",
      "                                       'iop_pmodb/dff_en_reset_vector_0/q'],\n",
      " 'iop_pmodb_gpio_gpio_io_i': ['iop_pmodb/gpio/gpio_io_i',\n",
      "                              'iop_pmodb/io_switch/gpio_data_i'],\n",
      " 'iop_pmodb_gpio_gpio_io_o': ['iop_pmodb/gpio/gpio_io_o',\n",
      "                              'iop_pmodb/io_switch/gpio_data_o'],\n",
      " 'iop_pmodb_gpio_gpio_io_t': ['iop_pmodb/gpio/gpio_io_t',\n",
      "                              'iop_pmodb/io_switch/gpio_tri_o'],\n",
      " 'iop_pmodb_gpio_s_axi_araddr': ['iop_pmodb/gpio/s_axi_araddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_araddr'],\n",
      " 'iop_pmodb_gpio_s_axi_arready': ['iop_pmodb/gpio/s_axi_arready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M03_AXI_arready'],\n",
      " 'iop_pmodb_gpio_s_axi_arvalid': ['iop_pmodb/gpio/s_axi_arvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M03_AXI_arvalid'],\n",
      " 'iop_pmodb_gpio_s_axi_awaddr': ['iop_pmodb/gpio/s_axi_awaddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awaddr'],\n",
      " 'iop_pmodb_gpio_s_axi_awready': ['iop_pmodb/gpio/s_axi_awready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awready'],\n",
      " 'iop_pmodb_gpio_s_axi_awvalid': ['iop_pmodb/gpio/s_axi_awvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awvalid'],\n",
      " 'iop_pmodb_gpio_s_axi_bready': ['iop_pmodb/gpio/s_axi_bready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bready'],\n",
      " 'iop_pmodb_gpio_s_axi_bresp': ['iop_pmodb/gpio/s_axi_bresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bresp'],\n",
      " 'iop_pmodb_gpio_s_axi_bvalid': ['iop_pmodb/gpio/s_axi_bvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bvalid'],\n",
      " 'iop_pmodb_gpio_s_axi_rdata': ['iop_pmodb/gpio/s_axi_rdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rdata'],\n",
      " 'iop_pmodb_gpio_s_axi_rready': ['iop_pmodb/gpio/s_axi_rready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rready'],\n",
      " 'iop_pmodb_gpio_s_axi_rresp': ['iop_pmodb/gpio/s_axi_rresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rresp'],\n",
      " 'iop_pmodb_gpio_s_axi_rvalid': ['iop_pmodb/gpio/s_axi_rvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rvalid'],\n",
      " 'iop_pmodb_gpio_s_axi_wdata': ['iop_pmodb/gpio/s_axi_wdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wdata'],\n",
      " 'iop_pmodb_gpio_s_axi_wready': ['iop_pmodb/gpio/s_axi_wready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wready'],\n",
      " 'iop_pmodb_gpio_s_axi_wstrb': ['iop_pmodb/gpio/s_axi_wstrb',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wstrb'],\n",
      " 'iop_pmodb_gpio_s_axi_wvalid': ['iop_pmodb/gpio/s_axi_wvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wvalid'],\n",
      " 'iop_pmodb_iic_iic2intc_irpt': ['iop_pmodb/iic/iic2intc_irpt',\n",
      "                                 'iop_pmodb/intr_concat/In0'],\n",
      " 'iop_pmodb_iic_s_axi_araddr': ['iop_pmodb/iic/s_axi_araddr',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_araddr'],\n",
      " 'iop_pmodb_iic_s_axi_arready': ['iop_pmodb/iic/s_axi_arready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_arready'],\n",
      " 'iop_pmodb_iic_s_axi_arvalid': ['iop_pmodb/iic/s_axi_arvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_arvalid'],\n",
      " 'iop_pmodb_iic_s_axi_awaddr': ['iop_pmodb/iic/s_axi_awaddr',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awaddr'],\n",
      " 'iop_pmodb_iic_s_axi_awready': ['iop_pmodb/iic/s_axi_awready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awready'],\n",
      " 'iop_pmodb_iic_s_axi_awvalid': ['iop_pmodb/iic/s_axi_awvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awvalid'],\n",
      " 'iop_pmodb_iic_s_axi_bready': ['iop_pmodb/iic/s_axi_bready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bready'],\n",
      " 'iop_pmodb_iic_s_axi_bresp': ['iop_pmodb/iic/s_axi_bresp',\n",
      "                               'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bresp'],\n",
      " 'iop_pmodb_iic_s_axi_bvalid': ['iop_pmodb/iic/s_axi_bvalid',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bvalid'],\n",
      " 'iop_pmodb_iic_s_axi_rdata': ['iop_pmodb/iic/s_axi_rdata',\n",
      "                               'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rdata'],\n",
      " 'iop_pmodb_iic_s_axi_rready': ['iop_pmodb/iic/s_axi_rready',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rready'],\n",
      " 'iop_pmodb_iic_s_axi_rresp': ['iop_pmodb/iic/s_axi_rresp',\n",
      "                               'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rresp'],\n",
      " 'iop_pmodb_iic_s_axi_rvalid': ['iop_pmodb/iic/s_axi_rvalid',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rvalid'],\n",
      " 'iop_pmodb_iic_s_axi_wdata': ['iop_pmodb/iic/s_axi_wdata',\n",
      "                               'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wdata'],\n",
      " 'iop_pmodb_iic_s_axi_wready': ['iop_pmodb/iic/s_axi_wready',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wready'],\n",
      " 'iop_pmodb_iic_s_axi_wstrb': ['iop_pmodb/iic/s_axi_wstrb',\n",
      "                               'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wstrb'],\n",
      " 'iop_pmodb_iic_s_axi_wvalid': ['iop_pmodb/iic/s_axi_wvalid',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wvalid'],\n",
      " 'iop_pmodb_iic_scl_i': ['iop_pmodb/iic/scl_i', 'iop_pmodb/io_switch/scl0_i'],\n",
      " 'iop_pmodb_iic_scl_o': ['iop_pmodb/iic/scl_o', 'iop_pmodb/io_switch/scl0_o'],\n",
      " 'iop_pmodb_iic_scl_t': ['iop_pmodb/iic/scl_t', 'iop_pmodb/io_switch/scl0_t'],\n",
      " 'iop_pmodb_iic_sda_i': ['iop_pmodb/iic/sda_i', 'iop_pmodb/io_switch/sda0_i'],\n",
      " 'iop_pmodb_iic_sda_o': ['iop_pmodb/iic/sda_o', 'iop_pmodb/io_switch/sda0_o'],\n",
      " 'iop_pmodb_iic_sda_t': ['iop_pmodb/iic/sda_t', 'iop_pmodb/io_switch/sda0_t'],\n",
      " 'iop_pmodb_intc_irq': ['iop_pmodb/intc/irq', 'iop_pmodb/mb/Interrupt'],\n",
      " 'iop_pmodb_intc_s_axi_araddr': ['iop_pmodb/intc/s_axi_araddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_araddr'],\n",
      " 'iop_pmodb_intc_s_axi_arready': ['iop_pmodb/intc/s_axi_arready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M05_AXI_arready'],\n",
      " 'iop_pmodb_intc_s_axi_arvalid': ['iop_pmodb/intc/s_axi_arvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M05_AXI_arvalid'],\n",
      " 'iop_pmodb_intc_s_axi_awaddr': ['iop_pmodb/intc/s_axi_awaddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awaddr'],\n",
      " 'iop_pmodb_intc_s_axi_awready': ['iop_pmodb/intc/s_axi_awready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awready'],\n",
      " 'iop_pmodb_intc_s_axi_awvalid': ['iop_pmodb/intc/s_axi_awvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awvalid'],\n",
      " 'iop_pmodb_intc_s_axi_bready': ['iop_pmodb/intc/s_axi_bready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bready'],\n",
      " 'iop_pmodb_intc_s_axi_bresp': ['iop_pmodb/intc/s_axi_bresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bresp'],\n",
      " 'iop_pmodb_intc_s_axi_bvalid': ['iop_pmodb/intc/s_axi_bvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bvalid'],\n",
      " 'iop_pmodb_intc_s_axi_rdata': ['iop_pmodb/intc/s_axi_rdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rdata'],\n",
      " 'iop_pmodb_intc_s_axi_rready': ['iop_pmodb/intc/s_axi_rready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rready'],\n",
      " 'iop_pmodb_intc_s_axi_rresp': ['iop_pmodb/intc/s_axi_rresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rresp'],\n",
      " 'iop_pmodb_intc_s_axi_rvalid': ['iop_pmodb/intc/s_axi_rvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rvalid'],\n",
      " 'iop_pmodb_intc_s_axi_wdata': ['iop_pmodb/intc/s_axi_wdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wdata'],\n",
      " 'iop_pmodb_intc_s_axi_wready': ['iop_pmodb/intc/s_axi_wready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wready'],\n",
      " 'iop_pmodb_intc_s_axi_wstrb': ['iop_pmodb/intc/s_axi_wstrb',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wstrb'],\n",
      " 'iop_pmodb_intc_s_axi_wvalid': ['iop_pmodb/intc/s_axi_wvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wvalid'],\n",
      " 'iop_pmodb_intr_concat_dout': ['iop_pmodb/intc/intr',\n",
      "                                'iop_pmodb/intr_concat/dout'],\n",
      " 'iop_pmodb_intr_gpio_io_o': ['iop_pmodb/dff_en_reset_vector_0/en',\n",
      "                              'iop_pmodb/intr/gpio_io_o'],\n",
      " 'iop_pmodb_intr_s_axi_araddr': ['iop_pmodb/intr/s_axi_araddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_araddr'],\n",
      " 'iop_pmodb_intr_s_axi_arready': ['iop_pmodb/intr/s_axi_arready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M06_AXI_arready'],\n",
      " 'iop_pmodb_intr_s_axi_arvalid': ['iop_pmodb/intr/s_axi_arvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M06_AXI_arvalid'],\n",
      " 'iop_pmodb_intr_s_axi_awaddr': ['iop_pmodb/intr/s_axi_awaddr',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awaddr'],\n",
      " 'iop_pmodb_intr_s_axi_awready': ['iop_pmodb/intr/s_axi_awready',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awready'],\n",
      " 'iop_pmodb_intr_s_axi_awvalid': ['iop_pmodb/intr/s_axi_awvalid',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awvalid'],\n",
      " 'iop_pmodb_intr_s_axi_bready': ['iop_pmodb/intr/s_axi_bready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bready'],\n",
      " 'iop_pmodb_intr_s_axi_bresp': ['iop_pmodb/intr/s_axi_bresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bresp'],\n",
      " 'iop_pmodb_intr_s_axi_bvalid': ['iop_pmodb/intr/s_axi_bvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bvalid'],\n",
      " 'iop_pmodb_intr_s_axi_rdata': ['iop_pmodb/intr/s_axi_rdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rdata'],\n",
      " 'iop_pmodb_intr_s_axi_rready': ['iop_pmodb/intr/s_axi_rready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rready'],\n",
      " 'iop_pmodb_intr_s_axi_rresp': ['iop_pmodb/intr/s_axi_rresp',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rresp'],\n",
      " 'iop_pmodb_intr_s_axi_rvalid': ['iop_pmodb/intr/s_axi_rvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rvalid'],\n",
      " 'iop_pmodb_intr_s_axi_wdata': ['iop_pmodb/intr/s_axi_wdata',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wdata'],\n",
      " 'iop_pmodb_intr_s_axi_wready': ['iop_pmodb/intr/s_axi_wready',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wready'],\n",
      " 'iop_pmodb_intr_s_axi_wstrb': ['iop_pmodb/intr/s_axi_wstrb',\n",
      "                                'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wstrb'],\n",
      " 'iop_pmodb_intr_s_axi_wvalid': ['iop_pmodb/intr/s_axi_wvalid',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wvalid'],\n",
      " 'iop_pmodb_io_switch_miso0_i': ['iop_pmodb/io_switch/miso0_i',\n",
      "                                 'iop_pmodb/spi/io1_i'],\n",
      " 'iop_pmodb_io_switch_miso0_o': ['iop_pmodb/io_switch/miso0_o',\n",
      "                                 'iop_pmodb/spi/io1_o'],\n",
      " 'iop_pmodb_io_switch_miso0_t': ['iop_pmodb/io_switch/miso0_t',\n",
      "                                 'iop_pmodb/spi/io1_t'],\n",
      " 'iop_pmodb_io_switch_mosi0_i': ['iop_pmodb/io_switch/mosi0_i',\n",
      "                                 'iop_pmodb/spi/io0_i'],\n",
      " 'iop_pmodb_io_switch_mosi0_o': ['iop_pmodb/io_switch/mosi0_o',\n",
      "                                 'iop_pmodb/spi/io0_o'],\n",
      " 'iop_pmodb_io_switch_mosi0_t': ['iop_pmodb/io_switch/mosi0_t',\n",
      "                                 'iop_pmodb/spi/io0_t'],\n",
      " 'iop_pmodb_io_switch_s_axi_araddr': ['iop_pmodb/io_switch/s_axi_araddr',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_araddr'],\n",
      " 'iop_pmodb_io_switch_s_axi_arprot': ['iop_pmodb/io_switch/s_axi_arprot',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arprot'],\n",
      " 'iop_pmodb_io_switch_s_axi_arready': ['iop_pmodb/io_switch/s_axi_arready',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arready'],\n",
      " 'iop_pmodb_io_switch_s_axi_arvalid': ['iop_pmodb/io_switch/s_axi_arvalid',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arvalid'],\n",
      " 'iop_pmodb_io_switch_s_axi_awaddr': ['iop_pmodb/io_switch/s_axi_awaddr',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awaddr'],\n",
      " 'iop_pmodb_io_switch_s_axi_awprot': ['iop_pmodb/io_switch/s_axi_awprot',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awprot'],\n",
      " 'iop_pmodb_io_switch_s_axi_awready': ['iop_pmodb/io_switch/s_axi_awready',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awready'],\n",
      " 'iop_pmodb_io_switch_s_axi_awvalid': ['iop_pmodb/io_switch/s_axi_awvalid',\n",
      "                                       'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awvalid'],\n",
      " 'iop_pmodb_io_switch_s_axi_bready': ['iop_pmodb/io_switch/s_axi_bready',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bready'],\n",
      " 'iop_pmodb_io_switch_s_axi_bresp': ['iop_pmodb/io_switch/s_axi_bresp',\n",
      "                                     'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bresp'],\n",
      " 'iop_pmodb_io_switch_s_axi_bvalid': ['iop_pmodb/io_switch/s_axi_bvalid',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bvalid'],\n",
      " 'iop_pmodb_io_switch_s_axi_rdata': ['iop_pmodb/io_switch/s_axi_rdata',\n",
      "                                     'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rdata'],\n",
      " 'iop_pmodb_io_switch_s_axi_rready': ['iop_pmodb/io_switch/s_axi_rready',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rready'],\n",
      " 'iop_pmodb_io_switch_s_axi_rresp': ['iop_pmodb/io_switch/s_axi_rresp',\n",
      "                                     'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rresp'],\n",
      " 'iop_pmodb_io_switch_s_axi_rvalid': ['iop_pmodb/io_switch/s_axi_rvalid',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb_io_switch_s_axi_wdata': ['iop_pmodb/io_switch/s_axi_wdata',\n",
      "                                     'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wdata'],\n",
      " 'iop_pmodb_io_switch_s_axi_wready': ['iop_pmodb/io_switch/s_axi_wready',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wready'],\n",
      " 'iop_pmodb_io_switch_s_axi_wstrb': ['iop_pmodb/io_switch/s_axi_wstrb',\n",
      "                                     'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wstrb'],\n",
      " 'iop_pmodb_io_switch_s_axi_wvalid': ['iop_pmodb/io_switch/s_axi_wvalid',\n",
      "                                      'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wvalid'],\n",
      " 'iop_pmodb_io_switch_sck0_i': ['iop_pmodb/io_switch/sck0_i',\n",
      "                                'iop_pmodb/spi/sck_i'],\n",
      " 'iop_pmodb_io_switch_sck0_o': ['iop_pmodb/io_switch/sck0_o',\n",
      "                                'iop_pmodb/spi/sck_o'],\n",
      " 'iop_pmodb_io_switch_sck0_t': ['iop_pmodb/io_switch/sck0_t',\n",
      "                                'iop_pmodb/spi/sck_t'],\n",
      " 'iop_pmodb_io_switch_ss0_o': ['iop_pmodb/io_switch/ss0_o',\n",
      "                               'iop_pmodb/spi/ss_o'],\n",
      " 'iop_pmodb_io_switch_ss0_t': ['iop_pmodb/io_switch/ss0_t',\n",
      "                               'iop_pmodb/spi/ss_t'],\n",
      " 'iop_pmodb_io_switch_timer_i': ['iop_pmodb/io_switch/timer_i',\n",
      "                                 'iop_pmodb/timer/capturetrig0'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_ABus': ['iop_pmodb/lmb/dlmb_v10/LMB_ABus',\n",
      "                                     'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_ABus'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_AddrStrobe': ['iop_pmodb/lmb/dlmb_v10/LMB_AddrStrobe',\n",
      "                                           'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_BE': ['iop_pmodb/lmb/dlmb_v10/LMB_BE',\n",
      "                                   'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_BE'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_CE': ['iop_pmodb/lmb/dlmb_v10/LMB_CE',\n",
      "                                   'iop_pmodb/mb/DCE'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_ReadDBus': ['iop_pmodb/lmb/dlmb_v10/LMB_ReadDBus',\n",
      "                                         'iop_pmodb/mb/Data_Read'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_ReadStrobe': ['iop_pmodb/lmb/dlmb_v10/LMB_ReadStrobe',\n",
      "                                           'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_Ready': ['iop_pmodb/lmb/dlmb_v10/LMB_Ready',\n",
      "                                      'iop_pmodb/mb/DReady'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_UE': ['iop_pmodb/lmb/dlmb_v10/LMB_UE',\n",
      "                                   'iop_pmodb/mb/DUE'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_Wait': ['iop_pmodb/lmb/dlmb_v10/LMB_Wait',\n",
      "                                     'iop_pmodb/mb/DWait'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_WriteDBus': ['iop_pmodb/lmb/dlmb_v10/LMB_WriteDBus',\n",
      "                                          'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_LMB_WriteStrobe': ['iop_pmodb/lmb/dlmb_v10/LMB_WriteStrobe',\n",
      "                                            'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_ABus': ['iop_pmodb/lmb/dlmb_v10/M_ABus',\n",
      "                                   'iop_pmodb/mb/Data_Addr'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_AddrStrobe': ['iop_pmodb/lmb/dlmb_v10/M_AddrStrobe',\n",
      "                                         'iop_pmodb/mb/D_AS'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_BE': ['iop_pmodb/lmb/dlmb_v10/M_BE',\n",
      "                                 'iop_pmodb/mb/Byte_Enable'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_DBus': ['iop_pmodb/lmb/dlmb_v10/M_DBus',\n",
      "                                   'iop_pmodb/mb/Data_Write'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_ReadStrobe': ['iop_pmodb/lmb/dlmb_v10/M_ReadStrobe',\n",
      "                                         'iop_pmodb/mb/Read_Strobe'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_M_WriteStrobe': ['iop_pmodb/lmb/dlmb_v10/M_WriteStrobe',\n",
      "                                          'iop_pmodb/mb/Write_Strobe'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_Sl_CE': ['iop_pmodb/lmb/dlmb_v10/Sl_CE',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_CE'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_Sl_DBus': ['iop_pmodb/lmb/dlmb_v10/Sl_DBus',\n",
      "                                    'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_DBus'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_Sl_Ready': ['iop_pmodb/lmb/dlmb_v10/Sl_Ready',\n",
      "                                     'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_Ready'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_Sl_UE': ['iop_pmodb/lmb/dlmb_v10/Sl_UE',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_UE'],\n",
      " 'iop_pmodb_lmb_dlmb_v10_Sl_Wait': ['iop_pmodb/lmb/dlmb_v10/Sl_Wait',\n",
      "                                    'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_Wait'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_ABus': ['iop_pmodb/lmb/ilmb_v10/LMB_ABus',\n",
      "                                     'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_ABus'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_AddrStrobe': ['iop_pmodb/lmb/ilmb_v10/LMB_AddrStrobe',\n",
      "                                           'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_BE': ['iop_pmodb/lmb/ilmb_v10/LMB_BE',\n",
      "                                   'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_BE'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_CE': ['iop_pmodb/lmb/ilmb_v10/LMB_CE',\n",
      "                                   'iop_pmodb/mb/ICE'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_ReadDBus': ['iop_pmodb/lmb/ilmb_v10/LMB_ReadDBus',\n",
      "                                         'iop_pmodb/mb/Instr'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_ReadStrobe': ['iop_pmodb/lmb/ilmb_v10/LMB_ReadStrobe',\n",
      "                                           'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_Ready': ['iop_pmodb/lmb/ilmb_v10/LMB_Ready',\n",
      "                                      'iop_pmodb/mb/IReady'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_UE': ['iop_pmodb/lmb/ilmb_v10/LMB_UE',\n",
      "                                   'iop_pmodb/mb/IUE'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_Wait': ['iop_pmodb/lmb/ilmb_v10/LMB_Wait',\n",
      "                                     'iop_pmodb/mb/IWAIT'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_WriteDBus': ['iop_pmodb/lmb/ilmb_v10/LMB_WriteDBus',\n",
      "                                          'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_WriteDBus'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_LMB_WriteStrobe': ['iop_pmodb/lmb/ilmb_v10/LMB_WriteStrobe',\n",
      "                                            'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_M_ABus': ['iop_pmodb/lmb/ilmb_v10/M_ABus',\n",
      "                                   'iop_pmodb/mb/Instr_Addr'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_M_AddrStrobe': ['iop_pmodb/lmb/ilmb_v10/M_AddrStrobe',\n",
      "                                         'iop_pmodb/mb/I_AS'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_M_ReadStrobe': ['iop_pmodb/lmb/ilmb_v10/M_ReadStrobe',\n",
      "                                         'iop_pmodb/mb/IFetch'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_Sl_CE': ['iop_pmodb/lmb/ilmb_v10/Sl_CE',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_CE'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_Sl_DBus': ['iop_pmodb/lmb/ilmb_v10/Sl_DBus',\n",
      "                                    'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_DBus'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_Sl_Ready': ['iop_pmodb/lmb/ilmb_v10/Sl_Ready',\n",
      "                                     'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_Ready'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_Sl_UE': ['iop_pmodb/lmb/ilmb_v10/Sl_UE',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_UE'],\n",
      " 'iop_pmodb_lmb_ilmb_v10_Sl_Wait': ['iop_pmodb/lmb/ilmb_v10/Sl_Wait',\n",
      "                                    'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_Wait'],\n",
      " 'iop_pmodb_lmb_lmb_bram_addra': ['iop_pmodb/lmb/lmb_bram/addra',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Addr_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_addrb': ['iop_pmodb/lmb/lmb_bram/addrb',\n",
      "                                  'iop_pmodb/mb_bram_ctrl/bram_addr_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_clka': ['iop_pmodb/lmb/lmb_bram/clka',\n",
      "                                 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_clkb': ['iop_pmodb/lmb/lmb_bram/clkb',\n",
      "                                 'iop_pmodb/mb_bram_ctrl/bram_clk_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_dina': ['iop_pmodb/lmb/lmb_bram/dina',\n",
      "                                 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Dout_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_dinb': ['iop_pmodb/lmb/lmb_bram/dinb',\n",
      "                                 'iop_pmodb/mb_bram_ctrl/bram_wrdata_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_douta': ['iop_pmodb/lmb/lmb_bram/douta',\n",
      "                                  'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Din_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_doutb': ['iop_pmodb/lmb/lmb_bram/doutb',\n",
      "                                  'iop_pmodb/mb_bram_ctrl/bram_rddata_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_ena': ['iop_pmodb/lmb/lmb_bram/ena',\n",
      "                                'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_EN_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_enb': ['iop_pmodb/lmb/lmb_bram/enb',\n",
      "                                'iop_pmodb/mb_bram_ctrl/bram_en_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_rsta': ['iop_pmodb/lmb/lmb_bram/rsta',\n",
      "                                 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Rst_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_rstb': ['iop_pmodb/lmb/lmb_bram/rstb',\n",
      "                                 'iop_pmodb/mb_bram_ctrl/bram_rst_a'],\n",
      " 'iop_pmodb_lmb_lmb_bram_wea': ['iop_pmodb/lmb/lmb_bram/wea',\n",
      "                                'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_WEN_A'],\n",
      " 'iop_pmodb_lmb_lmb_bram_web': ['iop_pmodb/lmb/lmb_bram/web',\n",
      "                                'iop_pmodb/mb_bram_ctrl/bram_we_a'],\n",
      " 'iop_pmodb_logic_1_dout': ['iop_pmodb/dff_en_reset_vector_0/d',\n",
      "                            'iop_pmodb/logic_1/dout',\n",
      "                            'iop_pmodb/rst_clk_wiz_1_100M/ext_reset_in'],\n",
      " 'iop_pmodb_mb_Dbg_Capture': ['iop_pmodb/mb/Dbg_Capture',\n",
      "                              'mdm_1/Dbg_Capture_1'],\n",
      " 'iop_pmodb_mb_Dbg_Clk': ['iop_pmodb/mb/Dbg_Clk', 'mdm_1/Dbg_Clk_1'],\n",
      " 'iop_pmodb_mb_Dbg_Disable': ['iop_pmodb/mb/Dbg_Disable',\n",
      "                              'mdm_1/Dbg_Disable_1'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb_mb_Dbg_Reg_En': ['iop_pmodb/mb/Dbg_Reg_En', 'mdm_1/Dbg_Reg_En_1'],\n",
      " 'iop_pmodb_mb_Dbg_Shift': ['iop_pmodb/mb/Dbg_Shift', 'mdm_1/Dbg_Shift_1'],\n",
      " 'iop_pmodb_mb_Dbg_TDI': ['iop_pmodb/mb/Dbg_TDI', 'mdm_1/Dbg_TDI_1'],\n",
      " 'iop_pmodb_mb_Dbg_TDO': ['iop_pmodb/mb/Dbg_TDO', 'mdm_1/Dbg_TDO_1'],\n",
      " 'iop_pmodb_mb_Dbg_Update': ['iop_pmodb/mb/Dbg_Update', 'mdm_1/Dbg_Update_1'],\n",
      " 'iop_pmodb_mb_Debug_Rst': ['iop_pmodb/mb/Debug_Rst', 'mdm_1/Dbg_Rst_1'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_ARADDR': ['iop_pmodb/mb/M_AXI_DP_ARADDR',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_araddr'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_ARPROT': ['iop_pmodb/mb/M_AXI_DP_ARPROT',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arprot'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_ARREADY': ['iop_pmodb/mb/M_AXI_DP_ARREADY',\n",
      "                                   'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arready'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_ARVALID': ['iop_pmodb/mb/M_AXI_DP_ARVALID',\n",
      "                                   'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arvalid'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_AWADDR': ['iop_pmodb/mb/M_AXI_DP_AWADDR',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awaddr'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_AWPROT': ['iop_pmodb/mb/M_AXI_DP_AWPROT',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awprot'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_AWREADY': ['iop_pmodb/mb/M_AXI_DP_AWREADY',\n",
      "                                   'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awready'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_AWVALID': ['iop_pmodb/mb/M_AXI_DP_AWVALID',\n",
      "                                   'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awvalid'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_BREADY': ['iop_pmodb/mb/M_AXI_DP_BREADY',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bready'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_BRESP': ['iop_pmodb/mb/M_AXI_DP_BRESP',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bresp'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_BVALID': ['iop_pmodb/mb/M_AXI_DP_BVALID',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bvalid'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_RDATA': ['iop_pmodb/mb/M_AXI_DP_RDATA',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rdata'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_RREADY': ['iop_pmodb/mb/M_AXI_DP_RREADY',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rready'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_RRESP': ['iop_pmodb/mb/M_AXI_DP_RRESP',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rresp'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_RVALID': ['iop_pmodb/mb/M_AXI_DP_RVALID',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rvalid'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_WDATA': ['iop_pmodb/mb/M_AXI_DP_WDATA',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wdata'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_WREADY': ['iop_pmodb/mb/M_AXI_DP_WREADY',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wready'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_WSTRB': ['iop_pmodb/mb/M_AXI_DP_WSTRB',\n",
      "                                 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wstrb'],\n",
      " 'iop_pmodb_mb_M_AXI_DP_WVALID': ['iop_pmodb/mb/M_AXI_DP_WVALID',\n",
      "                                  'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wvalid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_araddr': ['iop_pmodb/mb_bram_ctrl/s_axi_araddr',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_araddr'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arburst': ['iop_pmodb/mb_bram_ctrl/s_axi_arburst',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_arburst'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arcache': ['iop_pmodb/mb_bram_ctrl/s_axi_arcache',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_arcache'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arid': ['iop_pmodb/mb_bram_ctrl/s_axi_arid',\n",
      "                                       'ps7_0_axi_periph1/M01_AXI_arid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arlen': ['iop_pmodb/mb_bram_ctrl/s_axi_arlen',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_arlen'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arlock': ['iop_pmodb/mb_bram_ctrl/s_axi_arlock',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_arlock'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arprot': ['iop_pmodb/mb_bram_ctrl/s_axi_arprot',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_arprot'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arready': ['iop_pmodb/mb_bram_ctrl/s_axi_arready',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_arready'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arsize': ['iop_pmodb/mb_bram_ctrl/s_axi_arsize',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_arsize'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_arvalid': ['iop_pmodb/mb_bram_ctrl/s_axi_arvalid',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_arvalid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awaddr': ['iop_pmodb/mb_bram_ctrl/s_axi_awaddr',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_awaddr'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awburst': ['iop_pmodb/mb_bram_ctrl/s_axi_awburst',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_awburst'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awcache': ['iop_pmodb/mb_bram_ctrl/s_axi_awcache',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_awcache'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awid': ['iop_pmodb/mb_bram_ctrl/s_axi_awid',\n",
      "                                       'ps7_0_axi_periph1/M01_AXI_awid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awlen': ['iop_pmodb/mb_bram_ctrl/s_axi_awlen',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_awlen'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awlock': ['iop_pmodb/mb_bram_ctrl/s_axi_awlock',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_awlock'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awprot': ['iop_pmodb/mb_bram_ctrl/s_axi_awprot',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_awprot'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awready': ['iop_pmodb/mb_bram_ctrl/s_axi_awready',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_awready'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awsize': ['iop_pmodb/mb_bram_ctrl/s_axi_awsize',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_awsize'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_awvalid': ['iop_pmodb/mb_bram_ctrl/s_axi_awvalid',\n",
      "                                          'ps7_0_axi_periph1/M01_AXI_awvalid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_bid': ['iop_pmodb/mb_bram_ctrl/s_axi_bid',\n",
      "                                      'ps7_0_axi_periph1/M01_AXI_bid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_bready': ['iop_pmodb/mb_bram_ctrl/s_axi_bready',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_bready'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_bresp': ['iop_pmodb/mb_bram_ctrl/s_axi_bresp',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_bresp'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_bvalid': ['iop_pmodb/mb_bram_ctrl/s_axi_bvalid',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_bvalid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rdata': ['iop_pmodb/mb_bram_ctrl/s_axi_rdata',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_rdata'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rid': ['iop_pmodb/mb_bram_ctrl/s_axi_rid',\n",
      "                                      'ps7_0_axi_periph1/M01_AXI_rid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rlast': ['iop_pmodb/mb_bram_ctrl/s_axi_rlast',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_rlast'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rready': ['iop_pmodb/mb_bram_ctrl/s_axi_rready',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_rready'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rresp': ['iop_pmodb/mb_bram_ctrl/s_axi_rresp',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_rresp'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_rvalid': ['iop_pmodb/mb_bram_ctrl/s_axi_rvalid',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_rvalid'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_wdata': ['iop_pmodb/mb_bram_ctrl/s_axi_wdata',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_wdata'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_wlast': ['iop_pmodb/mb_bram_ctrl/s_axi_wlast',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_wlast'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_wready': ['iop_pmodb/mb_bram_ctrl/s_axi_wready',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_wready'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_wstrb': ['iop_pmodb/mb_bram_ctrl/s_axi_wstrb',\n",
      "                                        'ps7_0_axi_periph1/M01_AXI_wstrb'],\n",
      " 'iop_pmodb_mb_bram_ctrl_s_axi_wvalid': ['iop_pmodb/mb_bram_ctrl/s_axi_wvalid',\n",
      "                                         'ps7_0_axi_periph1/M01_AXI_wvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_araddr': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_araddr',\n",
      "                                                      'iop_pmodb/spi/s_axi_araddr'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arready': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_arready',\n",
      "                                                       'iop_pmodb/spi/s_axi_arready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arvalid': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_arvalid',\n",
      "                                                       'iop_pmodb/spi/s_axi_arvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awaddr': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_awaddr',\n",
      "                                                      'iop_pmodb/spi/s_axi_awaddr'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awready': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_awready',\n",
      "                                                       'iop_pmodb/spi/s_axi_awready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awvalid': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_awvalid',\n",
      "                                                       'iop_pmodb/spi/s_axi_awvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bready': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_bready',\n",
      "                                                      'iop_pmodb/spi/s_axi_bready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bresp': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_bresp',\n",
      "                                                     'iop_pmodb/spi/s_axi_bresp'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bvalid': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_bvalid',\n",
      "                                                      'iop_pmodb/spi/s_axi_bvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rdata': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_rdata',\n",
      "                                                     'iop_pmodb/spi/s_axi_rdata'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rready': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_rready',\n",
      "                                                      'iop_pmodb/spi/s_axi_rready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rresp': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_rresp',\n",
      "                                                     'iop_pmodb/spi/s_axi_rresp'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rvalid': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_rvalid',\n",
      "                                                      'iop_pmodb/spi/s_axi_rvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wdata': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_wdata',\n",
      "                                                     'iop_pmodb/spi/s_axi_wdata'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wready': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_wready',\n",
      "                                                      'iop_pmodb/spi/s_axi_wready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wstrb': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_wstrb',\n",
      "                                                     'iop_pmodb/spi/s_axi_wstrb'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wvalid': ['iop_pmodb/microblaze_0_axi_periph/M00_AXI_wvalid',\n",
      "                                                      'iop_pmodb/spi/s_axi_wvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_araddr': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_araddr',\n",
      "                                                      'iop_pmodb/timer/s_axi_araddr'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arready': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_arready',\n",
      "                                                       'iop_pmodb/timer/s_axi_arready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arvalid': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_arvalid',\n",
      "                                                       'iop_pmodb/timer/s_axi_arvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awaddr': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_awaddr',\n",
      "                                                      'iop_pmodb/timer/s_axi_awaddr'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awready': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_awready',\n",
      "                                                       'iop_pmodb/timer/s_axi_awready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awvalid': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_awvalid',\n",
      "                                                       'iop_pmodb/timer/s_axi_awvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bready': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_bready',\n",
      "                                                      'iop_pmodb/timer/s_axi_bready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bresp': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_bresp',\n",
      "                                                     'iop_pmodb/timer/s_axi_bresp'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bvalid': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_bvalid',\n",
      "                                                      'iop_pmodb/timer/s_axi_bvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rdata': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_rdata',\n",
      "                                                     'iop_pmodb/timer/s_axi_rdata'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rready': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_rready',\n",
      "                                                      'iop_pmodb/timer/s_axi_rready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rresp': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_rresp',\n",
      "                                                     'iop_pmodb/timer/s_axi_rresp'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rvalid': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_rvalid',\n",
      "                                                      'iop_pmodb/timer/s_axi_rvalid'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wdata': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_wdata',\n",
      "                                                     'iop_pmodb/timer/s_axi_wdata'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wready': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_wready',\n",
      "                                                      'iop_pmodb/timer/s_axi_wready'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wstrb': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_wstrb',\n",
      "                                                     'iop_pmodb/timer/s_axi_wstrb'],\n",
      " 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wvalid': ['iop_pmodb/microblaze_0_axi_periph/M04_AXI_wvalid',\n",
      "                                                      'iop_pmodb/timer/s_axi_wvalid'],\n",
      " 'iop_pmodb_rst_clk_wiz_1_100M_bus_struct_reset': ['iop_pmodb/lmb/dlmb_v10/SYS_Rst',\n",
      "                                                   'iop_pmodb/lmb/ilmb_v10/SYS_Rst',\n",
      "                                                   'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_Rst',\n",
      "                                                   'iop_pmodb/rst_clk_wiz_1_100M/bus_struct_reset'],\n",
      " 'iop_pmodb_rst_clk_wiz_1_100M_interconnect_aresetn': ['iop_pmodb/microblaze_0_axi_periph/ARESETN',\n",
      "                                                       'iop_pmodb/rst_clk_wiz_1_100M/interconnect_aresetn'],\n",
      " 'iop_pmodb_rst_clk_wiz_1_100M_mb_reset': ['iop_pmodb/mb/Reset',\n",
      "                                           'iop_pmodb/rst_clk_wiz_1_100M/mb_reset'],\n",
      " 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn': ['axi_interconnect_0/S01_ARESETN',\n",
      "                                                     'iop_pmodb/gpio/s_axi_aresetn',\n",
      "                                                     'iop_pmodb/iic/s_axi_aresetn',\n",
      "                                                     'iop_pmodb/intc/s_axi_aresetn',\n",
      "                                                     'iop_pmodb/io_switch/s_axi_aresetn',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/S00_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M00_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M01_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M02_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M03_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M04_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M05_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M06_ARESETN',\n",
      "                                                     'iop_pmodb/microblaze_0_axi_periph/M07_ARESETN',\n",
      "                                                     'iop_pmodb/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
      "                                                     'iop_pmodb/spi/s_axi_aresetn',\n",
      "                                                     'iop_pmodb/timer/s_axi_aresetn'],\n",
      " 'iop_pmodb_spi_ip2intc_irpt': ['iop_pmodb/intr_concat/In1',\n",
      "                                'iop_pmodb/spi/ip2intc_irpt'],\n",
      " 'iop_pmodb_timer_generateout0': ['iop_pmodb/io_switch/timer_o',\n",
      "                                  'iop_pmodb/timer/generateout0'],\n",
      " 'iop_pmodb_timer_interrupt': ['iop_pmodb/intr_concat/In2',\n",
      "                               'iop_pmodb/timer/interrupt'],\n",
      " 'iop_pmodb_timer_pwm0': ['iop_pmodb/io_switch/pwm_o', 'iop_pmodb/timer/pwm0'],\n",
      " 'iop_rpi_dff_en_reset_vector_0_q': ['iop_interrupts/In3',\n",
      "                                     'iop_rpi/dff_en_reset_vector_0/q'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_iic2intc_irpt': ['iop_rpi/iic_subsystem/iic_0/iic2intc_irpt',\n",
      "                                               'iop_rpi/intr_concat/In0'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_araddr': ['iop_rpi/iic_subsystem/iic_0/s_axi_araddr',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_araddr'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_arready': ['iop_rpi/iic_subsystem/iic_0/s_axi_arready',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M01_AXI_arready'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_arvalid': ['iop_rpi/iic_subsystem/iic_0/s_axi_arvalid',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M01_AXI_arvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_awaddr': ['iop_rpi/iic_subsystem/iic_0/s_axi_awaddr',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_awaddr'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_awready': ['iop_rpi/iic_subsystem/iic_0/s_axi_awready',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M01_AXI_awready'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_awvalid': ['iop_rpi/iic_subsystem/iic_0/s_axi_awvalid',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M01_AXI_awvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_bready': ['iop_rpi/iic_subsystem/iic_0/s_axi_bready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_bready'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_bresp': ['iop_rpi/iic_subsystem/iic_0/s_axi_bresp',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M01_AXI_bresp'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_bvalid': ['iop_rpi/iic_subsystem/iic_0/s_axi_bvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_bvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_rdata': ['iop_rpi/iic_subsystem/iic_0/s_axi_rdata',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M01_AXI_rdata'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_rready': ['iop_rpi/iic_subsystem/iic_0/s_axi_rready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_rready'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_rresp': ['iop_rpi/iic_subsystem/iic_0/s_axi_rresp',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M01_AXI_rresp'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_rvalid': ['iop_rpi/iic_subsystem/iic_0/s_axi_rvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_rvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_wdata': ['iop_rpi/iic_subsystem/iic_0/s_axi_wdata',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M01_AXI_wdata'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_wready': ['iop_rpi/iic_subsystem/iic_0/s_axi_wready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_wready'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_wstrb': ['iop_rpi/iic_subsystem/iic_0/s_axi_wstrb',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M01_AXI_wstrb'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_s_axi_wvalid': ['iop_rpi/iic_subsystem/iic_0/s_axi_wvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M01_AXI_wvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_scl_i': ['iop_rpi/iic_subsystem/iic_0/scl_i',\n",
      "                                       'iop_rpi/io_switch/scl0_i'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_scl_o': ['iop_rpi/iic_subsystem/iic_0/scl_o',\n",
      "                                       'iop_rpi/io_switch/scl0_o'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_scl_t': ['iop_rpi/iic_subsystem/iic_0/scl_t',\n",
      "                                       'iop_rpi/io_switch/scl0_t'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_sda_i': ['iop_rpi/iic_subsystem/iic_0/sda_i',\n",
      "                                       'iop_rpi/io_switch/sda0_i'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_sda_o': ['iop_rpi/iic_subsystem/iic_0/sda_o',\n",
      "                                       'iop_rpi/io_switch/sda0_o'],\n",
      " 'iop_rpi_iic_subsystem_iic_0_sda_t': ['iop_rpi/iic_subsystem/iic_0/sda_t',\n",
      "                                       'iop_rpi/io_switch/sda0_t'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_iic2intc_irpt': ['iop_rpi/iic_subsystem/iic_1/iic2intc_irpt',\n",
      "                                               'iop_rpi/intr_concat/In1'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_araddr': ['iop_rpi/iic_subsystem/iic_1/s_axi_araddr',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_araddr'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_arready': ['iop_rpi/iic_subsystem/iic_1/s_axi_arready',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M07_AXI_arready'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_arvalid': ['iop_rpi/iic_subsystem/iic_1/s_axi_arvalid',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M07_AXI_arvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_awaddr': ['iop_rpi/iic_subsystem/iic_1/s_axi_awaddr',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_awaddr'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_awready': ['iop_rpi/iic_subsystem/iic_1/s_axi_awready',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M07_AXI_awready'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_awvalid': ['iop_rpi/iic_subsystem/iic_1/s_axi_awvalid',\n",
      "                                               'iop_rpi/microblaze_0_axi_periph/M07_AXI_awvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_bready': ['iop_rpi/iic_subsystem/iic_1/s_axi_bready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_bready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_bresp': ['iop_rpi/iic_subsystem/iic_1/s_axi_bresp',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M07_AXI_bresp'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_bvalid': ['iop_rpi/iic_subsystem/iic_1/s_axi_bvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_bvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_rdata': ['iop_rpi/iic_subsystem/iic_1/s_axi_rdata',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M07_AXI_rdata'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_rready': ['iop_rpi/iic_subsystem/iic_1/s_axi_rready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_rready'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_rresp': ['iop_rpi/iic_subsystem/iic_1/s_axi_rresp',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M07_AXI_rresp'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_rvalid': ['iop_rpi/iic_subsystem/iic_1/s_axi_rvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_rvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_wdata': ['iop_rpi/iic_subsystem/iic_1/s_axi_wdata',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M07_AXI_wdata'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_wready': ['iop_rpi/iic_subsystem/iic_1/s_axi_wready',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_wready'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_wstrb': ['iop_rpi/iic_subsystem/iic_1/s_axi_wstrb',\n",
      "                                             'iop_rpi/microblaze_0_axi_periph/M07_AXI_wstrb'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_s_axi_wvalid': ['iop_rpi/iic_subsystem/iic_1/s_axi_wvalid',\n",
      "                                              'iop_rpi/microblaze_0_axi_periph/M07_AXI_wvalid'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_scl_i': ['iop_rpi/iic_subsystem/iic_1/scl_i',\n",
      "                                       'iop_rpi/io_switch/scl1_i'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_scl_o': ['iop_rpi/iic_subsystem/iic_1/scl_o',\n",
      "                                       'iop_rpi/io_switch/scl1_o'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_scl_t': ['iop_rpi/iic_subsystem/iic_1/scl_t',\n",
      "                                       'iop_rpi/io_switch/scl1_t'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_sda_i': ['iop_rpi/iic_subsystem/iic_1/sda_i',\n",
      "                                       'iop_rpi/io_switch/sda1_i'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_sda_o': ['iop_rpi/iic_subsystem/iic_1/sda_o',\n",
      "                                       'iop_rpi/io_switch/sda1_o'],\n",
      " 'iop_rpi_iic_subsystem_iic_1_sda_t': ['iop_rpi/iic_subsystem/iic_1/sda_t',\n",
      "                                       'iop_rpi/io_switch/sda1_t'],\n",
      " 'iop_rpi_intc_irq': ['iop_rpi/intc/irq', 'iop_rpi/mb/Interrupt'],\n",
      " 'iop_rpi_intc_s_axi_araddr': ['iop_rpi/intc/s_axi_araddr',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_araddr'],\n",
      " 'iop_rpi_intc_s_axi_arready': ['iop_rpi/intc/s_axi_arready',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M04_AXI_arready'],\n",
      " 'iop_rpi_intc_s_axi_arvalid': ['iop_rpi/intc/s_axi_arvalid',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M04_AXI_arvalid'],\n",
      " 'iop_rpi_intc_s_axi_awaddr': ['iop_rpi/intc/s_axi_awaddr',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_awaddr'],\n",
      " 'iop_rpi_intc_s_axi_awready': ['iop_rpi/intc/s_axi_awready',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M04_AXI_awready'],\n",
      " 'iop_rpi_intc_s_axi_awvalid': ['iop_rpi/intc/s_axi_awvalid',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M04_AXI_awvalid'],\n",
      " 'iop_rpi_intc_s_axi_bready': ['iop_rpi/intc/s_axi_bready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_bready'],\n",
      " 'iop_rpi_intc_s_axi_bresp': ['iop_rpi/intc/s_axi_bresp',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M04_AXI_bresp'],\n",
      " 'iop_rpi_intc_s_axi_bvalid': ['iop_rpi/intc/s_axi_bvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_bvalid'],\n",
      " 'iop_rpi_intc_s_axi_rdata': ['iop_rpi/intc/s_axi_rdata',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M04_AXI_rdata'],\n",
      " 'iop_rpi_intc_s_axi_rready': ['iop_rpi/intc/s_axi_rready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_rready'],\n",
      " 'iop_rpi_intc_s_axi_rresp': ['iop_rpi/intc/s_axi_rresp',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M04_AXI_rresp'],\n",
      " 'iop_rpi_intc_s_axi_rvalid': ['iop_rpi/intc/s_axi_rvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_rvalid'],\n",
      " 'iop_rpi_intc_s_axi_wdata': ['iop_rpi/intc/s_axi_wdata',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M04_AXI_wdata'],\n",
      " 'iop_rpi_intc_s_axi_wready': ['iop_rpi/intc/s_axi_wready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_wready'],\n",
      " 'iop_rpi_intc_s_axi_wstrb': ['iop_rpi/intc/s_axi_wstrb',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M04_AXI_wstrb'],\n",
      " 'iop_rpi_intc_s_axi_wvalid': ['iop_rpi/intc/s_axi_wvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M04_AXI_wvalid'],\n",
      " 'iop_rpi_intr_concat_dout': ['iop_rpi/intc/intr', 'iop_rpi/intr_concat/dout'],\n",
      " 'iop_rpi_intr_gpio_io_o': ['iop_rpi/dff_en_reset_vector_0/en',\n",
      "                            'iop_rpi/intr/gpio_io_o'],\n",
      " 'iop_rpi_intr_s_axi_araddr': ['iop_rpi/intr/s_axi_araddr',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_araddr'],\n",
      " 'iop_rpi_intr_s_axi_arready': ['iop_rpi/intr/s_axi_arready',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M03_AXI_arready'],\n",
      " 'iop_rpi_intr_s_axi_arvalid': ['iop_rpi/intr/s_axi_arvalid',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M03_AXI_arvalid'],\n",
      " 'iop_rpi_intr_s_axi_awaddr': ['iop_rpi/intr/s_axi_awaddr',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_awaddr'],\n",
      " 'iop_rpi_intr_s_axi_awready': ['iop_rpi/intr/s_axi_awready',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M03_AXI_awready'],\n",
      " 'iop_rpi_intr_s_axi_awvalid': ['iop_rpi/intr/s_axi_awvalid',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/M03_AXI_awvalid'],\n",
      " 'iop_rpi_intr_s_axi_bready': ['iop_rpi/intr/s_axi_bready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_bready'],\n",
      " 'iop_rpi_intr_s_axi_bresp': ['iop_rpi/intr/s_axi_bresp',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M03_AXI_bresp'],\n",
      " 'iop_rpi_intr_s_axi_bvalid': ['iop_rpi/intr/s_axi_bvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_bvalid'],\n",
      " 'iop_rpi_intr_s_axi_rdata': ['iop_rpi/intr/s_axi_rdata',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M03_AXI_rdata'],\n",
      " 'iop_rpi_intr_s_axi_rready': ['iop_rpi/intr/s_axi_rready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_rready'],\n",
      " 'iop_rpi_intr_s_axi_rresp': ['iop_rpi/intr/s_axi_rresp',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M03_AXI_rresp'],\n",
      " 'iop_rpi_intr_s_axi_rvalid': ['iop_rpi/intr/s_axi_rvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_rvalid'],\n",
      " 'iop_rpi_intr_s_axi_wdata': ['iop_rpi/intr/s_axi_wdata',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M03_AXI_wdata'],\n",
      " 'iop_rpi_intr_s_axi_wready': ['iop_rpi/intr/s_axi_wready',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_wready'],\n",
      " 'iop_rpi_intr_s_axi_wstrb': ['iop_rpi/intr/s_axi_wstrb',\n",
      "                              'iop_rpi/microblaze_0_axi_periph/M03_AXI_wstrb'],\n",
      " 'iop_rpi_intr_s_axi_wvalid': ['iop_rpi/intr/s_axi_wvalid',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/M03_AXI_wvalid'],\n",
      " 'iop_rpi_io_switch_gpio_data_i': ['iop_rpi/io_switch/gpio_data_i',\n",
      "                                   'iop_rpi/rpi_gpio/gpio_io_i'],\n",
      " 'iop_rpi_io_switch_gpio_data_o': ['iop_rpi/io_switch/gpio_data_o',\n",
      "                                   'iop_rpi/rpi_gpio/gpio_io_o'],\n",
      " 'iop_rpi_io_switch_gpio_tri_o': ['iop_rpi/io_switch/gpio_tri_o',\n",
      "                                  'iop_rpi/rpi_gpio/gpio_io_t'],\n",
      " 'iop_rpi_io_switch_io_data_i': ['iop_rpi/io_switch/io_data_i',\n",
      "                                 'wire_distribution_network/distributor_rpi/gpio_i_i'],\n",
      " 'iop_rpi_io_switch_io_data_o': ['iop_rpi/io_switch/io_data_o',\n",
      "                                 'wire_distribution_network/distributor_rpi/gpio_i_o'],\n",
      " 'iop_rpi_io_switch_io_tri_o': ['iop_rpi/io_switch/io_tri_o',\n",
      "                                'wire_distribution_network/distributor_rpi/gpio_i_t'],\n",
      " 'iop_rpi_io_switch_miso0_i': ['iop_rpi/io_switch/miso0_i',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io1_i'],\n",
      " 'iop_rpi_io_switch_miso0_o': ['iop_rpi/io_switch/miso0_o',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io1_o'],\n",
      " 'iop_rpi_io_switch_miso0_t': ['iop_rpi/io_switch/miso0_t',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io1_t'],\n",
      " 'iop_rpi_io_switch_miso1_i': ['iop_rpi/io_switch/miso1_i',\n",
      "                               'iop_rpi/spi_subsystem/spi_1/io1_i'],\n",
      " 'iop_rpi_io_switch_miso1_o': ['iop_rpi/io_switch/miso1_o',\n",
      "                               'iop_rpi/spi_subsystem/spi_1/io1_o'],\n",
      " 'iop_rpi_io_switch_miso1_t': ['iop_rpi/io_switch/miso1_t',\n",
      "                               'iop_rpi/spi_subsystem/spi_1/io1_t'],\n",
      " 'iop_rpi_io_switch_mosi0_i': ['iop_rpi/io_switch/mosi0_i',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io0_i'],\n",
      " 'iop_rpi_io_switch_mosi0_o': ['iop_rpi/io_switch/mosi0_o',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io0_o'],\n",
      " 'iop_rpi_io_switch_mosi0_t': ['iop_rpi/io_switch/mosi0_t',\n",
      "                               'iop_rpi/spi_subsystem/spi_0/io0_t'],\n",
      " 'iop_rpi_io_switch_mosi1_i': ['iop_rpi/io_switch/mosi1_i',\n",
      "                               'iop_rpi/spi_subsystem/spi_1/io0_i'],\n",
      " 'iop_rpi_io_switch_mosi1_o': ['iop_rpi/io_switch/mosi1_o',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                               'iop_rpi/spi_subsystem/spi_1/io0_o'],\n",
      " 'iop_rpi_io_switch_mosi1_t': ['iop_rpi/io_switch/mosi1_t',\n",
      "                               'iop_rpi/spi_subsystem/spi_1/io0_t'],\n",
      " 'iop_rpi_io_switch_s_axi_araddr': ['iop_rpi/io_switch/s_axi_araddr',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_araddr'],\n",
      " 'iop_rpi_io_switch_s_axi_arprot': ['iop_rpi/io_switch/s_axi_arprot',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_arprot'],\n",
      " 'iop_rpi_io_switch_s_axi_arready': ['iop_rpi/io_switch/s_axi_arready',\n",
      "                                     'iop_rpi/microblaze_0_axi_periph/M02_AXI_arready'],\n",
      " 'iop_rpi_io_switch_s_axi_arvalid': ['iop_rpi/io_switch/s_axi_arvalid',\n",
      "                                     'iop_rpi/microblaze_0_axi_periph/M02_AXI_arvalid'],\n",
      " 'iop_rpi_io_switch_s_axi_awaddr': ['iop_rpi/io_switch/s_axi_awaddr',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_awaddr'],\n",
      " 'iop_rpi_io_switch_s_axi_awprot': ['iop_rpi/io_switch/s_axi_awprot',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_awprot'],\n",
      " 'iop_rpi_io_switch_s_axi_awready': ['iop_rpi/io_switch/s_axi_awready',\n",
      "                                     'iop_rpi/microblaze_0_axi_periph/M02_AXI_awready'],\n",
      " 'iop_rpi_io_switch_s_axi_awvalid': ['iop_rpi/io_switch/s_axi_awvalid',\n",
      "                                     'iop_rpi/microblaze_0_axi_periph/M02_AXI_awvalid'],\n",
      " 'iop_rpi_io_switch_s_axi_bready': ['iop_rpi/io_switch/s_axi_bready',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_bready'],\n",
      " 'iop_rpi_io_switch_s_axi_bresp': ['iop_rpi/io_switch/s_axi_bresp',\n",
      "                                   'iop_rpi/microblaze_0_axi_periph/M02_AXI_bresp'],\n",
      " 'iop_rpi_io_switch_s_axi_bvalid': ['iop_rpi/io_switch/s_axi_bvalid',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_bvalid'],\n",
      " 'iop_rpi_io_switch_s_axi_rdata': ['iop_rpi/io_switch/s_axi_rdata',\n",
      "                                   'iop_rpi/microblaze_0_axi_periph/M02_AXI_rdata'],\n",
      " 'iop_rpi_io_switch_s_axi_rready': ['iop_rpi/io_switch/s_axi_rready',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_rready'],\n",
      " 'iop_rpi_io_switch_s_axi_rresp': ['iop_rpi/io_switch/s_axi_rresp',\n",
      "                                   'iop_rpi/microblaze_0_axi_periph/M02_AXI_rresp'],\n",
      " 'iop_rpi_io_switch_s_axi_rvalid': ['iop_rpi/io_switch/s_axi_rvalid',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_rvalid'],\n",
      " 'iop_rpi_io_switch_s_axi_wdata': ['iop_rpi/io_switch/s_axi_wdata',\n",
      "                                   'iop_rpi/microblaze_0_axi_periph/M02_AXI_wdata'],\n",
      " 'iop_rpi_io_switch_s_axi_wready': ['iop_rpi/io_switch/s_axi_wready',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_wready'],\n",
      " 'iop_rpi_io_switch_s_axi_wstrb': ['iop_rpi/io_switch/s_axi_wstrb',\n",
      "                                   'iop_rpi/microblaze_0_axi_periph/M02_AXI_wstrb'],\n",
      " 'iop_rpi_io_switch_s_axi_wvalid': ['iop_rpi/io_switch/s_axi_wvalid',\n",
      "                                    'iop_rpi/microblaze_0_axi_periph/M02_AXI_wvalid'],\n",
      " 'iop_rpi_io_switch_sck0_i': ['iop_rpi/io_switch/sck0_i',\n",
      "                              'iop_rpi/spi_subsystem/spi_0/sck_i'],\n",
      " 'iop_rpi_io_switch_sck0_o': ['iop_rpi/io_switch/sck0_o',\n",
      "                              'iop_rpi/spi_subsystem/spi_0/sck_o'],\n",
      " 'iop_rpi_io_switch_sck0_t': ['iop_rpi/io_switch/sck0_t',\n",
      "                              'iop_rpi/spi_subsystem/spi_0/sck_t'],\n",
      " 'iop_rpi_io_switch_sck1_i': ['iop_rpi/io_switch/sck1_i',\n",
      "                              'iop_rpi/spi_subsystem/spi_1/sck_i'],\n",
      " 'iop_rpi_io_switch_sck1_o': ['iop_rpi/io_switch/sck1_o',\n",
      "                              'iop_rpi/spi_subsystem/spi_1/sck_o'],\n",
      " 'iop_rpi_io_switch_sck1_t': ['iop_rpi/io_switch/sck1_t',\n",
      "                              'iop_rpi/spi_subsystem/spi_1/sck_t'],\n",
      " 'iop_rpi_io_switch_ss0_o': ['iop_rpi/io_switch/ss0_o',\n",
      "                             'iop_rpi/spi_subsystem/spi_0/ss_o'],\n",
      " 'iop_rpi_io_switch_ss0_t': ['iop_rpi/io_switch/ss0_t',\n",
      "                             'iop_rpi/spi_subsystem/spi_0/ss_t'],\n",
      " 'iop_rpi_io_switch_ss1_o': ['iop_rpi/io_switch/ss1_o',\n",
      "                             'iop_rpi/spi_subsystem/spi_1/ss_o'],\n",
      " 'iop_rpi_io_switch_ss1_t': ['iop_rpi/io_switch/ss1_t',\n",
      "                             'iop_rpi/spi_subsystem/spi_1/ss_t'],\n",
      " 'iop_rpi_io_switch_uart0_rx_i': ['iop_rpi/io_switch/uart0_rx_i',\n",
      "                                  'iop_rpi/uartlite/rx'],\n",
      " 'iop_rpi_io_switch_uart0_tx_o': ['iop_rpi/io_switch/uart0_tx_o',\n",
      "                                  'iop_rpi/uartlite/tx'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_ABus': ['iop_rpi/lmb/dlmb_v10/LMB_ABus',\n",
      "                                   'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_ABus'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_AddrStrobe': ['iop_rpi/lmb/dlmb_v10/LMB_AddrStrobe',\n",
      "                                         'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_BE': ['iop_rpi/lmb/dlmb_v10/LMB_BE',\n",
      "                                 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_BE'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_CE': ['iop_rpi/lmb/dlmb_v10/LMB_CE',\n",
      "                                 'iop_rpi/mb/DCE'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_ReadDBus': ['iop_rpi/lmb/dlmb_v10/LMB_ReadDBus',\n",
      "                                       'iop_rpi/mb/Data_Read'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_ReadStrobe': ['iop_rpi/lmb/dlmb_v10/LMB_ReadStrobe',\n",
      "                                         'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_Ready': ['iop_rpi/lmb/dlmb_v10/LMB_Ready',\n",
      "                                    'iop_rpi/mb/DReady'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_UE': ['iop_rpi/lmb/dlmb_v10/LMB_UE',\n",
      "                                 'iop_rpi/mb/DUE'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_Wait': ['iop_rpi/lmb/dlmb_v10/LMB_Wait',\n",
      "                                   'iop_rpi/mb/DWait'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_WriteDBus': ['iop_rpi/lmb/dlmb_v10/LMB_WriteDBus',\n",
      "                                        'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus'],\n",
      " 'iop_rpi_lmb_dlmb_v10_LMB_WriteStrobe': ['iop_rpi/lmb/dlmb_v10/LMB_WriteStrobe',\n",
      "                                          'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_ABus': ['iop_rpi/lmb/dlmb_v10/M_ABus',\n",
      "                                 'iop_rpi/mb/Data_Addr'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_AddrStrobe': ['iop_rpi/lmb/dlmb_v10/M_AddrStrobe',\n",
      "                                       'iop_rpi/mb/D_AS'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_BE': ['iop_rpi/lmb/dlmb_v10/M_BE',\n",
      "                               'iop_rpi/mb/Byte_Enable'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_DBus': ['iop_rpi/lmb/dlmb_v10/M_DBus',\n",
      "                                 'iop_rpi/mb/Data_Write'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_ReadStrobe': ['iop_rpi/lmb/dlmb_v10/M_ReadStrobe',\n",
      "                                       'iop_rpi/mb/Read_Strobe'],\n",
      " 'iop_rpi_lmb_dlmb_v10_M_WriteStrobe': ['iop_rpi/lmb/dlmb_v10/M_WriteStrobe',\n",
      "                                        'iop_rpi/mb/Write_Strobe'],\n",
      " 'iop_rpi_lmb_dlmb_v10_Sl_CE': ['iop_rpi/lmb/dlmb_v10/Sl_CE',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_CE'],\n",
      " 'iop_rpi_lmb_dlmb_v10_Sl_DBus': ['iop_rpi/lmb/dlmb_v10/Sl_DBus',\n",
      "                                  'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_DBus'],\n",
      " 'iop_rpi_lmb_dlmb_v10_Sl_Ready': ['iop_rpi/lmb/dlmb_v10/Sl_Ready',\n",
      "                                   'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_Ready'],\n",
      " 'iop_rpi_lmb_dlmb_v10_Sl_UE': ['iop_rpi/lmb/dlmb_v10/Sl_UE',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_UE'],\n",
      " 'iop_rpi_lmb_dlmb_v10_Sl_Wait': ['iop_rpi/lmb/dlmb_v10/Sl_Wait',\n",
      "                                  'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_Wait'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_ABus': ['iop_rpi/lmb/ilmb_v10/LMB_ABus',\n",
      "                                   'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_ABus'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_AddrStrobe': ['iop_rpi/lmb/ilmb_v10/LMB_AddrStrobe',\n",
      "                                         'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_BE': ['iop_rpi/lmb/ilmb_v10/LMB_BE',\n",
      "                                 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_BE'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_CE': ['iop_rpi/lmb/ilmb_v10/LMB_CE',\n",
      "                                 'iop_rpi/mb/ICE'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_ReadDBus': ['iop_rpi/lmb/ilmb_v10/LMB_ReadDBus',\n",
      "                                       'iop_rpi/mb/Instr'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_ReadStrobe': ['iop_rpi/lmb/ilmb_v10/LMB_ReadStrobe',\n",
      "                                         'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_Ready': ['iop_rpi/lmb/ilmb_v10/LMB_Ready',\n",
      "                                    'iop_rpi/mb/IReady'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_UE': ['iop_rpi/lmb/ilmb_v10/LMB_UE',\n",
      "                                 'iop_rpi/mb/IUE'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_Wait': ['iop_rpi/lmb/ilmb_v10/LMB_Wait',\n",
      "                                   'iop_rpi/mb/IWAIT'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_WriteDBus': ['iop_rpi/lmb/ilmb_v10/LMB_WriteDBus',\n",
      "                                        'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_WriteDBus'],\n",
      " 'iop_rpi_lmb_ilmb_v10_LMB_WriteStrobe': ['iop_rpi/lmb/ilmb_v10/LMB_WriteStrobe',\n",
      "                                          'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe'],\n",
      " 'iop_rpi_lmb_ilmb_v10_M_ABus': ['iop_rpi/lmb/ilmb_v10/M_ABus',\n",
      "                                 'iop_rpi/mb/Instr_Addr'],\n",
      " 'iop_rpi_lmb_ilmb_v10_M_AddrStrobe': ['iop_rpi/lmb/ilmb_v10/M_AddrStrobe',\n",
      "                                       'iop_rpi/mb/I_AS'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi_lmb_ilmb_v10_M_ReadStrobe': ['iop_rpi/lmb/ilmb_v10/M_ReadStrobe',\n",
      "                                       'iop_rpi/mb/IFetch'],\n",
      " 'iop_rpi_lmb_ilmb_v10_Sl_CE': ['iop_rpi/lmb/ilmb_v10/Sl_CE',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_CE'],\n",
      " 'iop_rpi_lmb_ilmb_v10_Sl_DBus': ['iop_rpi/lmb/ilmb_v10/Sl_DBus',\n",
      "                                  'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_DBus'],\n",
      " 'iop_rpi_lmb_ilmb_v10_Sl_Ready': ['iop_rpi/lmb/ilmb_v10/Sl_Ready',\n",
      "                                   'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_Ready'],\n",
      " 'iop_rpi_lmb_ilmb_v10_Sl_UE': ['iop_rpi/lmb/ilmb_v10/Sl_UE',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_UE'],\n",
      " 'iop_rpi_lmb_ilmb_v10_Sl_Wait': ['iop_rpi/lmb/ilmb_v10/Sl_Wait',\n",
      "                                  'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_Wait'],\n",
      " 'iop_rpi_lmb_lmb_bram_addra': ['iop_rpi/lmb/lmb_bram/addra',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Addr_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_addrb': ['iop_rpi/lmb/lmb_bram/addrb',\n",
      "                                'iop_rpi/mb_bram_ctrl/bram_addr_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_clka': ['iop_rpi/lmb/lmb_bram/clka',\n",
      "                               'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Clk_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_clkb': ['iop_rpi/lmb/lmb_bram/clkb',\n",
      "                               'iop_rpi/mb_bram_ctrl/bram_clk_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_dina': ['iop_rpi/lmb/lmb_bram/dina',\n",
      "                               'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Dout_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_dinb': ['iop_rpi/lmb/lmb_bram/dinb',\n",
      "                               'iop_rpi/mb_bram_ctrl/bram_wrdata_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_douta': ['iop_rpi/lmb/lmb_bram/douta',\n",
      "                                'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Din_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_doutb': ['iop_rpi/lmb/lmb_bram/doutb',\n",
      "                                'iop_rpi/mb_bram_ctrl/bram_rddata_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_ena': ['iop_rpi/lmb/lmb_bram/ena',\n",
      "                              'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_EN_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_enb': ['iop_rpi/lmb/lmb_bram/enb',\n",
      "                              'iop_rpi/mb_bram_ctrl/bram_en_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_rsta': ['iop_rpi/lmb/lmb_bram/rsta',\n",
      "                               'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Rst_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_rstb': ['iop_rpi/lmb/lmb_bram/rstb',\n",
      "                               'iop_rpi/mb_bram_ctrl/bram_rst_a'],\n",
      " 'iop_rpi_lmb_lmb_bram_wea': ['iop_rpi/lmb/lmb_bram/wea',\n",
      "                              'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_WEN_A'],\n",
      " 'iop_rpi_lmb_lmb_bram_web': ['iop_rpi/lmb/lmb_bram/web',\n",
      "                              'iop_rpi/mb_bram_ctrl/bram_we_a'],\n",
      " 'iop_rpi_logic_1_dout': ['iop_rpi/dff_en_reset_vector_0/d',\n",
      "                          'iop_rpi/logic_1/dout',\n",
      "                          'iop_rpi/rst_clk_wiz_1_100M/ext_reset_in'],\n",
      " 'iop_rpi_mb_Dbg_Capture': ['iop_rpi/mb/Dbg_Capture', 'mdm_1/Dbg_Capture_3'],\n",
      " 'iop_rpi_mb_Dbg_Clk': ['iop_rpi/mb/Dbg_Clk', 'mdm_1/Dbg_Clk_3'],\n",
      " 'iop_rpi_mb_Dbg_Disable': ['iop_rpi/mb/Dbg_Disable', 'mdm_1/Dbg_Disable_3'],\n",
      " 'iop_rpi_mb_Dbg_Reg_En': ['iop_rpi/mb/Dbg_Reg_En', 'mdm_1/Dbg_Reg_En_3'],\n",
      " 'iop_rpi_mb_Dbg_Shift': ['iop_rpi/mb/Dbg_Shift', 'mdm_1/Dbg_Shift_3'],\n",
      " 'iop_rpi_mb_Dbg_TDI': ['iop_rpi/mb/Dbg_TDI', 'mdm_1/Dbg_TDI_3'],\n",
      " 'iop_rpi_mb_Dbg_TDO': ['iop_rpi/mb/Dbg_TDO', 'mdm_1/Dbg_TDO_3'],\n",
      " 'iop_rpi_mb_Dbg_Update': ['iop_rpi/mb/Dbg_Update', 'mdm_1/Dbg_Update_3'],\n",
      " 'iop_rpi_mb_Debug_Rst': ['iop_rpi/mb/Debug_Rst', 'mdm_1/Dbg_Rst_3'],\n",
      " 'iop_rpi_mb_M_AXI_DP_ARADDR': ['iop_rpi/mb/M_AXI_DP_ARADDR',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_araddr'],\n",
      " 'iop_rpi_mb_M_AXI_DP_ARPROT': ['iop_rpi/mb/M_AXI_DP_ARPROT',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_arprot'],\n",
      " 'iop_rpi_mb_M_AXI_DP_ARREADY': ['iop_rpi/mb/M_AXI_DP_ARREADY',\n",
      "                                 'iop_rpi/microblaze_0_axi_periph/S00_AXI_arready'],\n",
      " 'iop_rpi_mb_M_AXI_DP_ARVALID': ['iop_rpi/mb/M_AXI_DP_ARVALID',\n",
      "                                 'iop_rpi/microblaze_0_axi_periph/S00_AXI_arvalid'],\n",
      " 'iop_rpi_mb_M_AXI_DP_AWADDR': ['iop_rpi/mb/M_AXI_DP_AWADDR',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_awaddr'],\n",
      " 'iop_rpi_mb_M_AXI_DP_AWPROT': ['iop_rpi/mb/M_AXI_DP_AWPROT',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_awprot'],\n",
      " 'iop_rpi_mb_M_AXI_DP_AWREADY': ['iop_rpi/mb/M_AXI_DP_AWREADY',\n",
      "                                 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awready'],\n",
      " 'iop_rpi_mb_M_AXI_DP_AWVALID': ['iop_rpi/mb/M_AXI_DP_AWVALID',\n",
      "                                 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awvalid'],\n",
      " 'iop_rpi_mb_M_AXI_DP_BREADY': ['iop_rpi/mb/M_AXI_DP_BREADY',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_bready'],\n",
      " 'iop_rpi_mb_M_AXI_DP_BRESP': ['iop_rpi/mb/M_AXI_DP_BRESP',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/S00_AXI_bresp'],\n",
      " 'iop_rpi_mb_M_AXI_DP_BVALID': ['iop_rpi/mb/M_AXI_DP_BVALID',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_bvalid'],\n",
      " 'iop_rpi_mb_M_AXI_DP_RDATA': ['iop_rpi/mb/M_AXI_DP_RDATA',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/S00_AXI_rdata'],\n",
      " 'iop_rpi_mb_M_AXI_DP_RREADY': ['iop_rpi/mb/M_AXI_DP_RREADY',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_rready'],\n",
      " 'iop_rpi_mb_M_AXI_DP_RRESP': ['iop_rpi/mb/M_AXI_DP_RRESP',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/S00_AXI_rresp'],\n",
      " 'iop_rpi_mb_M_AXI_DP_RVALID': ['iop_rpi/mb/M_AXI_DP_RVALID',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_rvalid'],\n",
      " 'iop_rpi_mb_M_AXI_DP_WDATA': ['iop_rpi/mb/M_AXI_DP_WDATA',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/S00_AXI_wdata'],\n",
      " 'iop_rpi_mb_M_AXI_DP_WREADY': ['iop_rpi/mb/M_AXI_DP_WREADY',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_wready'],\n",
      " 'iop_rpi_mb_M_AXI_DP_WSTRB': ['iop_rpi/mb/M_AXI_DP_WSTRB',\n",
      "                               'iop_rpi/microblaze_0_axi_periph/S00_AXI_wstrb'],\n",
      " 'iop_rpi_mb_M_AXI_DP_WVALID': ['iop_rpi/mb/M_AXI_DP_WVALID',\n",
      "                                'iop_rpi/microblaze_0_axi_periph/S00_AXI_wvalid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_araddr': ['iop_rpi/mb_bram_ctrl/s_axi_araddr',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_araddr'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arburst': ['iop_rpi/mb_bram_ctrl/s_axi_arburst',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_arburst'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arcache': ['iop_rpi/mb_bram_ctrl/s_axi_arcache',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_arcache'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arid': ['iop_rpi/mb_bram_ctrl/s_axi_arid',\n",
      "                                     'ps7_0_axi_periph1/M03_AXI_arid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arlen': ['iop_rpi/mb_bram_ctrl/s_axi_arlen',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_arlen'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arlock': ['iop_rpi/mb_bram_ctrl/s_axi_arlock',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_arlock'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arprot': ['iop_rpi/mb_bram_ctrl/s_axi_arprot',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_arprot'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arready': ['iop_rpi/mb_bram_ctrl/s_axi_arready',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_arready'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arsize': ['iop_rpi/mb_bram_ctrl/s_axi_arsize',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_arsize'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_arvalid': ['iop_rpi/mb_bram_ctrl/s_axi_arvalid',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_arvalid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awaddr': ['iop_rpi/mb_bram_ctrl/s_axi_awaddr',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_awaddr'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awburst': ['iop_rpi/mb_bram_ctrl/s_axi_awburst',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_awburst'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awcache': ['iop_rpi/mb_bram_ctrl/s_axi_awcache',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_awcache'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awid': ['iop_rpi/mb_bram_ctrl/s_axi_awid',\n",
      "                                     'ps7_0_axi_periph1/M03_AXI_awid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awlen': ['iop_rpi/mb_bram_ctrl/s_axi_awlen',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_awlen'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awlock': ['iop_rpi/mb_bram_ctrl/s_axi_awlock',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_awlock'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awprot': ['iop_rpi/mb_bram_ctrl/s_axi_awprot',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_awprot'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awready': ['iop_rpi/mb_bram_ctrl/s_axi_awready',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_awready'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awsize': ['iop_rpi/mb_bram_ctrl/s_axi_awsize',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_awsize'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_awvalid': ['iop_rpi/mb_bram_ctrl/s_axi_awvalid',\n",
      "                                        'ps7_0_axi_periph1/M03_AXI_awvalid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_bid': ['iop_rpi/mb_bram_ctrl/s_axi_bid',\n",
      "                                    'ps7_0_axi_periph1/M03_AXI_bid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_bready': ['iop_rpi/mb_bram_ctrl/s_axi_bready',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_bready'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_bresp': ['iop_rpi/mb_bram_ctrl/s_axi_bresp',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_bresp'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_bvalid': ['iop_rpi/mb_bram_ctrl/s_axi_bvalid',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_bvalid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rdata': ['iop_rpi/mb_bram_ctrl/s_axi_rdata',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_rdata'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rid': ['iop_rpi/mb_bram_ctrl/s_axi_rid',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                    'ps7_0_axi_periph1/M03_AXI_rid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rlast': ['iop_rpi/mb_bram_ctrl/s_axi_rlast',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_rlast'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rready': ['iop_rpi/mb_bram_ctrl/s_axi_rready',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_rready'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rresp': ['iop_rpi/mb_bram_ctrl/s_axi_rresp',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_rresp'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_rvalid': ['iop_rpi/mb_bram_ctrl/s_axi_rvalid',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_rvalid'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_wdata': ['iop_rpi/mb_bram_ctrl/s_axi_wdata',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_wdata'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_wlast': ['iop_rpi/mb_bram_ctrl/s_axi_wlast',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_wlast'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_wready': ['iop_rpi/mb_bram_ctrl/s_axi_wready',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_wready'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_wstrb': ['iop_rpi/mb_bram_ctrl/s_axi_wstrb',\n",
      "                                      'ps7_0_axi_periph1/M03_AXI_wstrb'],\n",
      " 'iop_rpi_mb_bram_ctrl_s_axi_wvalid': ['iop_rpi/mb_bram_ctrl/s_axi_wvalid',\n",
      "                                       'ps7_0_axi_periph1/M03_AXI_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_araddr',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_arready',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_0/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_arvalid',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_0/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_awaddr',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_awready',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_0/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_awvalid',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_0/s_axi_awvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_bready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_bresp',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_bvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_rdata',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_rready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_rresp',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_rvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_wdata',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_wready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_wstrb',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M00_AXI_wvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_0/s_axi_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_araddr',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_arready',\n",
      "                                                     'iop_rpi/rpi_gpio/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_arvalid',\n",
      "                                                     'iop_rpi/rpi_gpio/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_awaddr',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_awready',\n",
      "                                                     'iop_rpi/rpi_gpio/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_awvalid',\n",
      "                                                     'iop_rpi/rpi_gpio/s_axi_awvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_bready',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_bresp',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_bvalid',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_rdata',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_rready',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_rresp',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_rvalid',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_wdata',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_wready',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_wstrb',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M05_AXI_wvalid',\n",
      "                                                    'iop_rpi/rpi_gpio/s_axi_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_araddr',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_arready',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_1/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_arvalid',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_1/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_awaddr',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_awready',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_1/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_awvalid',\n",
      "                                                     'iop_rpi/spi_subsystem/spi_1/s_axi_awvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_bready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_bresp',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_1/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_bvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_rdata',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_1/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_rready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_rresp',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_1/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_rvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_wdata',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_1/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_wready',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_wstrb',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_1/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M06_AXI_wvalid',\n",
      "                                                    'iop_rpi/spi_subsystem/spi_1/s_axi_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_araddr',\n",
      "                                                    'iop_rpi/uartlite/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_arready',\n",
      "                                                     'iop_rpi/uartlite/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_arvalid',\n",
      "                                                     'iop_rpi/uartlite/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_awaddr',\n",
      "                                                    'iop_rpi/uartlite/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_awready',\n",
      "                                                     'iop_rpi/uartlite/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_awvalid',\n",
      "                                                     'iop_rpi/uartlite/s_axi_awvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_bready',\n",
      "                                                    'iop_rpi/uartlite/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_bresp',\n",
      "                                                   'iop_rpi/uartlite/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_bvalid',\n",
      "                                                    'iop_rpi/uartlite/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_rdata',\n",
      "                                                   'iop_rpi/uartlite/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_rready',\n",
      "                                                    'iop_rpi/uartlite/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_rresp',\n",
      "                                                   'iop_rpi/uartlite/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_rvalid',\n",
      "                                                    'iop_rpi/uartlite/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_wdata',\n",
      "                                                   'iop_rpi/uartlite/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_wready',\n",
      "                                                    'iop_rpi/uartlite/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_wstrb',\n",
      "                                                   'iop_rpi/uartlite/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M08_AXI_wvalid',\n",
      "                                                    'iop_rpi/uartlite/s_axi_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_araddr',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_arready',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_0/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_arvalid',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_0/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_awaddr',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_awready',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_0/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_awvalid',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_0/s_axi_awvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_bready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_bresp',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_bvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_rdata',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_rready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_rresp',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_rvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_wdata',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_wready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_wstrb',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M09_AXI_wvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_0/s_axi_wvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_araddr': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_araddr',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_araddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arready': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_arready',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_1/s_axi_arready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arvalid': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_arvalid',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_1/s_axi_arvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awaddr': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_awaddr',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_awaddr'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awready': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_awready',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_1/s_axi_awready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awvalid': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_awvalid',\n",
      "                                                     'iop_rpi/timers_subsystem/timer_1/s_axi_awvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bready': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_bready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_bready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bresp': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_bresp',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_1/s_axi_bresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bvalid': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_bvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_bvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rdata': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_rdata',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_1/s_axi_rdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rready': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_rready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_rready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rresp': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_rresp',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_1/s_axi_rresp'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rvalid': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_rvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_rvalid'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wdata': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_wdata',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_1/s_axi_wdata'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wready': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_wready',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_wready'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wstrb': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_wstrb',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_1/s_axi_wstrb'],\n",
      " 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wvalid': ['iop_rpi/microblaze_0_axi_periph/M10_AXI_wvalid',\n",
      "                                                    'iop_rpi/timers_subsystem/timer_1/s_axi_wvalid'],\n",
      " 'iop_rpi_rpi_gpio_ip2intc_irpt': ['iop_rpi/intr_concat/In5',\n",
      "                                   'iop_rpi/rpi_gpio/ip2intc_irpt'],\n",
      " 'iop_rpi_rst_clk_wiz_1_100M_bus_struct_reset': ['iop_rpi/lmb/dlmb_v10/SYS_Rst',\n",
      "                                                 'iop_rpi/lmb/ilmb_v10/SYS_Rst',\n",
      "                                                 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_Rst',\n",
      "                                                 'iop_rpi/rst_clk_wiz_1_100M/bus_struct_reset'],\n",
      " 'iop_rpi_rst_clk_wiz_1_100M_interconnect_aresetn': ['iop_rpi/microblaze_0_axi_periph/ARESETN',\n",
      "                                                     'iop_rpi/rst_clk_wiz_1_100M/interconnect_aresetn'],\n",
      " 'iop_rpi_rst_clk_wiz_1_100M_mb_reset': ['iop_rpi/mb/Reset',\n",
      "                                         'iop_rpi/rst_clk_wiz_1_100M/mb_reset'],\n",
      " 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn': ['axi_interconnect_0/S03_ARESETN',\n",
      "                                                   'iop_rpi/iic_subsystem/iic_0/s_axi_aresetn',\n",
      "                                                   'iop_rpi/intc/s_axi_aresetn',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/S00_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M00_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M01_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M02_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M03_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M04_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M05_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M06_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M07_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M08_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M09_ARESETN',\n",
      "                                                   'iop_rpi/microblaze_0_axi_periph/M10_ARESETN',\n",
      "                                                   'iop_rpi/rpi_gpio/s_axi_aresetn',\n",
      "                                                   'iop_rpi/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
      "                                                   'iop_rpi/spi_subsystem/spi_0/s_axi_aresetn',\n",
      "                                                   'iop_rpi/timers_subsystem/timer_0/s_axi_aresetn'],\n",
      " 'iop_rpi_spi_subsystem_spi_0_ip2intc_irpt': ['iop_rpi/intr_concat/In2',\n",
      "                                              'iop_rpi/spi_subsystem/spi_0/ip2intc_irpt'],\n",
      " 'iop_rpi_spi_subsystem_spi_1_ip2intc_irpt': ['iop_rpi/intr_concat/In3',\n",
      "                                              'iop_rpi/spi_subsystem/spi_1/ip2intc_irpt'],\n",
      " 'iop_rpi_timers_subsystem_mb4_timer_pwm_dout': ['iop_rpi/io_switch/pwm_o',\n",
      "                                                 'iop_rpi/timers_subsystem/mb4_timer_pwm/dout'],\n",
      " 'iop_rpi_timers_subsystem_mb4_timers_interrupt_dout': ['iop_rpi/intr_concat/In6',\n",
      "                                                        'iop_rpi/timers_subsystem/mb4_timers_interrupt/dout'],\n",
      " 'iop_rpi_timers_subsystem_timer_0_interrupt': ['iop_rpi/timers_subsystem/mb4_timers_interrupt/In0',\n",
      "                                                'iop_rpi/timers_subsystem/timer_0/interrupt'],\n",
      " 'iop_rpi_timers_subsystem_timer_0_pwm0': ['iop_rpi/timers_subsystem/mb4_timer_pwm/In0',\n",
      "                                           'iop_rpi/timers_subsystem/timer_0/pwm0'],\n",
      " 'iop_rpi_timers_subsystem_timer_1_interrupt': ['iop_rpi/timers_subsystem/mb4_timers_interrupt/In1',\n",
      "                                                'iop_rpi/timers_subsystem/timer_1/interrupt'],\n",
      " 'iop_rpi_timers_subsystem_timer_1_pwm0': ['iop_rpi/timers_subsystem/mb4_timer_pwm/In1',\n",
      "                                           'iop_rpi/timers_subsystem/timer_1/pwm0'],\n",
      " 'iop_rpi_uartlite_interrupt': ['iop_rpi/intr_concat/In4',\n",
      "                                'iop_rpi/uartlite/interrupt'],\n",
      " 'leds_gpio_ip2intc_irpt': ['concat_interrupts/In3', 'leds_gpio/ip2intc_irpt'],\n",
      " 'leds_gpio_s_axi_araddr': ['leds_gpio/s_axi_araddr',\n",
      "                            'ps7_0_axi_periph/M07_AXI_araddr'],\n",
      " 'leds_gpio_s_axi_arready': ['leds_gpio/s_axi_arready',\n",
      "                             'ps7_0_axi_periph/M07_AXI_arready'],\n",
      " 'leds_gpio_s_axi_arvalid': ['leds_gpio/s_axi_arvalid',\n",
      "                             'ps7_0_axi_periph/M07_AXI_arvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'leds_gpio_s_axi_awaddr': ['leds_gpio/s_axi_awaddr',\n",
      "                            'ps7_0_axi_periph/M07_AXI_awaddr'],\n",
      " 'leds_gpio_s_axi_awready': ['leds_gpio/s_axi_awready',\n",
      "                             'ps7_0_axi_periph/M07_AXI_awready'],\n",
      " 'leds_gpio_s_axi_awvalid': ['leds_gpio/s_axi_awvalid',\n",
      "                             'ps7_0_axi_periph/M07_AXI_awvalid'],\n",
      " 'leds_gpio_s_axi_bready': ['leds_gpio/s_axi_bready',\n",
      "                            'ps7_0_axi_periph/M07_AXI_bready'],\n",
      " 'leds_gpio_s_axi_bresp': ['leds_gpio/s_axi_bresp',\n",
      "                           'ps7_0_axi_periph/M07_AXI_bresp'],\n",
      " 'leds_gpio_s_axi_bvalid': ['leds_gpio/s_axi_bvalid',\n",
      "                            'ps7_0_axi_periph/M07_AXI_bvalid'],\n",
      " 'leds_gpio_s_axi_rdata': ['leds_gpio/s_axi_rdata',\n",
      "                           'ps7_0_axi_periph/M07_AXI_rdata'],\n",
      " 'leds_gpio_s_axi_rready': ['leds_gpio/s_axi_rready',\n",
      "                            'ps7_0_axi_periph/M07_AXI_rready'],\n",
      " 'leds_gpio_s_axi_rresp': ['leds_gpio/s_axi_rresp',\n",
      "                           'ps7_0_axi_periph/M07_AXI_rresp'],\n",
      " 'leds_gpio_s_axi_rvalid': ['leds_gpio/s_axi_rvalid',\n",
      "                            'ps7_0_axi_periph/M07_AXI_rvalid'],\n",
      " 'leds_gpio_s_axi_wdata': ['leds_gpio/s_axi_wdata',\n",
      "                           'ps7_0_axi_periph/M07_AXI_wdata'],\n",
      " 'leds_gpio_s_axi_wready': ['leds_gpio/s_axi_wready',\n",
      "                            'ps7_0_axi_periph/M07_AXI_wready'],\n",
      " 'leds_gpio_s_axi_wstrb': ['leds_gpio/s_axi_wstrb',\n",
      "                           'ps7_0_axi_periph/M07_AXI_wstrb'],\n",
      " 'leds_gpio_s_axi_wvalid': ['leds_gpio/s_axi_wvalid',\n",
      "                            'ps7_0_axi_periph/M07_AXI_wvalid'],\n",
      " 'logic_1_dout': ['logic_1/dout',\n",
      "                  'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TVALID',\n",
      "                  'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TVALID'],\n",
      " 'mb_iop_arduino_intr_ack_Dout': ['iop_arduino/dff_en_reset_vector_0/reset',\n",
      "                                  'mb_iop_arduino_intr_ack/Dout'],\n",
      " 'mb_iop_arduino_reset_Dout': ['iop_arduino/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                               'mb_iop_arduino_reset/Dout'],\n",
      " 'mb_iop_pmoda_intr_ack_Dout': ['iop_pmoda/dff_en_reset_vector_0/reset',\n",
      "                                'mb_iop_pmoda_intr_ack/Dout'],\n",
      " 'mb_iop_pmoda_reset_Dout': ['iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                             'mb_iop_pmoda_reset/Dout'],\n",
      " 'mb_iop_pmodb_intr_ack_Dout': ['iop_pmodb/dff_en_reset_vector_0/reset',\n",
      "                                'mb_iop_pmodb_intr_ack/Dout'],\n",
      " 'mb_iop_pmodb_reset_Dout': ['iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                             'mb_iop_pmodb_reset/Dout'],\n",
      " 'mb_iop_rpi_intr_ack_Dout': ['iop_rpi/dff_en_reset_vector_0/reset',\n",
      "                              'mb_iop_rpi_intr_ack/Dout'],\n",
      " 'mb_iop_rpi_reset_Dout': ['iop_rpi/rst_clk_wiz_1_100M/aux_reset_in',\n",
      "                           'mb_iop_rpi_reset/Dout'],\n",
      " 'mdm_1_Debug_SYS_Rst': ['iop_arduino/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
      "                         'iop_pmoda/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
      "                         'iop_pmodb/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
      "                         'iop_rpi/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
      "                         'mdm_1/Debug_SYS_Rst'],\n",
      " 'pmoda_rp_pin_sel_Dout': ['pmoda_rp_pin_sel/Dout',\n",
      "                           'wire_distribution_network/pmoda_rpi_o_sel/sel',\n",
      "                           'wire_distribution_network/pmoda_rpi_t_sel/sel'],\n",
      " 'ps7_0_FCLK_CLK0': ['audio_codec_ctrl_0/s_axi_aclk',\n",
      "                     'axi_interconnect_0/ACLK',\n",
      "                     'axi_interconnect_0/S00_ACLK',\n",
      "                     'axi_interconnect_0/M00_ACLK',\n",
      "                     'axi_interconnect_0/S01_ACLK',\n",
      "                     'axi_interconnect_0/S02_ACLK',\n",
      "                     'axi_interconnect_0/S03_ACLK',\n",
      "                     'btns_gpio/s_axi_aclk',\n",
      "                     'clk_wiz_10MHz/clk_in1',\n",
      "                     'iop_arduino/arduino_gpio/s_axi_aclk',\n",
      "                     'iop_arduino/dff_en_reset_vector_0/clk',\n",
      "                     'iop_arduino/iic_direct/s_axi_aclk',\n",
      "                     'iop_arduino/intc/s_axi_aclk',\n",
      "                     'iop_arduino/intr/s_axi_aclk',\n",
      "                     'iop_arduino/io_switch/s_axi_aclk',\n",
      "                     'iop_arduino/lmb/dlmb_v10/LMB_Clk',\n",
      "                     'iop_arduino/lmb/ilmb_v10/LMB_Clk',\n",
      "                     'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_Clk',\n",
      "                     'iop_arduino/mb/Clk',\n",
      "                     'iop_arduino/mb_bram_ctrl/s_axi_aclk',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/S00_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M00_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M01_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M02_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M03_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M04_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M05_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M06_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M07_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M08_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M09_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M10_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M11_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M12_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M13_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M14_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M15_ACLK',\n",
      "                     'iop_arduino/microblaze_0_axi_periph/M16_ACLK',\n",
      "                     'iop_arduino/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
      "                     'iop_arduino/spi_subsystem/spi_direct/ext_spi_clk',\n",
      "                     'iop_arduino/spi_subsystem/spi_direct/s_axi_aclk',\n",
      "                     'iop_arduino/spi_subsystem/spi_shared/ext_spi_clk',\n",
      "                     'iop_arduino/spi_subsystem/spi_shared/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_0/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_1/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_2/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_3/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_4/s_axi_aclk',\n",
      "                     'iop_arduino/timers_subsystem/timer_5/s_axi_aclk',\n",
      "                     'iop_arduino/uartlite/s_axi_aclk',\n",
      "                     'iop_arduino/xadc/s_axi_aclk',\n",
      "                     'iop_pmoda/dff_en_reset_vector_0/clk',\n",
      "                     'iop_pmoda/gpio/s_axi_aclk',\n",
      "                     'iop_pmoda/iic/s_axi_aclk',\n",
      "                     'iop_pmoda/intc/s_axi_aclk',\n",
      "                     'iop_pmoda/intr/s_axi_aclk',\n",
      "                     'iop_pmoda/io_switch/s_axi_aclk',\n",
      "                     'iop_pmoda/lmb/dlmb_v10/LMB_Clk',\n",
      "                     'iop_pmoda/lmb/ilmb_v10/LMB_Clk',\n",
      "                     'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_Clk',\n",
      "                     'iop_pmoda/mb/Clk',\n",
      "                     'iop_pmoda/mb_bram_ctrl/s_axi_aclk',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/S00_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M00_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M01_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M02_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M03_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M04_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M05_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M06_ACLK',\n",
      "                     'iop_pmoda/microblaze_0_axi_periph/M07_ACLK',\n",
      "                     'iop_pmoda/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
      "                     'iop_pmoda/spi/ext_spi_clk',\n",
      "                     'iop_pmoda/spi/s_axi_aclk',\n",
      "                     'iop_pmoda/timer/s_axi_aclk',\n",
      "                     'iop_pmodb/dff_en_reset_vector_0/clk',\n",
      "                     'iop_pmodb/gpio/s_axi_aclk',\n",
      "                     'iop_pmodb/iic/s_axi_aclk',\n",
      "                     'iop_pmodb/intc/s_axi_aclk',\n",
      "                     'iop_pmodb/intr/s_axi_aclk',\n",
      "                     'iop_pmodb/io_switch/s_axi_aclk',\n",
      "                     'iop_pmodb/lmb/dlmb_v10/LMB_Clk',\n",
      "                     'iop_pmodb/lmb/ilmb_v10/LMB_Clk',\n",
      "                     'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_Clk',\n",
      "                     'iop_pmodb/mb/Clk',\n",
      "                     'iop_pmodb/mb_bram_ctrl/s_axi_aclk',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/S00_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M00_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M01_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M02_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M03_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M04_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M05_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M06_ACLK',\n",
      "                     'iop_pmodb/microblaze_0_axi_periph/M07_ACLK',\n",
      "                     'iop_pmodb/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
      "                     'iop_pmodb/spi/ext_spi_clk',\n",
      "                     'iop_pmodb/spi/s_axi_aclk',\n",
      "                     'iop_pmodb/timer/s_axi_aclk',\n",
      "                     'iop_rpi/dff_en_reset_vector_0/clk',\n",
      "                     'iop_rpi/iic_subsystem/iic_0/s_axi_aclk',\n",
      "                     'iop_rpi/iic_subsystem/iic_1/s_axi_aclk',\n",
      "                     'iop_rpi/intc/s_axi_aclk',\n",
      "                     'iop_rpi/intr/s_axi_aclk',\n",
      "                     'iop_rpi/io_switch/s_axi_aclk',\n",
      "                     'iop_rpi/lmb/dlmb_v10/LMB_Clk',\n",
      "                     'iop_rpi/lmb/ilmb_v10/LMB_Clk',\n",
      "                     'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_Clk',\n",
      "                     'iop_rpi/mb/Clk',\n",
      "                     'iop_rpi/mb_bram_ctrl/s_axi_aclk',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/S00_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M00_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M01_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M02_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M03_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M04_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M05_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M06_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M07_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M08_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M09_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M10_ACLK',\n",
      "                     'iop_rpi/microblaze_0_axi_periph/M11_ACLK',\n",
      "                     'iop_rpi/rpi_gpio/s_axi_aclk',\n",
      "                     'iop_rpi/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
      "                     'iop_rpi/spi_subsystem/spi_0/ext_spi_clk',\n",
      "                     'iop_rpi/spi_subsystem/spi_0/s_axi_aclk',\n",
      "                     'iop_rpi/spi_subsystem/spi_1/ext_spi_clk',\n",
      "                     'iop_rpi/spi_subsystem/spi_1/s_axi_aclk',\n",
      "                     'iop_rpi/timers_subsystem/timer_0/s_axi_aclk',\n",
      "                     'iop_rpi/timers_subsystem/timer_1/s_axi_aclk',\n",
      "                     'iop_rpi/uartlite/s_axi_aclk',\n",
      "                     'leds_gpio/s_axi_aclk',\n",
      "                     'ps7_0/M_AXI_GP0_ACLK',\n",
      "                     'ps7_0/S_AXI_GP0_ACLK',\n",
      "                     'ps7_0/FCLK_CLK0',\n",
      "                     'ps7_0_axi_periph/ACLK',\n",
      "                     'ps7_0_axi_periph/S00_ACLK',\n",
      "                     'ps7_0_axi_periph/M00_ACLK',\n",
      "                     'ps7_0_axi_periph/M01_ACLK',\n",
      "                     'ps7_0_axi_periph/M02_ACLK',\n",
      "                     'ps7_0_axi_periph/M03_ACLK',\n",
      "                     'ps7_0_axi_periph/M04_ACLK',\n",
      "                     'ps7_0_axi_periph/M05_ACLK',\n",
      "                     'ps7_0_axi_periph/M06_ACLK',\n",
      "                     'ps7_0_axi_periph/M07_ACLK',\n",
      "                     'ps7_0_axi_periph1/ACLK',\n",
      "                     'ps7_0_axi_periph1/S00_ACLK',\n",
      "                     'ps7_0_axi_periph1/M00_ACLK',\n",
      "                     'ps7_0_axi_periph1/M01_ACLK',\n",
      "                     'ps7_0_axi_periph1/M02_ACLK',\n",
      "                     'ps7_0_axi_periph1/M03_ACLK',\n",
      "                     'rgbleds_gpio/s_axi_aclk',\n",
      "                     'rst_ps7_0_fclk0/slowest_sync_clk',\n",
      "                     'switches_gpio/s_axi_aclk',\n",
      "                     'system_interrupts/s_axi_aclk',\n",
      "                     'video/axi_interconnect_0/ACLK',\n",
      "                     'video/axi_interconnect_0/S00_ACLK',\n",
      "                     'video/axi_interconnect_0/M00_ACLK',\n",
      "                     'video/axi_interconnect_0/M03_ACLK',\n",
      "                     'video/axi_interconnect_0/M04_ACLK',\n",
      "                     'video/axi_interconnect_0/M05_ACLK',\n",
      "                     'video/axi_interconnect_0/M08_ACLK',\n",
      "                     'video/axi_interconnect_0/M09_ACLK',\n",
      "                     'video/axi_vdma/s_axi_lite_aclk',\n",
      "                     'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_aclk',\n",
      "                     'video/hdmi_in/frontend/vtc_in/s_axi_aclk',\n",
      "                     'video/hdmi_out/frontend/axi_dynclk/REF_CLK_I',\n",
      "                     'video/hdmi_out/frontend/axi_dynclk/s00_axi_aclk',\n",
      "                     'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_aclk',\n",
      "                     'video/hdmi_out/frontend/vtc_out/s_axi_aclk'],\n",
      " 'ps7_0_FCLK_CLK1': ['ps7_0/S_AXI_HP0_ACLK',\n",
      "                     'ps7_0/FCLK_CLK1',\n",
      "                     'rst_ps7_0_fclk1/slowest_sync_clk',\n",
      "                     'video/axi_interconnect_0/M01_ACLK',\n",
      "                     'video/axi_interconnect_0/M02_ACLK',\n",
      "                     'video/axi_interconnect_0/M06_ACLK',\n",
      "                     'video/axi_interconnect_0/M07_ACLK',\n",
      "                     'video/axi_mem_intercon/ACLK',\n",
      "                     'video/axi_mem_intercon/S00_ACLK',\n",
      "                     'video/axi_mem_intercon/M00_ACLK',\n",
      "                     'video/axi_mem_intercon/S01_ACLK',\n",
      "                     'video/axi_vdma/m_axi_mm2s_aclk',\n",
      "                     'video/axi_vdma/m_axis_mm2s_aclk',\n",
      "                     'video/axi_vdma/m_axi_s2mm_aclk',\n",
      "                     'video/axi_vdma/s_axis_s2mm_aclk',\n",
      "                     'video/hdmi_in/axis_register_slice_0/aclk',\n",
      "                     'video/hdmi_in/color_convert/ap_clk',\n",
      "                     'video/hdmi_in/color_convert/control',\n",
      "                     'video/hdmi_in/frontend/v_vid_in_axi4s_0/aclk',\n",
      "                     'video/hdmi_in/pixel_pack/ap_clk',\n",
      "                     'video/hdmi_in/pixel_pack/control',\n",
      "                     'video/hdmi_out/axis_register_slice_0/aclk',\n",
      "                     'video/hdmi_out/color_convert/ap_clk',\n",
      "                     'video/hdmi_out/color_convert/control',\n",
      "                     'video/hdmi_out/frontend/v_axi4s_vid_out_0/aclk',\n",
      "                     'video/hdmi_out/pixel_unpack/ap_clk',\n",
      "                     'video/hdmi_out/pixel_unpack/control'],\n",
      " 'ps7_0_FCLK_CLK2': ['ps7_0/FCLK_CLK2',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                     'video/hdmi_in/frontend/dvi2rgb_0/RefClk'],\n",
      " 'ps7_0_FCLK_CLK3': ['axi_mem_intercon/ACLK',\n",
      "                     'axi_mem_intercon/S00_ACLK',\n",
      "                     'axi_mem_intercon/M00_ACLK',\n",
      "                     'axi_mem_intercon/S01_ACLK',\n",
      "                     'ps7_0/M_AXI_GP1_ACLK',\n",
      "                     'ps7_0/S_AXI_HP2_ACLK',\n",
      "                     'ps7_0/FCLK_CLK3',\n",
      "                     'ps7_0_axi_periph_1/ACLK',\n",
      "                     'ps7_0_axi_periph_1/S00_ACLK',\n",
      "                     'ps7_0_axi_periph_1/M00_ACLK',\n",
      "                     'ps7_0_axi_periph_1/M01_ACLK',\n",
      "                     'ps7_0_axi_periph_1/M02_ACLK',\n",
      "                     'ps7_0_axi_periph_1/M03_ACLK',\n",
      "                     'rst_ps7_0_fclk3/slowest_sync_clk',\n",
      "                     'trace_analyzer_pi/axi_dma_0/s_axi_lite_aclk',\n",
      "                     'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_aclk',\n",
      "                     'trace_analyzer_pi/axis_data_fifo_0/s_axis_aclk',\n",
      "                     'trace_analyzer_pi/trace_cntrl_64_0/ap_clk',\n",
      "                     'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_aclk',\n",
      "                     'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_aclk',\n",
      "                     'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aclk',\n",
      "                     'trace_analyzer_pmodb/trace_cntrl_32_0/ap_clk'],\n",
      " 'ps7_0_FCLK_RESET0_N': ['ps7_0/FCLK_RESET0_N',\n",
      "                         'rst_ps7_0_fclk0/ext_reset_in',\n",
      "                         'rst_ps7_0_fclk1/ext_reset_in',\n",
      "                         'rst_ps7_0_fclk3/ext_reset_in',\n",
      "                         'video/proc_sys_reset_pixelclk/ext_reset_in'],\n",
      " 'ps7_0_GPIO_O': ['mb_iop_arduino_intr_ack/Din',\n",
      "                  'mb_iop_arduino_reset/Din',\n",
      "                  'mb_iop_pmoda_intr_ack/Din',\n",
      "                  'mb_iop_pmoda_reset/Din',\n",
      "                  'mb_iop_pmodb_intr_ack/Din',\n",
      "                  'mb_iop_pmodb_reset/Din',\n",
      "                  'mb_iop_rpi_intr_ack/Din',\n",
      "                  'mb_iop_rpi_reset/Din',\n",
      "                  'pmoda_rp_pin_sel/Din',\n",
      "                  'ps7_0/GPIO_O'],\n",
      " 'ps7_0_M_AXI_GP0_ARADDR': ['ps7_0/M_AXI_GP0_ARADDR',\n",
      "                            'ps7_0_axi_periph/S00_AXI_araddr'],\n",
      " 'ps7_0_M_AXI_GP0_ARBURST': ['ps7_0/M_AXI_GP0_ARBURST',\n",
      "                             'ps7_0_axi_periph/S00_AXI_arburst'],\n",
      " 'ps7_0_M_AXI_GP0_ARCACHE': ['ps7_0/M_AXI_GP0_ARCACHE',\n",
      "                             'ps7_0_axi_periph/S00_AXI_arcache'],\n",
      " 'ps7_0_M_AXI_GP0_ARID': ['ps7_0/M_AXI_GP0_ARID',\n",
      "                          'ps7_0_axi_periph/S00_AXI_arid'],\n",
      " 'ps7_0_M_AXI_GP0_ARLEN': ['ps7_0/M_AXI_GP0_ARLEN',\n",
      "                           'ps7_0_axi_periph/S00_AXI_arlen'],\n",
      " 'ps7_0_M_AXI_GP0_ARLOCK': ['ps7_0/M_AXI_GP0_ARLOCK',\n",
      "                            'ps7_0_axi_periph/S00_AXI_arlock'],\n",
      " 'ps7_0_M_AXI_GP0_ARPROT': ['ps7_0/M_AXI_GP0_ARPROT',\n",
      "                            'ps7_0_axi_periph/S00_AXI_arprot'],\n",
      " 'ps7_0_M_AXI_GP0_ARQOS': ['ps7_0/M_AXI_GP0_ARQOS',\n",
      "                           'ps7_0_axi_periph/S00_AXI_arqos'],\n",
      " 'ps7_0_M_AXI_GP0_ARREADY': ['ps7_0/M_AXI_GP0_ARREADY',\n",
      "                             'ps7_0_axi_periph/S00_AXI_arready'],\n",
      " 'ps7_0_M_AXI_GP0_ARSIZE': ['ps7_0/M_AXI_GP0_ARSIZE',\n",
      "                            'ps7_0_axi_periph/S00_AXI_arsize'],\n",
      " 'ps7_0_M_AXI_GP0_ARVALID': ['ps7_0/M_AXI_GP0_ARVALID',\n",
      "                             'ps7_0_axi_periph/S00_AXI_arvalid'],\n",
      " 'ps7_0_M_AXI_GP0_AWADDR': ['ps7_0/M_AXI_GP0_AWADDR',\n",
      "                            'ps7_0_axi_periph/S00_AXI_awaddr'],\n",
      " 'ps7_0_M_AXI_GP0_AWBURST': ['ps7_0/M_AXI_GP0_AWBURST',\n",
      "                             'ps7_0_axi_periph/S00_AXI_awburst'],\n",
      " 'ps7_0_M_AXI_GP0_AWCACHE': ['ps7_0/M_AXI_GP0_AWCACHE',\n",
      "                             'ps7_0_axi_periph/S00_AXI_awcache'],\n",
      " 'ps7_0_M_AXI_GP0_AWID': ['ps7_0/M_AXI_GP0_AWID',\n",
      "                          'ps7_0_axi_periph/S00_AXI_awid'],\n",
      " 'ps7_0_M_AXI_GP0_AWLEN': ['ps7_0/M_AXI_GP0_AWLEN',\n",
      "                           'ps7_0_axi_periph/S00_AXI_awlen'],\n",
      " 'ps7_0_M_AXI_GP0_AWLOCK': ['ps7_0/M_AXI_GP0_AWLOCK',\n",
      "                            'ps7_0_axi_periph/S00_AXI_awlock'],\n",
      " 'ps7_0_M_AXI_GP0_AWPROT': ['ps7_0/M_AXI_GP0_AWPROT',\n",
      "                            'ps7_0_axi_periph/S00_AXI_awprot'],\n",
      " 'ps7_0_M_AXI_GP0_AWQOS': ['ps7_0/M_AXI_GP0_AWQOS',\n",
      "                           'ps7_0_axi_periph/S00_AXI_awqos'],\n",
      " 'ps7_0_M_AXI_GP0_AWREADY': ['ps7_0/M_AXI_GP0_AWREADY',\n",
      "                             'ps7_0_axi_periph/S00_AXI_awready'],\n",
      " 'ps7_0_M_AXI_GP0_AWSIZE': ['ps7_0/M_AXI_GP0_AWSIZE',\n",
      "                            'ps7_0_axi_periph/S00_AXI_awsize'],\n",
      " 'ps7_0_M_AXI_GP0_AWVALID': ['ps7_0/M_AXI_GP0_AWVALID',\n",
      "                             'ps7_0_axi_periph/S00_AXI_awvalid'],\n",
      " 'ps7_0_M_AXI_GP0_BID': ['ps7_0/M_AXI_GP0_BID', 'ps7_0_axi_periph/S00_AXI_bid'],\n",
      " 'ps7_0_M_AXI_GP0_BREADY': ['ps7_0/M_AXI_GP0_BREADY',\n",
      "                            'ps7_0_axi_periph/S00_AXI_bready'],\n",
      " 'ps7_0_M_AXI_GP0_BRESP': ['ps7_0/M_AXI_GP0_BRESP',\n",
      "                           'ps7_0_axi_periph/S00_AXI_bresp'],\n",
      " 'ps7_0_M_AXI_GP0_BVALID': ['ps7_0/M_AXI_GP0_BVALID',\n",
      "                            'ps7_0_axi_periph/S00_AXI_bvalid'],\n",
      " 'ps7_0_M_AXI_GP0_RDATA': ['ps7_0/M_AXI_GP0_RDATA',\n",
      "                           'ps7_0_axi_periph/S00_AXI_rdata'],\n",
      " 'ps7_0_M_AXI_GP0_RID': ['ps7_0/M_AXI_GP0_RID', 'ps7_0_axi_periph/S00_AXI_rid'],\n",
      " 'ps7_0_M_AXI_GP0_RLAST': ['ps7_0/M_AXI_GP0_RLAST',\n",
      "                           'ps7_0_axi_periph/S00_AXI_rlast'],\n",
      " 'ps7_0_M_AXI_GP0_RREADY': ['ps7_0/M_AXI_GP0_RREADY',\n",
      "                            'ps7_0_axi_periph/S00_AXI_rready'],\n",
      " 'ps7_0_M_AXI_GP0_RRESP': ['ps7_0/M_AXI_GP0_RRESP',\n",
      "                           'ps7_0_axi_periph/S00_AXI_rresp'],\n",
      " 'ps7_0_M_AXI_GP0_RVALID': ['ps7_0/M_AXI_GP0_RVALID',\n",
      "                            'ps7_0_axi_periph/S00_AXI_rvalid'],\n",
      " 'ps7_0_M_AXI_GP0_WDATA': ['ps7_0/M_AXI_GP0_WDATA',\n",
      "                           'ps7_0_axi_periph/S00_AXI_wdata'],\n",
      " 'ps7_0_M_AXI_GP0_WID': ['ps7_0/M_AXI_GP0_WID', 'ps7_0_axi_periph/S00_AXI_wid'],\n",
      " 'ps7_0_M_AXI_GP0_WLAST': ['ps7_0/M_AXI_GP0_WLAST',\n",
      "                           'ps7_0_axi_periph/S00_AXI_wlast'],\n",
      " 'ps7_0_M_AXI_GP0_WREADY': ['ps7_0/M_AXI_GP0_WREADY',\n",
      "                            'ps7_0_axi_periph/S00_AXI_wready'],\n",
      " 'ps7_0_M_AXI_GP0_WSTRB': ['ps7_0/M_AXI_GP0_WSTRB',\n",
      "                           'ps7_0_axi_periph/S00_AXI_wstrb'],\n",
      " 'ps7_0_M_AXI_GP0_WVALID': ['ps7_0/M_AXI_GP0_WVALID',\n",
      "                            'ps7_0_axi_periph/S00_AXI_wvalid'],\n",
      " 'ps7_0_M_AXI_GP1_ARADDR': ['ps7_0/M_AXI_GP1_ARADDR',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_araddr'],\n",
      " 'ps7_0_M_AXI_GP1_ARBURST': ['ps7_0/M_AXI_GP1_ARBURST',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_arburst'],\n",
      " 'ps7_0_M_AXI_GP1_ARCACHE': ['ps7_0/M_AXI_GP1_ARCACHE',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_arcache'],\n",
      " 'ps7_0_M_AXI_GP1_ARID': ['ps7_0/M_AXI_GP1_ARID',\n",
      "                          'ps7_0_axi_periph_1/S00_AXI_arid'],\n",
      " 'ps7_0_M_AXI_GP1_ARLEN': ['ps7_0/M_AXI_GP1_ARLEN',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_arlen'],\n",
      " 'ps7_0_M_AXI_GP1_ARLOCK': ['ps7_0/M_AXI_GP1_ARLOCK',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_arlock'],\n",
      " 'ps7_0_M_AXI_GP1_ARPROT': ['ps7_0/M_AXI_GP1_ARPROT',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_arprot'],\n",
      " 'ps7_0_M_AXI_GP1_ARQOS': ['ps7_0/M_AXI_GP1_ARQOS',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_arqos'],\n",
      " 'ps7_0_M_AXI_GP1_ARREADY': ['ps7_0/M_AXI_GP1_ARREADY',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_arready'],\n",
      " 'ps7_0_M_AXI_GP1_ARSIZE': ['ps7_0/M_AXI_GP1_ARSIZE',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_arsize'],\n",
      " 'ps7_0_M_AXI_GP1_ARVALID': ['ps7_0/M_AXI_GP1_ARVALID',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_arvalid'],\n",
      " 'ps7_0_M_AXI_GP1_AWADDR': ['ps7_0/M_AXI_GP1_AWADDR',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_awaddr'],\n",
      " 'ps7_0_M_AXI_GP1_AWBURST': ['ps7_0/M_AXI_GP1_AWBURST',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_awburst'],\n",
      " 'ps7_0_M_AXI_GP1_AWCACHE': ['ps7_0/M_AXI_GP1_AWCACHE',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_awcache'],\n",
      " 'ps7_0_M_AXI_GP1_AWID': ['ps7_0/M_AXI_GP1_AWID',\n",
      "                          'ps7_0_axi_periph_1/S00_AXI_awid'],\n",
      " 'ps7_0_M_AXI_GP1_AWLEN': ['ps7_0/M_AXI_GP1_AWLEN',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_awlen'],\n",
      " 'ps7_0_M_AXI_GP1_AWLOCK': ['ps7_0/M_AXI_GP1_AWLOCK',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_awlock'],\n",
      " 'ps7_0_M_AXI_GP1_AWPROT': ['ps7_0/M_AXI_GP1_AWPROT',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_awprot'],\n",
      " 'ps7_0_M_AXI_GP1_AWQOS': ['ps7_0/M_AXI_GP1_AWQOS',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_awqos'],\n",
      " 'ps7_0_M_AXI_GP1_AWREADY': ['ps7_0/M_AXI_GP1_AWREADY',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_awready'],\n",
      " 'ps7_0_M_AXI_GP1_AWSIZE': ['ps7_0/M_AXI_GP1_AWSIZE',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_awsize'],\n",
      " 'ps7_0_M_AXI_GP1_AWVALID': ['ps7_0/M_AXI_GP1_AWVALID',\n",
      "                             'ps7_0_axi_periph_1/S00_AXI_awvalid'],\n",
      " 'ps7_0_M_AXI_GP1_BID': ['ps7_0/M_AXI_GP1_BID',\n",
      "                         'ps7_0_axi_periph_1/S00_AXI_bid'],\n",
      " 'ps7_0_M_AXI_GP1_BREADY': ['ps7_0/M_AXI_GP1_BREADY',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_bready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_M_AXI_GP1_BRESP': ['ps7_0/M_AXI_GP1_BRESP',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_bresp'],\n",
      " 'ps7_0_M_AXI_GP1_BVALID': ['ps7_0/M_AXI_GP1_BVALID',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_bvalid'],\n",
      " 'ps7_0_M_AXI_GP1_RDATA': ['ps7_0/M_AXI_GP1_RDATA',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_rdata'],\n",
      " 'ps7_0_M_AXI_GP1_RID': ['ps7_0/M_AXI_GP1_RID',\n",
      "                         'ps7_0_axi_periph_1/S00_AXI_rid'],\n",
      " 'ps7_0_M_AXI_GP1_RLAST': ['ps7_0/M_AXI_GP1_RLAST',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_rlast'],\n",
      " 'ps7_0_M_AXI_GP1_RREADY': ['ps7_0/M_AXI_GP1_RREADY',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_rready'],\n",
      " 'ps7_0_M_AXI_GP1_RRESP': ['ps7_0/M_AXI_GP1_RRESP',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_rresp'],\n",
      " 'ps7_0_M_AXI_GP1_RVALID': ['ps7_0/M_AXI_GP1_RVALID',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_rvalid'],\n",
      " 'ps7_0_M_AXI_GP1_WDATA': ['ps7_0/M_AXI_GP1_WDATA',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_wdata'],\n",
      " 'ps7_0_M_AXI_GP1_WID': ['ps7_0/M_AXI_GP1_WID',\n",
      "                         'ps7_0_axi_periph_1/S00_AXI_wid'],\n",
      " 'ps7_0_M_AXI_GP1_WLAST': ['ps7_0/M_AXI_GP1_WLAST',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_wlast'],\n",
      " 'ps7_0_M_AXI_GP1_WREADY': ['ps7_0/M_AXI_GP1_WREADY',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_wready'],\n",
      " 'ps7_0_M_AXI_GP1_WSTRB': ['ps7_0/M_AXI_GP1_WSTRB',\n",
      "                           'ps7_0_axi_periph_1/S00_AXI_wstrb'],\n",
      " 'ps7_0_M_AXI_GP1_WVALID': ['ps7_0/M_AXI_GP1_WVALID',\n",
      "                            'ps7_0_axi_periph_1/S00_AXI_wvalid'],\n",
      " 'ps7_0_S_AXI_HP0_ARADDR': ['ps7_0/S_AXI_HP0_ARADDR',\n",
      "                            'video/axi_mem_intercon/M00_AXI_araddr'],\n",
      " 'ps7_0_S_AXI_HP0_ARBURST': ['ps7_0/S_AXI_HP0_ARBURST',\n",
      "                             'video/axi_mem_intercon/M00_AXI_arburst'],\n",
      " 'ps7_0_S_AXI_HP0_ARCACHE': ['ps7_0/S_AXI_HP0_ARCACHE',\n",
      "                             'video/axi_mem_intercon/M00_AXI_arcache'],\n",
      " 'ps7_0_S_AXI_HP0_ARID': ['ps7_0/S_AXI_HP0_ARID',\n",
      "                          'video/axi_mem_intercon/M00_AXI_arid'],\n",
      " 'ps7_0_S_AXI_HP0_ARLEN': ['ps7_0/S_AXI_HP0_ARLEN',\n",
      "                           'video/axi_mem_intercon/M00_AXI_arlen'],\n",
      " 'ps7_0_S_AXI_HP0_ARLOCK': ['ps7_0/S_AXI_HP0_ARLOCK',\n",
      "                            'video/axi_mem_intercon/M00_AXI_arlock'],\n",
      " 'ps7_0_S_AXI_HP0_ARPROT': ['ps7_0/S_AXI_HP0_ARPROT',\n",
      "                            'video/axi_mem_intercon/M00_AXI_arprot'],\n",
      " 'ps7_0_S_AXI_HP0_ARQOS': ['ps7_0/S_AXI_HP0_ARQOS',\n",
      "                           'video/axi_mem_intercon/M00_AXI_arqos'],\n",
      " 'ps7_0_S_AXI_HP0_ARREADY': ['ps7_0/S_AXI_HP0_ARREADY',\n",
      "                             'video/axi_mem_intercon/M00_AXI_arready'],\n",
      " 'ps7_0_S_AXI_HP0_ARSIZE': ['ps7_0/S_AXI_HP0_ARSIZE',\n",
      "                            'video/axi_mem_intercon/M00_AXI_arsize'],\n",
      " 'ps7_0_S_AXI_HP0_ARVALID': ['ps7_0/S_AXI_HP0_ARVALID',\n",
      "                             'video/axi_mem_intercon/M00_AXI_arvalid'],\n",
      " 'ps7_0_S_AXI_HP0_AWADDR': ['ps7_0/S_AXI_HP0_AWADDR',\n",
      "                            'video/axi_mem_intercon/M00_AXI_awaddr'],\n",
      " 'ps7_0_S_AXI_HP0_AWBURST': ['ps7_0/S_AXI_HP0_AWBURST',\n",
      "                             'video/axi_mem_intercon/M00_AXI_awburst'],\n",
      " 'ps7_0_S_AXI_HP0_AWCACHE': ['ps7_0/S_AXI_HP0_AWCACHE',\n",
      "                             'video/axi_mem_intercon/M00_AXI_awcache'],\n",
      " 'ps7_0_S_AXI_HP0_AWID': ['ps7_0/S_AXI_HP0_AWID',\n",
      "                          'video/axi_mem_intercon/M00_AXI_awid'],\n",
      " 'ps7_0_S_AXI_HP0_AWLEN': ['ps7_0/S_AXI_HP0_AWLEN',\n",
      "                           'video/axi_mem_intercon/M00_AXI_awlen'],\n",
      " 'ps7_0_S_AXI_HP0_AWLOCK': ['ps7_0/S_AXI_HP0_AWLOCK',\n",
      "                            'video/axi_mem_intercon/M00_AXI_awlock'],\n",
      " 'ps7_0_S_AXI_HP0_AWPROT': ['ps7_0/S_AXI_HP0_AWPROT',\n",
      "                            'video/axi_mem_intercon/M00_AXI_awprot'],\n",
      " 'ps7_0_S_AXI_HP0_AWQOS': ['ps7_0/S_AXI_HP0_AWQOS',\n",
      "                           'video/axi_mem_intercon/M00_AXI_awqos'],\n",
      " 'ps7_0_S_AXI_HP0_AWREADY': ['ps7_0/S_AXI_HP0_AWREADY',\n",
      "                             'video/axi_mem_intercon/M00_AXI_awready'],\n",
      " 'ps7_0_S_AXI_HP0_AWSIZE': ['ps7_0/S_AXI_HP0_AWSIZE',\n",
      "                            'video/axi_mem_intercon/M00_AXI_awsize'],\n",
      " 'ps7_0_S_AXI_HP0_AWVALID': ['ps7_0/S_AXI_HP0_AWVALID',\n",
      "                             'video/axi_mem_intercon/M00_AXI_awvalid'],\n",
      " 'ps7_0_S_AXI_HP0_BID': ['ps7_0/S_AXI_HP0_BID',\n",
      "                         'video/axi_mem_intercon/M00_AXI_bid'],\n",
      " 'ps7_0_S_AXI_HP0_BREADY': ['ps7_0/S_AXI_HP0_BREADY',\n",
      "                            'video/axi_mem_intercon/M00_AXI_bready'],\n",
      " 'ps7_0_S_AXI_HP0_BRESP': ['ps7_0/S_AXI_HP0_BRESP',\n",
      "                           'video/axi_mem_intercon/M00_AXI_bresp'],\n",
      " 'ps7_0_S_AXI_HP0_BVALID': ['ps7_0/S_AXI_HP0_BVALID',\n",
      "                            'video/axi_mem_intercon/M00_AXI_bvalid'],\n",
      " 'ps7_0_S_AXI_HP0_RDATA': ['ps7_0/S_AXI_HP0_RDATA',\n",
      "                           'video/axi_mem_intercon/M00_AXI_rdata'],\n",
      " 'ps7_0_S_AXI_HP0_RID': ['ps7_0/S_AXI_HP0_RID',\n",
      "                         'video/axi_mem_intercon/M00_AXI_rid'],\n",
      " 'ps7_0_S_AXI_HP0_RLAST': ['ps7_0/S_AXI_HP0_RLAST',\n",
      "                           'video/axi_mem_intercon/M00_AXI_rlast'],\n",
      " 'ps7_0_S_AXI_HP0_RREADY': ['ps7_0/S_AXI_HP0_RREADY',\n",
      "                            'video/axi_mem_intercon/M00_AXI_rready'],\n",
      " 'ps7_0_S_AXI_HP0_RRESP': ['ps7_0/S_AXI_HP0_RRESP',\n",
      "                           'video/axi_mem_intercon/M00_AXI_rresp'],\n",
      " 'ps7_0_S_AXI_HP0_RVALID': ['ps7_0/S_AXI_HP0_RVALID',\n",
      "                            'video/axi_mem_intercon/M00_AXI_rvalid'],\n",
      " 'ps7_0_S_AXI_HP0_WDATA': ['ps7_0/S_AXI_HP0_WDATA',\n",
      "                           'video/axi_mem_intercon/M00_AXI_wdata'],\n",
      " 'ps7_0_S_AXI_HP0_WID': ['ps7_0/S_AXI_HP0_WID',\n",
      "                         'video/axi_mem_intercon/M00_AXI_wid'],\n",
      " 'ps7_0_S_AXI_HP0_WLAST': ['ps7_0/S_AXI_HP0_WLAST',\n",
      "                           'video/axi_mem_intercon/M00_AXI_wlast'],\n",
      " 'ps7_0_S_AXI_HP0_WREADY': ['ps7_0/S_AXI_HP0_WREADY',\n",
      "                            'video/axi_mem_intercon/M00_AXI_wready'],\n",
      " 'ps7_0_S_AXI_HP0_WSTRB': ['ps7_0/S_AXI_HP0_WSTRB',\n",
      "                           'video/axi_mem_intercon/M00_AXI_wstrb'],\n",
      " 'ps7_0_S_AXI_HP0_WVALID': ['ps7_0/S_AXI_HP0_WVALID',\n",
      "                            'video/axi_mem_intercon/M00_AXI_wvalid'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_araddr': ['ps7_0_axi_periph_1/M00_AXI_araddr',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARADDR'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_arready': ['ps7_0_axi_periph_1/M00_AXI_arready',\n",
      "                                        'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARREADY'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_arvalid': ['ps7_0_axi_periph_1/M00_AXI_arvalid',\n",
      "                                        'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARVALID'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_awaddr': ['ps7_0_axi_periph_1/M00_AXI_awaddr',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWADDR'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_awready': ['ps7_0_axi_periph_1/M00_AXI_awready',\n",
      "                                        'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWREADY'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_awvalid': ['ps7_0_axi_periph_1/M00_AXI_awvalid',\n",
      "                                        'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWVALID'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_bready': ['ps7_0_axi_periph_1/M00_AXI_bready',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BREADY'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_bresp': ['ps7_0_axi_periph_1/M00_AXI_bresp',\n",
      "                                      'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BRESP'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_bvalid': ['ps7_0_axi_periph_1/M00_AXI_bvalid',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BVALID'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_rdata': ['ps7_0_axi_periph_1/M00_AXI_rdata',\n",
      "                                      'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RDATA'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_rready': ['ps7_0_axi_periph_1/M00_AXI_rready',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RREADY'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_rresp': ['ps7_0_axi_periph_1/M00_AXI_rresp',\n",
      "                                      'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RRESP'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_rvalid': ['ps7_0_axi_periph_1/M00_AXI_rvalid',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RVALID'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_wdata': ['ps7_0_axi_periph_1/M00_AXI_wdata',\n",
      "                                      'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WDATA'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_wready': ['ps7_0_axi_periph_1/M00_AXI_wready',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WREADY'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_wstrb': ['ps7_0_axi_periph_1/M00_AXI_wstrb',\n",
      "                                      'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WSTRB'],\n",
      " 'ps7_0_axi_periph_1_M00_AXI_wvalid': ['ps7_0_axi_periph_1/M00_AXI_wvalid',\n",
      "                                       'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WVALID'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_araddr': ['ps7_0_axi_periph_1/M01_AXI_araddr',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_araddr'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_arready': ['ps7_0_axi_periph_1/M01_AXI_arready',\n",
      "                                        'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_arready'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_arvalid': ['ps7_0_axi_periph_1/M01_AXI_arvalid',\n",
      "                                        'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_arvalid'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_awaddr': ['ps7_0_axi_periph_1/M01_AXI_awaddr',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awaddr'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_awready': ['ps7_0_axi_periph_1/M01_AXI_awready',\n",
      "                                        'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awready'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_awvalid': ['ps7_0_axi_periph_1/M01_AXI_awvalid',\n",
      "                                        'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awvalid'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_bready': ['ps7_0_axi_periph_1/M01_AXI_bready',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bready'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_bresp': ['ps7_0_axi_periph_1/M01_AXI_bresp',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bresp'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_bvalid': ['ps7_0_axi_periph_1/M01_AXI_bvalid',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bvalid'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_rdata': ['ps7_0_axi_periph_1/M01_AXI_rdata',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rdata'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_rready': ['ps7_0_axi_periph_1/M01_AXI_rready',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rready'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_rresp': ['ps7_0_axi_periph_1/M01_AXI_rresp',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rresp'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_rvalid': ['ps7_0_axi_periph_1/M01_AXI_rvalid',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rvalid'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_wdata': ['ps7_0_axi_periph_1/M01_AXI_wdata',\n",
      "                                      'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wdata'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_wready': ['ps7_0_axi_periph_1/M01_AXI_wready',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wready'],\n",
      " 'ps7_0_axi_periph_1_M01_AXI_wvalid': ['ps7_0_axi_periph_1/M01_AXI_wvalid',\n",
      "                                       'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wvalid'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_araddr': ['ps7_0_axi_periph_1/M02_AXI_araddr',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARADDR'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_arready': ['ps7_0_axi_periph_1/M02_AXI_arready',\n",
      "                                        'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARREADY'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_arvalid': ['ps7_0_axi_periph_1/M02_AXI_arvalid',\n",
      "                                        'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARVALID'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_awaddr': ['ps7_0_axi_periph_1/M02_AXI_awaddr',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWADDR'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_awready': ['ps7_0_axi_periph_1/M02_AXI_awready',\n",
      "                                        'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWREADY'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_awvalid': ['ps7_0_axi_periph_1/M02_AXI_awvalid',\n",
      "                                        'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWVALID'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_bready': ['ps7_0_axi_periph_1/M02_AXI_bready',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BREADY'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_bresp': ['ps7_0_axi_periph_1/M02_AXI_bresp',\n",
      "                                      'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BRESP'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_bvalid': ['ps7_0_axi_periph_1/M02_AXI_bvalid',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BVALID'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_rdata': ['ps7_0_axi_periph_1/M02_AXI_rdata',\n",
      "                                      'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RDATA'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_rready': ['ps7_0_axi_periph_1/M02_AXI_rready',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RREADY'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_rresp': ['ps7_0_axi_periph_1/M02_AXI_rresp',\n",
      "                                      'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RRESP'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_rvalid': ['ps7_0_axi_periph_1/M02_AXI_rvalid',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RVALID'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_wdata': ['ps7_0_axi_periph_1/M02_AXI_wdata',\n",
      "                                      'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WDATA'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_wready': ['ps7_0_axi_periph_1/M02_AXI_wready',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WREADY'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_wstrb': ['ps7_0_axi_periph_1/M02_AXI_wstrb',\n",
      "                                      'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WSTRB'],\n",
      " 'ps7_0_axi_periph_1_M02_AXI_wvalid': ['ps7_0_axi_periph_1/M02_AXI_wvalid',\n",
      "                                       'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WVALID'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_araddr': ['ps7_0_axi_periph_1/M03_AXI_araddr',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_araddr'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_arready': ['ps7_0_axi_periph_1/M03_AXI_arready',\n",
      "                                        'trace_analyzer_pi/axi_dma_0/s_axi_lite_arready'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_arvalid': ['ps7_0_axi_periph_1/M03_AXI_arvalid',\n",
      "                                        'trace_analyzer_pi/axi_dma_0/s_axi_lite_arvalid'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_awaddr': ['ps7_0_axi_periph_1/M03_AXI_awaddr',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_awaddr'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_awready': ['ps7_0_axi_periph_1/M03_AXI_awready',\n",
      "                                        'trace_analyzer_pi/axi_dma_0/s_axi_lite_awready'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_awvalid': ['ps7_0_axi_periph_1/M03_AXI_awvalid',\n",
      "                                        'trace_analyzer_pi/axi_dma_0/s_axi_lite_awvalid'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_bready': ['ps7_0_axi_periph_1/M03_AXI_bready',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_bready'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_bresp': ['ps7_0_axi_periph_1/M03_AXI_bresp',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/s_axi_lite_bresp'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_bvalid': ['ps7_0_axi_periph_1/M03_AXI_bvalid',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_bvalid'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_rdata': ['ps7_0_axi_periph_1/M03_AXI_rdata',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/s_axi_lite_rdata'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_rready': ['ps7_0_axi_periph_1/M03_AXI_rready',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_rready'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_rresp': ['ps7_0_axi_periph_1/M03_AXI_rresp',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/s_axi_lite_rresp'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_rvalid': ['ps7_0_axi_periph_1/M03_AXI_rvalid',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_rvalid'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_wdata': ['ps7_0_axi_periph_1/M03_AXI_wdata',\n",
      "                                      'trace_analyzer_pi/axi_dma_0/s_axi_lite_wdata'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_wready': ['ps7_0_axi_periph_1/M03_AXI_wready',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_wready'],\n",
      " 'ps7_0_axi_periph_1_M03_AXI_wvalid': ['ps7_0_axi_periph_1/M03_AXI_wvalid',\n",
      "                                       'trace_analyzer_pi/axi_dma_0/s_axi_lite_wvalid'],\n",
      " 'ps7_0_axi_periph_M00_AXI_araddr': ['ps7_0_axi_periph/M00_AXI_araddr',\n",
      "                                     'system_interrupts/s_axi_araddr'],\n",
      " 'ps7_0_axi_periph_M00_AXI_arready': ['ps7_0_axi_periph/M00_AXI_arready',\n",
      "                                      'system_interrupts/s_axi_arready'],\n",
      " 'ps7_0_axi_periph_M00_AXI_arvalid': ['ps7_0_axi_periph/M00_AXI_arvalid',\n",
      "                                      'system_interrupts/s_axi_arvalid'],\n",
      " 'ps7_0_axi_periph_M00_AXI_awaddr': ['ps7_0_axi_periph/M00_AXI_awaddr',\n",
      "                                     'system_interrupts/s_axi_awaddr'],\n",
      " 'ps7_0_axi_periph_M00_AXI_awready': ['ps7_0_axi_periph/M00_AXI_awready',\n",
      "                                      'system_interrupts/s_axi_awready'],\n",
      " 'ps7_0_axi_periph_M00_AXI_awvalid': ['ps7_0_axi_periph/M00_AXI_awvalid',\n",
      "                                      'system_interrupts/s_axi_awvalid'],\n",
      " 'ps7_0_axi_periph_M00_AXI_bready': ['ps7_0_axi_periph/M00_AXI_bready',\n",
      "                                     'system_interrupts/s_axi_bready'],\n",
      " 'ps7_0_axi_periph_M00_AXI_bresp': ['ps7_0_axi_periph/M00_AXI_bresp',\n",
      "                                    'system_interrupts/s_axi_bresp'],\n",
      " 'ps7_0_axi_periph_M00_AXI_bvalid': ['ps7_0_axi_periph/M00_AXI_bvalid',\n",
      "                                     'system_interrupts/s_axi_bvalid'],\n",
      " 'ps7_0_axi_periph_M00_AXI_rdata': ['ps7_0_axi_periph/M00_AXI_rdata',\n",
      "                                    'system_interrupts/s_axi_rdata'],\n",
      " 'ps7_0_axi_periph_M00_AXI_rready': ['ps7_0_axi_periph/M00_AXI_rready',\n",
      "                                     'system_interrupts/s_axi_rready'],\n",
      " 'ps7_0_axi_periph_M00_AXI_rresp': ['ps7_0_axi_periph/M00_AXI_rresp',\n",
      "                                    'system_interrupts/s_axi_rresp'],\n",
      " 'ps7_0_axi_periph_M00_AXI_rvalid': ['ps7_0_axi_periph/M00_AXI_rvalid',\n",
      "                                     'system_interrupts/s_axi_rvalid'],\n",
      " 'ps7_0_axi_periph_M00_AXI_wdata': ['ps7_0_axi_periph/M00_AXI_wdata',\n",
      "                                    'system_interrupts/s_axi_wdata'],\n",
      " 'ps7_0_axi_periph_M00_AXI_wready': ['ps7_0_axi_periph/M00_AXI_wready',\n",
      "                                     'system_interrupts/s_axi_wready'],\n",
      " 'ps7_0_axi_periph_M00_AXI_wstrb': ['ps7_0_axi_periph/M00_AXI_wstrb',\n",
      "                                    'system_interrupts/s_axi_wstrb'],\n",
      " 'ps7_0_axi_periph_M00_AXI_wvalid': ['ps7_0_axi_periph/M00_AXI_wvalid',\n",
      "                                     'system_interrupts/s_axi_wvalid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_araddr': ['ps7_0_axi_periph/M01_AXI_araddr',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_araddr'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arburst': ['ps7_0_axi_periph/M01_AXI_arburst',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_arburst'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arcache': ['ps7_0_axi_periph/M01_AXI_arcache',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                      'video/axi_interconnect_0/S00_AXI_arcache'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arid': ['ps7_0_axi_periph/M01_AXI_arid',\n",
      "                                   'video/axi_interconnect_0/S00_AXI_arid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arlen': ['ps7_0_axi_periph/M01_AXI_arlen',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_arlen'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arlock': ['ps7_0_axi_periph/M01_AXI_arlock',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_arlock'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arprot': ['ps7_0_axi_periph/M01_AXI_arprot',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_arprot'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arqos': ['ps7_0_axi_periph/M01_AXI_arqos',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_arqos'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arready': ['ps7_0_axi_periph/M01_AXI_arready',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_arready'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arregion': ['ps7_0_axi_periph/M01_AXI_arregion',\n",
      "                                       'video/axi_interconnect_0/S00_AXI_arregion'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arsize': ['ps7_0_axi_periph/M01_AXI_arsize',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_arsize'],\n",
      " 'ps7_0_axi_periph_M01_AXI_arvalid': ['ps7_0_axi_periph/M01_AXI_arvalid',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_arvalid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awaddr': ['ps7_0_axi_periph/M01_AXI_awaddr',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_awaddr'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awburst': ['ps7_0_axi_periph/M01_AXI_awburst',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_awburst'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awcache': ['ps7_0_axi_periph/M01_AXI_awcache',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_awcache'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awid': ['ps7_0_axi_periph/M01_AXI_awid',\n",
      "                                   'video/axi_interconnect_0/S00_AXI_awid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awlen': ['ps7_0_axi_periph/M01_AXI_awlen',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_awlen'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awlock': ['ps7_0_axi_periph/M01_AXI_awlock',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_awlock'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awprot': ['ps7_0_axi_periph/M01_AXI_awprot',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_awprot'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awqos': ['ps7_0_axi_periph/M01_AXI_awqos',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_awqos'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awready': ['ps7_0_axi_periph/M01_AXI_awready',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_awready'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awregion': ['ps7_0_axi_periph/M01_AXI_awregion',\n",
      "                                       'video/axi_interconnect_0/S00_AXI_awregion'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awsize': ['ps7_0_axi_periph/M01_AXI_awsize',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_awsize'],\n",
      " 'ps7_0_axi_periph_M01_AXI_awvalid': ['ps7_0_axi_periph/M01_AXI_awvalid',\n",
      "                                      'video/axi_interconnect_0/S00_AXI_awvalid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_bid': ['ps7_0_axi_periph/M01_AXI_bid',\n",
      "                                  'video/axi_interconnect_0/S00_AXI_bid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_bready': ['ps7_0_axi_periph/M01_AXI_bready',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_bready'],\n",
      " 'ps7_0_axi_periph_M01_AXI_bresp': ['ps7_0_axi_periph/M01_AXI_bresp',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_bresp'],\n",
      " 'ps7_0_axi_periph_M01_AXI_bvalid': ['ps7_0_axi_periph/M01_AXI_bvalid',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_bvalid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rdata': ['ps7_0_axi_periph/M01_AXI_rdata',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_rdata'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rid': ['ps7_0_axi_periph/M01_AXI_rid',\n",
      "                                  'video/axi_interconnect_0/S00_AXI_rid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rlast': ['ps7_0_axi_periph/M01_AXI_rlast',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_rlast'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rready': ['ps7_0_axi_periph/M01_AXI_rready',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_rready'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rresp': ['ps7_0_axi_periph/M01_AXI_rresp',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_rresp'],\n",
      " 'ps7_0_axi_periph_M01_AXI_rvalid': ['ps7_0_axi_periph/M01_AXI_rvalid',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_rvalid'],\n",
      " 'ps7_0_axi_periph_M01_AXI_wdata': ['ps7_0_axi_periph/M01_AXI_wdata',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_wdata'],\n",
      " 'ps7_0_axi_periph_M01_AXI_wlast': ['ps7_0_axi_periph/M01_AXI_wlast',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_wlast'],\n",
      " 'ps7_0_axi_periph_M01_AXI_wready': ['ps7_0_axi_periph/M01_AXI_wready',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_wready'],\n",
      " 'ps7_0_axi_periph_M01_AXI_wstrb': ['ps7_0_axi_periph/M01_AXI_wstrb',\n",
      "                                    'video/axi_interconnect_0/S00_AXI_wstrb'],\n",
      " 'ps7_0_axi_periph_M01_AXI_wvalid': ['ps7_0_axi_periph/M01_AXI_wvalid',\n",
      "                                     'video/axi_interconnect_0/S00_AXI_wvalid'],\n",
      " 'ps7_0_axi_periph_M02_AXI_araddr': ['ps7_0_axi_periph/M02_AXI_araddr',\n",
      "                                     'rgbleds_gpio/s_axi_araddr'],\n",
      " 'ps7_0_axi_periph_M02_AXI_arready': ['ps7_0_axi_periph/M02_AXI_arready',\n",
      "                                      'rgbleds_gpio/s_axi_arready'],\n",
      " 'ps7_0_axi_periph_M02_AXI_arvalid': ['ps7_0_axi_periph/M02_AXI_arvalid',\n",
      "                                      'rgbleds_gpio/s_axi_arvalid'],\n",
      " 'ps7_0_axi_periph_M02_AXI_awaddr': ['ps7_0_axi_periph/M02_AXI_awaddr',\n",
      "                                     'rgbleds_gpio/s_axi_awaddr'],\n",
      " 'ps7_0_axi_periph_M02_AXI_awready': ['ps7_0_axi_periph/M02_AXI_awready',\n",
      "                                      'rgbleds_gpio/s_axi_awready'],\n",
      " 'ps7_0_axi_periph_M02_AXI_awvalid': ['ps7_0_axi_periph/M02_AXI_awvalid',\n",
      "                                      'rgbleds_gpio/s_axi_awvalid'],\n",
      " 'ps7_0_axi_periph_M02_AXI_bready': ['ps7_0_axi_periph/M02_AXI_bready',\n",
      "                                     'rgbleds_gpio/s_axi_bready'],\n",
      " 'ps7_0_axi_periph_M02_AXI_bresp': ['ps7_0_axi_periph/M02_AXI_bresp',\n",
      "                                    'rgbleds_gpio/s_axi_bresp'],\n",
      " 'ps7_0_axi_periph_M02_AXI_bvalid': ['ps7_0_axi_periph/M02_AXI_bvalid',\n",
      "                                     'rgbleds_gpio/s_axi_bvalid'],\n",
      " 'ps7_0_axi_periph_M02_AXI_rdata': ['ps7_0_axi_periph/M02_AXI_rdata',\n",
      "                                    'rgbleds_gpio/s_axi_rdata'],\n",
      " 'ps7_0_axi_periph_M02_AXI_rready': ['ps7_0_axi_periph/M02_AXI_rready',\n",
      "                                     'rgbleds_gpio/s_axi_rready'],\n",
      " 'ps7_0_axi_periph_M02_AXI_rresp': ['ps7_0_axi_periph/M02_AXI_rresp',\n",
      "                                    'rgbleds_gpio/s_axi_rresp'],\n",
      " 'ps7_0_axi_periph_M02_AXI_rvalid': ['ps7_0_axi_periph/M02_AXI_rvalid',\n",
      "                                     'rgbleds_gpio/s_axi_rvalid'],\n",
      " 'ps7_0_axi_periph_M02_AXI_wdata': ['ps7_0_axi_periph/M02_AXI_wdata',\n",
      "                                    'rgbleds_gpio/s_axi_wdata'],\n",
      " 'ps7_0_axi_periph_M02_AXI_wready': ['ps7_0_axi_periph/M02_AXI_wready',\n",
      "                                     'rgbleds_gpio/s_axi_wready'],\n",
      " 'ps7_0_axi_periph_M02_AXI_wstrb': ['ps7_0_axi_periph/M02_AXI_wstrb',\n",
      "                                    'rgbleds_gpio/s_axi_wstrb'],\n",
      " 'ps7_0_axi_periph_M02_AXI_wvalid': ['ps7_0_axi_periph/M02_AXI_wvalid',\n",
      "                                     'rgbleds_gpio/s_axi_wvalid'],\n",
      " 'ps7_0_axi_periph_M04_AXI_araddr': ['ps7_0_axi_periph/M04_AXI_araddr',\n",
      "                                     'switches_gpio/s_axi_araddr'],\n",
      " 'ps7_0_axi_periph_M04_AXI_arready': ['ps7_0_axi_periph/M04_AXI_arready',\n",
      "                                      'switches_gpio/s_axi_arready'],\n",
      " 'ps7_0_axi_periph_M04_AXI_arvalid': ['ps7_0_axi_periph/M04_AXI_arvalid',\n",
      "                                      'switches_gpio/s_axi_arvalid'],\n",
      " 'ps7_0_axi_periph_M04_AXI_awaddr': ['ps7_0_axi_periph/M04_AXI_awaddr',\n",
      "                                     'switches_gpio/s_axi_awaddr'],\n",
      " 'ps7_0_axi_periph_M04_AXI_awready': ['ps7_0_axi_periph/M04_AXI_awready',\n",
      "                                      'switches_gpio/s_axi_awready'],\n",
      " 'ps7_0_axi_periph_M04_AXI_awvalid': ['ps7_0_axi_periph/M04_AXI_awvalid',\n",
      "                                      'switches_gpio/s_axi_awvalid'],\n",
      " 'ps7_0_axi_periph_M04_AXI_bready': ['ps7_0_axi_periph/M04_AXI_bready',\n",
      "                                     'switches_gpio/s_axi_bready'],\n",
      " 'ps7_0_axi_periph_M04_AXI_bresp': ['ps7_0_axi_periph/M04_AXI_bresp',\n",
      "                                    'switches_gpio/s_axi_bresp'],\n",
      " 'ps7_0_axi_periph_M04_AXI_bvalid': ['ps7_0_axi_periph/M04_AXI_bvalid',\n",
      "                                     'switches_gpio/s_axi_bvalid'],\n",
      " 'ps7_0_axi_periph_M04_AXI_rdata': ['ps7_0_axi_periph/M04_AXI_rdata',\n",
      "                                    'switches_gpio/s_axi_rdata'],\n",
      " 'ps7_0_axi_periph_M04_AXI_rready': ['ps7_0_axi_periph/M04_AXI_rready',\n",
      "                                     'switches_gpio/s_axi_rready'],\n",
      " 'ps7_0_axi_periph_M04_AXI_rresp': ['ps7_0_axi_periph/M04_AXI_rresp',\n",
      "                                    'switches_gpio/s_axi_rresp'],\n",
      " 'ps7_0_axi_periph_M04_AXI_rvalid': ['ps7_0_axi_periph/M04_AXI_rvalid',\n",
      "                                     'switches_gpio/s_axi_rvalid'],\n",
      " 'ps7_0_axi_periph_M04_AXI_wdata': ['ps7_0_axi_periph/M04_AXI_wdata',\n",
      "                                    'switches_gpio/s_axi_wdata'],\n",
      " 'ps7_0_axi_periph_M04_AXI_wready': ['ps7_0_axi_periph/M04_AXI_wready',\n",
      "                                     'switches_gpio/s_axi_wready'],\n",
      " 'ps7_0_axi_periph_M04_AXI_wstrb': ['ps7_0_axi_periph/M04_AXI_wstrb',\n",
      "                                    'switches_gpio/s_axi_wstrb'],\n",
      " 'ps7_0_axi_periph_M04_AXI_wvalid': ['ps7_0_axi_periph/M04_AXI_wvalid',\n",
      "                                     'switches_gpio/s_axi_wvalid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_araddr': ['ps7_0_axi_periph/M06_AXI_araddr',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_araddr'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_axi_periph_M06_AXI_arburst': ['ps7_0_axi_periph/M06_AXI_arburst',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_arburst'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arcache': ['ps7_0_axi_periph/M06_AXI_arcache',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_arcache'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arid': ['ps7_0_axi_periph/M06_AXI_arid',\n",
      "                                   'ps7_0_axi_periph1/S00_AXI_arid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arlen': ['ps7_0_axi_periph/M06_AXI_arlen',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_arlen'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arlock': ['ps7_0_axi_periph/M06_AXI_arlock',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_arlock'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arprot': ['ps7_0_axi_periph/M06_AXI_arprot',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_arprot'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arqos': ['ps7_0_axi_periph/M06_AXI_arqos',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_arqos'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arready': ['ps7_0_axi_periph/M06_AXI_arready',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_arready'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arregion': ['ps7_0_axi_periph/M06_AXI_arregion',\n",
      "                                       'ps7_0_axi_periph1/S00_AXI_arregion'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arsize': ['ps7_0_axi_periph/M06_AXI_arsize',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_arsize'],\n",
      " 'ps7_0_axi_periph_M06_AXI_arvalid': ['ps7_0_axi_periph/M06_AXI_arvalid',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_arvalid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awaddr': ['ps7_0_axi_periph/M06_AXI_awaddr',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_awaddr'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awburst': ['ps7_0_axi_periph/M06_AXI_awburst',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_awburst'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awcache': ['ps7_0_axi_periph/M06_AXI_awcache',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_awcache'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awid': ['ps7_0_axi_periph/M06_AXI_awid',\n",
      "                                   'ps7_0_axi_periph1/S00_AXI_awid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awlen': ['ps7_0_axi_periph/M06_AXI_awlen',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_awlen'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awlock': ['ps7_0_axi_periph/M06_AXI_awlock',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_awlock'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awprot': ['ps7_0_axi_periph/M06_AXI_awprot',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_awprot'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awqos': ['ps7_0_axi_periph/M06_AXI_awqos',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_awqos'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awready': ['ps7_0_axi_periph/M06_AXI_awready',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_awready'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awregion': ['ps7_0_axi_periph/M06_AXI_awregion',\n",
      "                                       'ps7_0_axi_periph1/S00_AXI_awregion'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awsize': ['ps7_0_axi_periph/M06_AXI_awsize',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_awsize'],\n",
      " 'ps7_0_axi_periph_M06_AXI_awvalid': ['ps7_0_axi_periph/M06_AXI_awvalid',\n",
      "                                      'ps7_0_axi_periph1/S00_AXI_awvalid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_bid': ['ps7_0_axi_periph/M06_AXI_bid',\n",
      "                                  'ps7_0_axi_periph1/S00_AXI_bid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_bready': ['ps7_0_axi_periph/M06_AXI_bready',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_bready'],\n",
      " 'ps7_0_axi_periph_M06_AXI_bresp': ['ps7_0_axi_periph/M06_AXI_bresp',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_bresp'],\n",
      " 'ps7_0_axi_periph_M06_AXI_bvalid': ['ps7_0_axi_periph/M06_AXI_bvalid',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_bvalid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rdata': ['ps7_0_axi_periph/M06_AXI_rdata',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_rdata'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rid': ['ps7_0_axi_periph/M06_AXI_rid',\n",
      "                                  'ps7_0_axi_periph1/S00_AXI_rid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rlast': ['ps7_0_axi_periph/M06_AXI_rlast',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_rlast'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rready': ['ps7_0_axi_periph/M06_AXI_rready',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_rready'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rresp': ['ps7_0_axi_periph/M06_AXI_rresp',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_rresp'],\n",
      " 'ps7_0_axi_periph_M06_AXI_rvalid': ['ps7_0_axi_periph/M06_AXI_rvalid',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_rvalid'],\n",
      " 'ps7_0_axi_periph_M06_AXI_wdata': ['ps7_0_axi_periph/M06_AXI_wdata',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_wdata'],\n",
      " 'ps7_0_axi_periph_M06_AXI_wlast': ['ps7_0_axi_periph/M06_AXI_wlast',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_wlast'],\n",
      " 'ps7_0_axi_periph_M06_AXI_wready': ['ps7_0_axi_periph/M06_AXI_wready',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_wready'],\n",
      " 'ps7_0_axi_periph_M06_AXI_wstrb': ['ps7_0_axi_periph/M06_AXI_wstrb',\n",
      "                                    'ps7_0_axi_periph1/S00_AXI_wstrb'],\n",
      " 'ps7_0_axi_periph_M06_AXI_wvalid': ['ps7_0_axi_periph/M06_AXI_wvalid',\n",
      "                                     'ps7_0_axi_periph1/S00_AXI_wvalid'],\n",
      " 'rst_ps7_0_fclk0_interconnect_aresetn': ['axi_interconnect_0/ARESETN',\n",
      "                                          'ps7_0_axi_periph/ARESETN',\n",
      "                                          'ps7_0_axi_periph1/ARESETN',\n",
      "                                          'rst_ps7_0_fclk0/interconnect_aresetn',\n",
      "                                          'video/axi_interconnect_0/ARESETN'],\n",
      " 'rst_ps7_0_fclk0_peripheral_aresetn': ['audio_codec_ctrl_0/s_axi_aresetn',\n",
      "                                        'axi_interconnect_0/M00_ARESETN',\n",
      "                                        'btns_gpio/s_axi_aresetn',\n",
      "                                        'clk_wiz_10MHz/resetn',\n",
      "                                        'iop_arduino/intr/s_axi_aresetn',\n",
      "                                        'iop_arduino/mb_bram_ctrl/s_axi_aresetn',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M08_ARESETN',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M09_ARESETN',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M14_ARESETN',\n",
      "                                        'iop_arduino/microblaze_0_axi_periph/M16_ARESETN',\n",
      "                                        'iop_arduino/spi_subsystem/spi_shared/s_axi_aresetn',\n",
      "                                        'iop_arduino/timers_subsystem/timer_1/s_axi_aresetn',\n",
      "                                        'iop_arduino/timers_subsystem/timer_2/s_axi_aresetn',\n",
      "                                        'iop_arduino/timers_subsystem/timer_3/s_axi_aresetn',\n",
      "                                        'iop_arduino/timers_subsystem/timer_4/s_axi_aresetn',\n",
      "                                        'iop_arduino/timers_subsystem/timer_5/s_axi_aresetn',\n",
      "                                        'iop_arduino/uartlite/s_axi_aresetn',\n",
      "                                        'iop_arduino/xadc/s_axi_aresetn',\n",
      "                                        'iop_pmoda/intr/s_axi_aresetn',\n",
      "                                        'iop_pmoda/mb_bram_ctrl/s_axi_aresetn',\n",
      "                                        'iop_pmodb/intr/s_axi_aresetn',\n",
      "                                        'iop_pmodb/mb_bram_ctrl/s_axi_aresetn',\n",
      "                                        'iop_rpi/iic_subsystem/iic_1/s_axi_aresetn',\n",
      "                                        'iop_rpi/intr/s_axi_aresetn',\n",
      "                                        'iop_rpi/io_switch/s_axi_aresetn',\n",
      "                                        'iop_rpi/mb_bram_ctrl/s_axi_aresetn',\n",
      "                                        'iop_rpi/microblaze_0_axi_periph/M11_ARESETN',\n",
      "                                        'iop_rpi/spi_subsystem/spi_1/s_axi_aresetn',\n",
      "                                        'iop_rpi/timers_subsystem/timer_1/s_axi_aresetn',\n",
      "                                        'iop_rpi/uartlite/s_axi_aresetn',\n",
      "                                        'leds_gpio/s_axi_aresetn',\n",
      "                                        'ps7_0_axi_periph/S00_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M00_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M01_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M02_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M03_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M04_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M05_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M06_ARESETN',\n",
      "                                        'ps7_0_axi_periph/M07_ARESETN',\n",
      "                                        'ps7_0_axi_periph1/S00_ARESETN',\n",
      "                                        'ps7_0_axi_periph1/M00_ARESETN',\n",
      "                                        'ps7_0_axi_periph1/M01_ARESETN',\n",
      "                                        'ps7_0_axi_periph1/M02_ARESETN',\n",
      "                                        'ps7_0_axi_periph1/M03_ARESETN',\n",
      "                                        'rgbleds_gpio/s_axi_aresetn',\n",
      "                                        'rst_ps7_0_fclk0/peripheral_aresetn',\n",
      "                                        'switches_gpio/s_axi_aresetn',\n",
      "                                        'system_interrupts/s_axi_aresetn',\n",
      "                                        'video/axi_interconnect_0/S00_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M00_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M03_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M04_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M05_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M08_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M09_ARESETN',\n",
      "                                        'video/axi_vdma/axi_resetn',\n",
      "                                        'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_aresetn',\n",
      "                                        'video/hdmi_in/frontend/dvi2rgb_0/aRst_n',\n",
      "                                        'video/hdmi_in/frontend/vtc_in/s_axi_aresetn',\n",
      "                                        'video/hdmi_out/frontend/axi_dynclk/s00_axi_aresetn',\n",
      "                                        'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_aresetn',\n",
      "                                        'video/hdmi_out/frontend/vtc_out/s_axi_aresetn'],\n",
      " 'rst_ps7_0_fclk1_interconnect_aresetn': ['rst_ps7_0_fclk1/interconnect_aresetn',\n",
      "                                          'video/axi_mem_intercon/ARESETN'],\n",
      " 'rst_ps7_0_fclk1_peripheral_aresetn': ['rst_ps7_0_fclk1/peripheral_aresetn',\n",
      "                                        'video/axi_interconnect_0/M01_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M02_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M06_ARESETN',\n",
      "                                        'video/axi_interconnect_0/M07_ARESETN',\n",
      "                                        'video/axi_mem_intercon/S00_ARESETN',\n",
      "                                        'video/axi_mem_intercon/M00_ARESETN',\n",
      "                                        'video/axi_mem_intercon/S01_ARESETN',\n",
      "                                        'video/hdmi_in/axis_register_slice_0/aresetn',\n",
      "                                        'video/hdmi_in/color_convert/ap_rst_n',\n",
      "                                        'video/hdmi_in/color_convert/ap_rst_n_control',\n",
      "                                        'video/hdmi_in/pixel_pack/ap_rst_n',\n",
      "                                        'video/hdmi_in/pixel_pack/ap_rst_n_control',\n",
      "                                        'video/hdmi_out/axis_register_slice_0/aresetn',\n",
      "                                        'video/hdmi_out/color_convert/ap_rst_n',\n",
      "                                        'video/hdmi_out/color_convert/ap_rst_n_control',\n",
      "                                        'video/hdmi_out/pixel_unpack/ap_rst_n',\n",
      "                                        'video/hdmi_out/pixel_unpack/ap_rst_n_control'],\n",
      " 'rst_ps7_0_fclk3_interconnect_aresetn': ['axi_mem_intercon/ARESETN',\n",
      "                                          'ps7_0_axi_periph_1/ARESETN',\n",
      "                                          'rst_ps7_0_fclk3/interconnect_aresetn'],\n",
      " 'rst_ps7_0_fclk3_peripheral_aresetn': ['axi_mem_intercon/S00_ARESETN',\n",
      "                                        'axi_mem_intercon/M00_ARESETN',\n",
      "                                        'axi_mem_intercon/S01_ARESETN',\n",
      "                                        'ps7_0_axi_periph_1/S00_ARESETN',\n",
      "                                        'ps7_0_axi_periph_1/M00_ARESETN',\n",
      "                                        'ps7_0_axi_periph_1/M01_ARESETN',\n",
      "                                        'ps7_0_axi_periph_1/M02_ARESETN',\n",
      "                                        'ps7_0_axi_periph_1/M03_ARESETN',\n",
      "                                        'rst_ps7_0_fclk3/peripheral_aresetn',\n",
      "                                        'trace_analyzer_pi/axi_dma_0/axi_resetn',\n",
      "                                        'trace_analyzer_pi/axis_data_fifo_0/s_axis_aresetn',\n",
      "                                        'trace_analyzer_pi/trace_cntrl_64_0/ap_rst_n',\n",
      "                                        'trace_analyzer_pmodb/axi_dma_0/axi_resetn',\n",
      "                                        'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aresetn',\n",
      "                                        'trace_analyzer_pmodb/trace_cntrl_32_0/ap_rst_n'],\n",
      " 'slice_pmodb_gpio_gpio_i': ['concat_pmodb/In0', 'slice_pmodb_gpio/gpio_i'],\n",
      " 'slice_pmodb_gpio_gpio_t': ['concat_pmodb/In1', 'slice_pmodb_gpio/gpio_t'],\n",
      " 'switches_gpio_ip2intc_irpt': ['concat_interrupts/In6',\n",
      "                                'switches_gpio/ip2intc_irpt'],\n",
      " 'system_interrupts_irq': ['system_interrupts/irq', 'xlconcat_0/In0'],\n",
      " 'trace_analyzer_pi_axi_dma_0_s2mm_introut': ['concat_interrupts/In2',\n",
      "                                              'trace_analyzer_pi/axi_dma_0/s2mm_introut'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tdata': ['trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tdata',\n",
      "                                                   'trace_analyzer_pi/axis_data_fifo_0/m_axis_tdata'],\n",
      " 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tkeep': ['trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tkeep',\n",
      "                                                   'trace_analyzer_pi/axis_data_fifo_0/m_axis_tkeep'],\n",
      " 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tlast': ['trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tlast',\n",
      "                                                   'trace_analyzer_pi/axis_data_fifo_0/m_axis_tlast'],\n",
      " 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tready': ['trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tready',\n",
      "                                                    'trace_analyzer_pi/axis_data_fifo_0/m_axis_tready'],\n",
      " 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tvalid': ['trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tvalid',\n",
      "                                                    'trace_analyzer_pi/axis_data_fifo_0/m_axis_tvalid'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdata': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tdata',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TDATA'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdest': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tdest',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TDEST'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tid': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tid',\n",
      "                                                   'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TID'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tkeep': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tkeep',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TKEEP'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tlast': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tlast',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TLAST'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tready': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tready',\n",
      "                                                      'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TREADY'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tstrb': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tstrb',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TSTRB'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tuser': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tuser',\n",
      "                                                     'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TUSER'],\n",
      " 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tvalid': ['trace_analyzer_pi/axis_data_fifo_0/s_axis_tvalid',\n",
      "                                                      'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TVALID'],\n",
      " 'trace_analyzer_pi_constant_tkeep_tstrb_dout': ['trace_analyzer_pi/constant_tkeep_tstrb/dout',\n",
      "                                                 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TKEEP',\n",
      "                                                 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TSTRB'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s2mm_introut': ['concat_interrupts/In1',\n",
      "                                                 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tdata': ['trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tdata',\n",
      "                                                      'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tdata'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tkeep': ['trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tkeep',\n",
      "                                                      'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tkeep'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tlast': ['trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tlast',\n",
      "                                                      'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tlast'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tready': ['trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tready',\n",
      "                                                       'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tready'],\n",
      " 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tvalid': ['trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tvalid',\n",
      "                                                       'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tvalid'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdata': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tdata',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TDATA'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdest': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tdest',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TDEST'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tid': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tid',\n",
      "                                                      'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TID'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tkeep': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tkeep',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TKEEP'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tlast': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tlast',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TLAST'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tready': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tready',\n",
      "                                                         'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TREADY'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tstrb': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tstrb',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TSTRB'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tuser': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tuser',\n",
      "                                                        'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TUSER'],\n",
      " 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tvalid': ['trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tvalid',\n",
      "                                                         'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TVALID'],\n",
      " 'trace_analyzer_pmodb_constant_tkeep_tstrb_dout': ['trace_analyzer_pmodb/constant_tkeep_tstrb/dout',\n",
      "                                                    'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TKEEP',\n",
      "                                                    'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TSTRB'],\n",
      " 'video_axi_interconnect_0_M00_AXI_araddr': ['video/axi_interconnect_0/M00_AXI_araddr',\n",
      "                                             'video/axi_vdma/s_axi_lite_araddr'],\n",
      " 'video_axi_interconnect_0_M00_AXI_arready': ['video/axi_interconnect_0/M00_AXI_arready',\n",
      "                                              'video/axi_vdma/s_axi_lite_arready'],\n",
      " 'video_axi_interconnect_0_M00_AXI_arvalid': ['video/axi_interconnect_0/M00_AXI_arvalid',\n",
      "                                              'video/axi_vdma/s_axi_lite_arvalid'],\n",
      " 'video_axi_interconnect_0_M00_AXI_awaddr': ['video/axi_interconnect_0/M00_AXI_awaddr',\n",
      "                                             'video/axi_vdma/s_axi_lite_awaddr'],\n",
      " 'video_axi_interconnect_0_M00_AXI_awready': ['video/axi_interconnect_0/M00_AXI_awready',\n",
      "                                              'video/axi_vdma/s_axi_lite_awready'],\n",
      " 'video_axi_interconnect_0_M00_AXI_awvalid': ['video/axi_interconnect_0/M00_AXI_awvalid',\n",
      "                                              'video/axi_vdma/s_axi_lite_awvalid'],\n",
      " 'video_axi_interconnect_0_M00_AXI_bready': ['video/axi_interconnect_0/M00_AXI_bready',\n",
      "                                             'video/axi_vdma/s_axi_lite_bready'],\n",
      " 'video_axi_interconnect_0_M00_AXI_bresp': ['video/axi_interconnect_0/M00_AXI_bresp',\n",
      "                                            'video/axi_vdma/s_axi_lite_bresp'],\n",
      " 'video_axi_interconnect_0_M00_AXI_bvalid': ['video/axi_interconnect_0/M00_AXI_bvalid',\n",
      "                                             'video/axi_vdma/s_axi_lite_bvalid'],\n",
      " 'video_axi_interconnect_0_M00_AXI_rdata': ['video/axi_interconnect_0/M00_AXI_rdata',\n",
      "                                            'video/axi_vdma/s_axi_lite_rdata'],\n",
      " 'video_axi_interconnect_0_M00_AXI_rready': ['video/axi_interconnect_0/M00_AXI_rready',\n",
      "                                             'video/axi_vdma/s_axi_lite_rready'],\n",
      " 'video_axi_interconnect_0_M00_AXI_rresp': ['video/axi_interconnect_0/M00_AXI_rresp',\n",
      "                                            'video/axi_vdma/s_axi_lite_rresp'],\n",
      " 'video_axi_interconnect_0_M00_AXI_rvalid': ['video/axi_interconnect_0/M00_AXI_rvalid',\n",
      "                                             'video/axi_vdma/s_axi_lite_rvalid'],\n",
      " 'video_axi_interconnect_0_M00_AXI_wdata': ['video/axi_interconnect_0/M00_AXI_wdata',\n",
      "                                            'video/axi_vdma/s_axi_lite_wdata'],\n",
      " 'video_axi_interconnect_0_M00_AXI_wready': ['video/axi_interconnect_0/M00_AXI_wready',\n",
      "                                             'video/axi_vdma/s_axi_lite_wready'],\n",
      " 'video_axi_interconnect_0_M00_AXI_wvalid': ['video/axi_interconnect_0/M00_AXI_wvalid',\n",
      "                                             'video/axi_vdma/s_axi_lite_wvalid'],\n",
      " 'video_axi_interconnect_0_M01_AXI_araddr': ['video/axi_interconnect_0/M01_AXI_araddr',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARADDR'],\n",
      " 'video_axi_interconnect_0_M01_AXI_arready': ['video/axi_interconnect_0/M01_AXI_arready',\n",
      "                                              'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARREADY'],\n",
      " 'video_axi_interconnect_0_M01_AXI_arvalid': ['video/axi_interconnect_0/M01_AXI_arvalid',\n",
      "                                              'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARVALID'],\n",
      " 'video_axi_interconnect_0_M01_AXI_awaddr': ['video/axi_interconnect_0/M01_AXI_awaddr',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWADDR'],\n",
      " 'video_axi_interconnect_0_M01_AXI_awready': ['video/axi_interconnect_0/M01_AXI_awready',\n",
      "                                              'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWREADY'],\n",
      " 'video_axi_interconnect_0_M01_AXI_awvalid': ['video/axi_interconnect_0/M01_AXI_awvalid',\n",
      "                                              'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWVALID'],\n",
      " 'video_axi_interconnect_0_M01_AXI_bready': ['video/axi_interconnect_0/M01_AXI_bready',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BREADY'],\n",
      " 'video_axi_interconnect_0_M01_AXI_bresp': ['video/axi_interconnect_0/M01_AXI_bresp',\n",
      "                                            'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BRESP'],\n",
      " 'video_axi_interconnect_0_M01_AXI_bvalid': ['video/axi_interconnect_0/M01_AXI_bvalid',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BVALID'],\n",
      " 'video_axi_interconnect_0_M01_AXI_rdata': ['video/axi_interconnect_0/M01_AXI_rdata',\n",
      "                                            'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RDATA'],\n",
      " 'video_axi_interconnect_0_M01_AXI_rready': ['video/axi_interconnect_0/M01_AXI_rready',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RREADY'],\n",
      " 'video_axi_interconnect_0_M01_AXI_rresp': ['video/axi_interconnect_0/M01_AXI_rresp',\n",
      "                                            'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RRESP'],\n",
      " 'video_axi_interconnect_0_M01_AXI_rvalid': ['video/axi_interconnect_0/M01_AXI_rvalid',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RVALID'],\n",
      " 'video_axi_interconnect_0_M01_AXI_wdata': ['video/axi_interconnect_0/M01_AXI_wdata',\n",
      "                                            'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WDATA'],\n",
      " 'video_axi_interconnect_0_M01_AXI_wready': ['video/axi_interconnect_0/M01_AXI_wready',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WREADY'],\n",
      " 'video_axi_interconnect_0_M01_AXI_wstrb': ['video/axi_interconnect_0/M01_AXI_wstrb',\n",
      "                                            'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WSTRB'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video_axi_interconnect_0_M01_AXI_wvalid': ['video/axi_interconnect_0/M01_AXI_wvalid',\n",
      "                                             'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WVALID'],\n",
      " 'video_axi_interconnect_0_M02_AXI_araddr': ['video/axi_interconnect_0/M02_AXI_araddr',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_ARADDR'],\n",
      " 'video_axi_interconnect_0_M02_AXI_arready': ['video/axi_interconnect_0/M02_AXI_arready',\n",
      "                                              'video/hdmi_out/color_convert/s_axi_AXILiteS_ARREADY'],\n",
      " 'video_axi_interconnect_0_M02_AXI_arvalid': ['video/axi_interconnect_0/M02_AXI_arvalid',\n",
      "                                              'video/hdmi_out/color_convert/s_axi_AXILiteS_ARVALID'],\n",
      " 'video_axi_interconnect_0_M02_AXI_awaddr': ['video/axi_interconnect_0/M02_AXI_awaddr',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_AWADDR'],\n",
      " 'video_axi_interconnect_0_M02_AXI_awready': ['video/axi_interconnect_0/M02_AXI_awready',\n",
      "                                              'video/hdmi_out/color_convert/s_axi_AXILiteS_AWREADY'],\n",
      " 'video_axi_interconnect_0_M02_AXI_awvalid': ['video/axi_interconnect_0/M02_AXI_awvalid',\n",
      "                                              'video/hdmi_out/color_convert/s_axi_AXILiteS_AWVALID'],\n",
      " 'video_axi_interconnect_0_M02_AXI_bready': ['video/axi_interconnect_0/M02_AXI_bready',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_BREADY'],\n",
      " 'video_axi_interconnect_0_M02_AXI_bresp': ['video/axi_interconnect_0/M02_AXI_bresp',\n",
      "                                            'video/hdmi_out/color_convert/s_axi_AXILiteS_BRESP'],\n",
      " 'video_axi_interconnect_0_M02_AXI_bvalid': ['video/axi_interconnect_0/M02_AXI_bvalid',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_BVALID'],\n",
      " 'video_axi_interconnect_0_M02_AXI_rdata': ['video/axi_interconnect_0/M02_AXI_rdata',\n",
      "                                            'video/hdmi_out/color_convert/s_axi_AXILiteS_RDATA'],\n",
      " 'video_axi_interconnect_0_M02_AXI_rready': ['video/axi_interconnect_0/M02_AXI_rready',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_RREADY'],\n",
      " 'video_axi_interconnect_0_M02_AXI_rresp': ['video/axi_interconnect_0/M02_AXI_rresp',\n",
      "                                            'video/hdmi_out/color_convert/s_axi_AXILiteS_RRESP'],\n",
      " 'video_axi_interconnect_0_M02_AXI_rvalid': ['video/axi_interconnect_0/M02_AXI_rvalid',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_RVALID'],\n",
      " 'video_axi_interconnect_0_M02_AXI_wdata': ['video/axi_interconnect_0/M02_AXI_wdata',\n",
      "                                            'video/hdmi_out/color_convert/s_axi_AXILiteS_WDATA'],\n",
      " 'video_axi_interconnect_0_M02_AXI_wready': ['video/axi_interconnect_0/M02_AXI_wready',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_WREADY'],\n",
      " 'video_axi_interconnect_0_M02_AXI_wstrb': ['video/axi_interconnect_0/M02_AXI_wstrb',\n",
      "                                            'video/hdmi_out/color_convert/s_axi_AXILiteS_WSTRB'],\n",
      " 'video_axi_interconnect_0_M02_AXI_wvalid': ['video/axi_interconnect_0/M02_AXI_wvalid',\n",
      "                                             'video/hdmi_out/color_convert/s_axi_AXILiteS_WVALID'],\n",
      " 'video_axi_interconnect_0_M03_AXI_araddr': ['video/axi_interconnect_0/M03_AXI_araddr',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_araddr'],\n",
      " 'video_axi_interconnect_0_M03_AXI_arprot': ['video/axi_interconnect_0/M03_AXI_arprot',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_arprot'],\n",
      " 'video_axi_interconnect_0_M03_AXI_arready': ['video/axi_interconnect_0/M03_AXI_arready',\n",
      "                                              'video/hdmi_out/frontend/axi_dynclk/s00_axi_arready'],\n",
      " 'video_axi_interconnect_0_M03_AXI_arvalid': ['video/axi_interconnect_0/M03_AXI_arvalid',\n",
      "                                              'video/hdmi_out/frontend/axi_dynclk/s00_axi_arvalid'],\n",
      " 'video_axi_interconnect_0_M03_AXI_awaddr': ['video/axi_interconnect_0/M03_AXI_awaddr',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_awaddr'],\n",
      " 'video_axi_interconnect_0_M03_AXI_awprot': ['video/axi_interconnect_0/M03_AXI_awprot',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_awprot'],\n",
      " 'video_axi_interconnect_0_M03_AXI_awready': ['video/axi_interconnect_0/M03_AXI_awready',\n",
      "                                              'video/hdmi_out/frontend/axi_dynclk/s00_axi_awready'],\n",
      " 'video_axi_interconnect_0_M03_AXI_awvalid': ['video/axi_interconnect_0/M03_AXI_awvalid',\n",
      "                                              'video/hdmi_out/frontend/axi_dynclk/s00_axi_awvalid'],\n",
      " 'video_axi_interconnect_0_M03_AXI_bready': ['video/axi_interconnect_0/M03_AXI_bready',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_bready'],\n",
      " 'video_axi_interconnect_0_M03_AXI_bresp': ['video/axi_interconnect_0/M03_AXI_bresp',\n",
      "                                            'video/hdmi_out/frontend/axi_dynclk/s00_axi_bresp'],\n",
      " 'video_axi_interconnect_0_M03_AXI_bvalid': ['video/axi_interconnect_0/M03_AXI_bvalid',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_bvalid'],\n",
      " 'video_axi_interconnect_0_M03_AXI_rdata': ['video/axi_interconnect_0/M03_AXI_rdata',\n",
      "                                            'video/hdmi_out/frontend/axi_dynclk/s00_axi_rdata'],\n",
      " 'video_axi_interconnect_0_M03_AXI_rready': ['video/axi_interconnect_0/M03_AXI_rready',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_rready'],\n",
      " 'video_axi_interconnect_0_M03_AXI_rresp': ['video/axi_interconnect_0/M03_AXI_rresp',\n",
      "                                            'video/hdmi_out/frontend/axi_dynclk/s00_axi_rresp'],\n",
      " 'video_axi_interconnect_0_M03_AXI_rvalid': ['video/axi_interconnect_0/M03_AXI_rvalid',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_rvalid'],\n",
      " 'video_axi_interconnect_0_M03_AXI_wdata': ['video/axi_interconnect_0/M03_AXI_wdata',\n",
      "                                            'video/hdmi_out/frontend/axi_dynclk/s00_axi_wdata'],\n",
      " 'video_axi_interconnect_0_M03_AXI_wready': ['video/axi_interconnect_0/M03_AXI_wready',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_wready'],\n",
      " 'video_axi_interconnect_0_M03_AXI_wstrb': ['video/axi_interconnect_0/M03_AXI_wstrb',\n",
      "                                            'video/hdmi_out/frontend/axi_dynclk/s00_axi_wstrb'],\n",
      " 'video_axi_interconnect_0_M03_AXI_wvalid': ['video/axi_interconnect_0/M03_AXI_wvalid',\n",
      "                                             'video/hdmi_out/frontend/axi_dynclk/s00_axi_wvalid'],\n",
      " 'video_axi_interconnect_0_M04_AXI_araddr': ['video/axi_interconnect_0/M04_AXI_araddr',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_araddr'],\n",
      " 'video_axi_interconnect_0_M04_AXI_arready': ['video/axi_interconnect_0/M04_AXI_arready',\n",
      "                                              'video/hdmi_out/frontend/vtc_out/s_axi_arready'],\n",
      " 'video_axi_interconnect_0_M04_AXI_arvalid': ['video/axi_interconnect_0/M04_AXI_arvalid',\n",
      "                                              'video/hdmi_out/frontend/vtc_out/s_axi_arvalid'],\n",
      " 'video_axi_interconnect_0_M04_AXI_awaddr': ['video/axi_interconnect_0/M04_AXI_awaddr',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_awaddr'],\n",
      " 'video_axi_interconnect_0_M04_AXI_awready': ['video/axi_interconnect_0/M04_AXI_awready',\n",
      "                                              'video/hdmi_out/frontend/vtc_out/s_axi_awready'],\n",
      " 'video_axi_interconnect_0_M04_AXI_awvalid': ['video/axi_interconnect_0/M04_AXI_awvalid',\n",
      "                                              'video/hdmi_out/frontend/vtc_out/s_axi_awvalid'],\n",
      " 'video_axi_interconnect_0_M04_AXI_bready': ['video/axi_interconnect_0/M04_AXI_bready',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_bready'],\n",
      " 'video_axi_interconnect_0_M04_AXI_bresp': ['video/axi_interconnect_0/M04_AXI_bresp',\n",
      "                                            'video/hdmi_out/frontend/vtc_out/s_axi_bresp'],\n",
      " 'video_axi_interconnect_0_M04_AXI_bvalid': ['video/axi_interconnect_0/M04_AXI_bvalid',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_bvalid'],\n",
      " 'video_axi_interconnect_0_M04_AXI_rdata': ['video/axi_interconnect_0/M04_AXI_rdata',\n",
      "                                            'video/hdmi_out/frontend/vtc_out/s_axi_rdata'],\n",
      " 'video_axi_interconnect_0_M04_AXI_rready': ['video/axi_interconnect_0/M04_AXI_rready',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_rready'],\n",
      " 'video_axi_interconnect_0_M04_AXI_rresp': ['video/axi_interconnect_0/M04_AXI_rresp',\n",
      "                                            'video/hdmi_out/frontend/vtc_out/s_axi_rresp'],\n",
      " 'video_axi_interconnect_0_M04_AXI_rvalid': ['video/axi_interconnect_0/M04_AXI_rvalid',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_rvalid'],\n",
      " 'video_axi_interconnect_0_M04_AXI_wdata': ['video/axi_interconnect_0/M04_AXI_wdata',\n",
      "                                            'video/hdmi_out/frontend/vtc_out/s_axi_wdata'],\n",
      " 'video_axi_interconnect_0_M04_AXI_wready': ['video/axi_interconnect_0/M04_AXI_wready',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_wready'],\n",
      " 'video_axi_interconnect_0_M04_AXI_wstrb': ['video/axi_interconnect_0/M04_AXI_wstrb',\n",
      "                                            'video/hdmi_out/frontend/vtc_out/s_axi_wstrb'],\n",
      " 'video_axi_interconnect_0_M04_AXI_wvalid': ['video/axi_interconnect_0/M04_AXI_wvalid',\n",
      "                                             'video/hdmi_out/frontend/vtc_out/s_axi_wvalid'],\n",
      " 'video_axi_interconnect_0_M05_AXI_araddr': ['video/axi_interconnect_0/M05_AXI_araddr',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_araddr'],\n",
      " 'video_axi_interconnect_0_M05_AXI_arready': ['video/axi_interconnect_0/M05_AXI_arready',\n",
      "                                              'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_arready'],\n",
      " 'video_axi_interconnect_0_M05_AXI_arvalid': ['video/axi_interconnect_0/M05_AXI_arvalid',\n",
      "                                              'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_arvalid'],\n",
      " 'video_axi_interconnect_0_M05_AXI_awaddr': ['video/axi_interconnect_0/M05_AXI_awaddr',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awaddr'],\n",
      " 'video_axi_interconnect_0_M05_AXI_awready': ['video/axi_interconnect_0/M05_AXI_awready',\n",
      "                                              'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awready'],\n",
      " 'video_axi_interconnect_0_M05_AXI_awvalid': ['video/axi_interconnect_0/M05_AXI_awvalid',\n",
      "                                              'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awvalid'],\n",
      " 'video_axi_interconnect_0_M05_AXI_bready': ['video/axi_interconnect_0/M05_AXI_bready',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bready'],\n",
      " 'video_axi_interconnect_0_M05_AXI_bresp': ['video/axi_interconnect_0/M05_AXI_bresp',\n",
      "                                            'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bresp'],\n",
      " 'video_axi_interconnect_0_M05_AXI_bvalid': ['video/axi_interconnect_0/M05_AXI_bvalid',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bvalid'],\n",
      " 'video_axi_interconnect_0_M05_AXI_rdata': ['video/axi_interconnect_0/M05_AXI_rdata',\n",
      "                                            'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rdata'],\n",
      " 'video_axi_interconnect_0_M05_AXI_rready': ['video/axi_interconnect_0/M05_AXI_rready',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rready'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video_axi_interconnect_0_M05_AXI_rresp': ['video/axi_interconnect_0/M05_AXI_rresp',\n",
      "                                            'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rresp'],\n",
      " 'video_axi_interconnect_0_M05_AXI_rvalid': ['video/axi_interconnect_0/M05_AXI_rvalid',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rvalid'],\n",
      " 'video_axi_interconnect_0_M05_AXI_wdata': ['video/axi_interconnect_0/M05_AXI_wdata',\n",
      "                                            'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wdata'],\n",
      " 'video_axi_interconnect_0_M05_AXI_wready': ['video/axi_interconnect_0/M05_AXI_wready',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wready'],\n",
      " 'video_axi_interconnect_0_M05_AXI_wstrb': ['video/axi_interconnect_0/M05_AXI_wstrb',\n",
      "                                            'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wstrb'],\n",
      " 'video_axi_interconnect_0_M05_AXI_wvalid': ['video/axi_interconnect_0/M05_AXI_wvalid',\n",
      "                                             'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wvalid'],\n",
      " 'video_axi_interconnect_0_M06_AXI_araddr': ['video/axi_interconnect_0/M06_AXI_araddr',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_ARADDR'],\n",
      " 'video_axi_interconnect_0_M06_AXI_arready': ['video/axi_interconnect_0/M06_AXI_arready',\n",
      "                                              'video/hdmi_in/color_convert/s_axi_AXILiteS_ARREADY'],\n",
      " 'video_axi_interconnect_0_M06_AXI_arvalid': ['video/axi_interconnect_0/M06_AXI_arvalid',\n",
      "                                              'video/hdmi_in/color_convert/s_axi_AXILiteS_ARVALID'],\n",
      " 'video_axi_interconnect_0_M06_AXI_awaddr': ['video/axi_interconnect_0/M06_AXI_awaddr',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_AWADDR'],\n",
      " 'video_axi_interconnect_0_M06_AXI_awready': ['video/axi_interconnect_0/M06_AXI_awready',\n",
      "                                              'video/hdmi_in/color_convert/s_axi_AXILiteS_AWREADY'],\n",
      " 'video_axi_interconnect_0_M06_AXI_awvalid': ['video/axi_interconnect_0/M06_AXI_awvalid',\n",
      "                                              'video/hdmi_in/color_convert/s_axi_AXILiteS_AWVALID'],\n",
      " 'video_axi_interconnect_0_M06_AXI_bready': ['video/axi_interconnect_0/M06_AXI_bready',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_BREADY'],\n",
      " 'video_axi_interconnect_0_M06_AXI_bresp': ['video/axi_interconnect_0/M06_AXI_bresp',\n",
      "                                            'video/hdmi_in/color_convert/s_axi_AXILiteS_BRESP'],\n",
      " 'video_axi_interconnect_0_M06_AXI_bvalid': ['video/axi_interconnect_0/M06_AXI_bvalid',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_BVALID'],\n",
      " 'video_axi_interconnect_0_M06_AXI_rdata': ['video/axi_interconnect_0/M06_AXI_rdata',\n",
      "                                            'video/hdmi_in/color_convert/s_axi_AXILiteS_RDATA'],\n",
      " 'video_axi_interconnect_0_M06_AXI_rready': ['video/axi_interconnect_0/M06_AXI_rready',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_RREADY'],\n",
      " 'video_axi_interconnect_0_M06_AXI_rresp': ['video/axi_interconnect_0/M06_AXI_rresp',\n",
      "                                            'video/hdmi_in/color_convert/s_axi_AXILiteS_RRESP'],\n",
      " 'video_axi_interconnect_0_M06_AXI_rvalid': ['video/axi_interconnect_0/M06_AXI_rvalid',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_RVALID'],\n",
      " 'video_axi_interconnect_0_M06_AXI_wdata': ['video/axi_interconnect_0/M06_AXI_wdata',\n",
      "                                            'video/hdmi_in/color_convert/s_axi_AXILiteS_WDATA'],\n",
      " 'video_axi_interconnect_0_M06_AXI_wready': ['video/axi_interconnect_0/M06_AXI_wready',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_WREADY'],\n",
      " 'video_axi_interconnect_0_M06_AXI_wstrb': ['video/axi_interconnect_0/M06_AXI_wstrb',\n",
      "                                            'video/hdmi_in/color_convert/s_axi_AXILiteS_WSTRB'],\n",
      " 'video_axi_interconnect_0_M06_AXI_wvalid': ['video/axi_interconnect_0/M06_AXI_wvalid',\n",
      "                                             'video/hdmi_in/color_convert/s_axi_AXILiteS_WVALID'],\n",
      " 'video_axi_interconnect_0_M07_AXI_araddr': ['video/axi_interconnect_0/M07_AXI_araddr',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARADDR'],\n",
      " 'video_axi_interconnect_0_M07_AXI_arready': ['video/axi_interconnect_0/M07_AXI_arready',\n",
      "                                              'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARREADY'],\n",
      " 'video_axi_interconnect_0_M07_AXI_arvalid': ['video/axi_interconnect_0/M07_AXI_arvalid',\n",
      "                                              'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARVALID'],\n",
      " 'video_axi_interconnect_0_M07_AXI_awaddr': ['video/axi_interconnect_0/M07_AXI_awaddr',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWADDR'],\n",
      " 'video_axi_interconnect_0_M07_AXI_awready': ['video/axi_interconnect_0/M07_AXI_awready',\n",
      "                                              'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWREADY'],\n",
      " 'video_axi_interconnect_0_M07_AXI_awvalid': ['video/axi_interconnect_0/M07_AXI_awvalid',\n",
      "                                              'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWVALID'],\n",
      " 'video_axi_interconnect_0_M07_AXI_bready': ['video/axi_interconnect_0/M07_AXI_bready',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BREADY'],\n",
      " 'video_axi_interconnect_0_M07_AXI_bresp': ['video/axi_interconnect_0/M07_AXI_bresp',\n",
      "                                            'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BRESP'],\n",
      " 'video_axi_interconnect_0_M07_AXI_bvalid': ['video/axi_interconnect_0/M07_AXI_bvalid',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BVALID'],\n",
      " 'video_axi_interconnect_0_M07_AXI_rdata': ['video/axi_interconnect_0/M07_AXI_rdata',\n",
      "                                            'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RDATA'],\n",
      " 'video_axi_interconnect_0_M07_AXI_rready': ['video/axi_interconnect_0/M07_AXI_rready',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RREADY'],\n",
      " 'video_axi_interconnect_0_M07_AXI_rresp': ['video/axi_interconnect_0/M07_AXI_rresp',\n",
      "                                            'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RRESP'],\n",
      " 'video_axi_interconnect_0_M07_AXI_rvalid': ['video/axi_interconnect_0/M07_AXI_rvalid',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RVALID'],\n",
      " 'video_axi_interconnect_0_M07_AXI_wdata': ['video/axi_interconnect_0/M07_AXI_wdata',\n",
      "                                            'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WDATA'],\n",
      " 'video_axi_interconnect_0_M07_AXI_wready': ['video/axi_interconnect_0/M07_AXI_wready',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WREADY'],\n",
      " 'video_axi_interconnect_0_M07_AXI_wstrb': ['video/axi_interconnect_0/M07_AXI_wstrb',\n",
      "                                            'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WSTRB'],\n",
      " 'video_axi_interconnect_0_M07_AXI_wvalid': ['video/axi_interconnect_0/M07_AXI_wvalid',\n",
      "                                             'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WVALID'],\n",
      " 'video_axi_interconnect_0_M08_AXI_araddr': ['video/axi_interconnect_0/M08_AXI_araddr',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_araddr'],\n",
      " 'video_axi_interconnect_0_M08_AXI_arready': ['video/axi_interconnect_0/M08_AXI_arready',\n",
      "                                              'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_arready'],\n",
      " 'video_axi_interconnect_0_M08_AXI_arvalid': ['video/axi_interconnect_0/M08_AXI_arvalid',\n",
      "                                              'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_arvalid'],\n",
      " 'video_axi_interconnect_0_M08_AXI_awaddr': ['video/axi_interconnect_0/M08_AXI_awaddr',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awaddr'],\n",
      " 'video_axi_interconnect_0_M08_AXI_awready': ['video/axi_interconnect_0/M08_AXI_awready',\n",
      "                                              'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awready'],\n",
      " 'video_axi_interconnect_0_M08_AXI_awvalid': ['video/axi_interconnect_0/M08_AXI_awvalid',\n",
      "                                              'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awvalid'],\n",
      " 'video_axi_interconnect_0_M08_AXI_bready': ['video/axi_interconnect_0/M08_AXI_bready',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bready'],\n",
      " 'video_axi_interconnect_0_M08_AXI_bresp': ['video/axi_interconnect_0/M08_AXI_bresp',\n",
      "                                            'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bresp'],\n",
      " 'video_axi_interconnect_0_M08_AXI_bvalid': ['video/axi_interconnect_0/M08_AXI_bvalid',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bvalid'],\n",
      " 'video_axi_interconnect_0_M08_AXI_rdata': ['video/axi_interconnect_0/M08_AXI_rdata',\n",
      "                                            'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rdata'],\n",
      " 'video_axi_interconnect_0_M08_AXI_rready': ['video/axi_interconnect_0/M08_AXI_rready',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rready'],\n",
      " 'video_axi_interconnect_0_M08_AXI_rresp': ['video/axi_interconnect_0/M08_AXI_rresp',\n",
      "                                            'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rresp'],\n",
      " 'video_axi_interconnect_0_M08_AXI_rvalid': ['video/axi_interconnect_0/M08_AXI_rvalid',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rvalid'],\n",
      " 'video_axi_interconnect_0_M08_AXI_wdata': ['video/axi_interconnect_0/M08_AXI_wdata',\n",
      "                                            'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wdata'],\n",
      " 'video_axi_interconnect_0_M08_AXI_wready': ['video/axi_interconnect_0/M08_AXI_wready',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wready'],\n",
      " 'video_axi_interconnect_0_M08_AXI_wstrb': ['video/axi_interconnect_0/M08_AXI_wstrb',\n",
      "                                            'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wstrb'],\n",
      " 'video_axi_interconnect_0_M08_AXI_wvalid': ['video/axi_interconnect_0/M08_AXI_wvalid',\n",
      "                                             'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wvalid'],\n",
      " 'video_axi_interconnect_0_M09_AXI_araddr': ['video/axi_interconnect_0/M09_AXI_araddr',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_araddr'],\n",
      " 'video_axi_interconnect_0_M09_AXI_arready': ['video/axi_interconnect_0/M09_AXI_arready',\n",
      "                                              'video/hdmi_in/frontend/vtc_in/s_axi_arready'],\n",
      " 'video_axi_interconnect_0_M09_AXI_arvalid': ['video/axi_interconnect_0/M09_AXI_arvalid',\n",
      "                                              'video/hdmi_in/frontend/vtc_in/s_axi_arvalid'],\n",
      " 'video_axi_interconnect_0_M09_AXI_awaddr': ['video/axi_interconnect_0/M09_AXI_awaddr',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_awaddr'],\n",
      " 'video_axi_interconnect_0_M09_AXI_awready': ['video/axi_interconnect_0/M09_AXI_awready',\n",
      "                                              'video/hdmi_in/frontend/vtc_in/s_axi_awready'],\n",
      " 'video_axi_interconnect_0_M09_AXI_awvalid': ['video/axi_interconnect_0/M09_AXI_awvalid',\n",
      "                                              'video/hdmi_in/frontend/vtc_in/s_axi_awvalid'],\n",
      " 'video_axi_interconnect_0_M09_AXI_bready': ['video/axi_interconnect_0/M09_AXI_bready',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_bready'],\n",
      " 'video_axi_interconnect_0_M09_AXI_bresp': ['video/axi_interconnect_0/M09_AXI_bresp',\n",
      "                                            'video/hdmi_in/frontend/vtc_in/s_axi_bresp'],\n",
      " 'video_axi_interconnect_0_M09_AXI_bvalid': ['video/axi_interconnect_0/M09_AXI_bvalid',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_bvalid'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video_axi_interconnect_0_M09_AXI_rdata': ['video/axi_interconnect_0/M09_AXI_rdata',\n",
      "                                            'video/hdmi_in/frontend/vtc_in/s_axi_rdata'],\n",
      " 'video_axi_interconnect_0_M09_AXI_rready': ['video/axi_interconnect_0/M09_AXI_rready',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_rready'],\n",
      " 'video_axi_interconnect_0_M09_AXI_rresp': ['video/axi_interconnect_0/M09_AXI_rresp',\n",
      "                                            'video/hdmi_in/frontend/vtc_in/s_axi_rresp'],\n",
      " 'video_axi_interconnect_0_M09_AXI_rvalid': ['video/axi_interconnect_0/M09_AXI_rvalid',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_rvalid'],\n",
      " 'video_axi_interconnect_0_M09_AXI_wdata': ['video/axi_interconnect_0/M09_AXI_wdata',\n",
      "                                            'video/hdmi_in/frontend/vtc_in/s_axi_wdata'],\n",
      " 'video_axi_interconnect_0_M09_AXI_wready': ['video/axi_interconnect_0/M09_AXI_wready',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_wready'],\n",
      " 'video_axi_interconnect_0_M09_AXI_wstrb': ['video/axi_interconnect_0/M09_AXI_wstrb',\n",
      "                                            'video/hdmi_in/frontend/vtc_in/s_axi_wstrb'],\n",
      " 'video_axi_interconnect_0_M09_AXI_wvalid': ['video/axi_interconnect_0/M09_AXI_wvalid',\n",
      "                                             'video/hdmi_in/frontend/vtc_in/s_axi_wvalid'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awaddr': ['video/axi_mem_intercon/S00_AXI_awaddr',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_awaddr'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awburst': ['video/axi_mem_intercon/S00_AXI_awburst',\n",
      "                                            'video/axi_vdma/m_axi_s2mm_awburst'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awcache': ['video/axi_mem_intercon/S00_AXI_awcache',\n",
      "                                            'video/axi_vdma/m_axi_s2mm_awcache'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awlen': ['video/axi_mem_intercon/S00_AXI_awlen',\n",
      "                                          'video/axi_vdma/m_axi_s2mm_awlen'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awprot': ['video/axi_mem_intercon/S00_AXI_awprot',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_awprot'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awready': ['video/axi_mem_intercon/S00_AXI_awready',\n",
      "                                            'video/axi_vdma/m_axi_s2mm_awready'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awsize': ['video/axi_mem_intercon/S00_AXI_awsize',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_awsize'],\n",
      " 'video_axi_mem_intercon_S00_AXI_awvalid': ['video/axi_mem_intercon/S00_AXI_awvalid',\n",
      "                                            'video/axi_vdma/m_axi_s2mm_awvalid'],\n",
      " 'video_axi_mem_intercon_S00_AXI_bready': ['video/axi_mem_intercon/S00_AXI_bready',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_bready'],\n",
      " 'video_axi_mem_intercon_S00_AXI_bresp': ['video/axi_mem_intercon/S00_AXI_bresp',\n",
      "                                          'video/axi_vdma/m_axi_s2mm_bresp'],\n",
      " 'video_axi_mem_intercon_S00_AXI_bvalid': ['video/axi_mem_intercon/S00_AXI_bvalid',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_bvalid'],\n",
      " 'video_axi_mem_intercon_S00_AXI_wdata': ['video/axi_mem_intercon/S00_AXI_wdata',\n",
      "                                          'video/axi_vdma/m_axi_s2mm_wdata'],\n",
      " 'video_axi_mem_intercon_S00_AXI_wlast': ['video/axi_mem_intercon/S00_AXI_wlast',\n",
      "                                          'video/axi_vdma/m_axi_s2mm_wlast'],\n",
      " 'video_axi_mem_intercon_S00_AXI_wready': ['video/axi_mem_intercon/S00_AXI_wready',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_wready'],\n",
      " 'video_axi_mem_intercon_S00_AXI_wstrb': ['video/axi_mem_intercon/S00_AXI_wstrb',\n",
      "                                          'video/axi_vdma/m_axi_s2mm_wstrb'],\n",
      " 'video_axi_mem_intercon_S00_AXI_wvalid': ['video/axi_mem_intercon/S00_AXI_wvalid',\n",
      "                                           'video/axi_vdma/m_axi_s2mm_wvalid'],\n",
      " 'video_axi_mem_intercon_S01_AXI_araddr': ['video/axi_mem_intercon/S01_AXI_araddr',\n",
      "                                           'video/axi_vdma/m_axi_mm2s_araddr'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arburst': ['video/axi_mem_intercon/S01_AXI_arburst',\n",
      "                                            'video/axi_vdma/m_axi_mm2s_arburst'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arcache': ['video/axi_mem_intercon/S01_AXI_arcache',\n",
      "                                            'video/axi_vdma/m_axi_mm2s_arcache'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arlen': ['video/axi_mem_intercon/S01_AXI_arlen',\n",
      "                                          'video/axi_vdma/m_axi_mm2s_arlen'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arprot': ['video/axi_mem_intercon/S01_AXI_arprot',\n",
      "                                           'video/axi_vdma/m_axi_mm2s_arprot'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arready': ['video/axi_mem_intercon/S01_AXI_arready',\n",
      "                                            'video/axi_vdma/m_axi_mm2s_arready'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arsize': ['video/axi_mem_intercon/S01_AXI_arsize',\n",
      "                                           'video/axi_vdma/m_axi_mm2s_arsize'],\n",
      " 'video_axi_mem_intercon_S01_AXI_arvalid': ['video/axi_mem_intercon/S01_AXI_arvalid',\n",
      "                                            'video/axi_vdma/m_axi_mm2s_arvalid'],\n",
      " 'video_axi_mem_intercon_S01_AXI_rdata': ['video/axi_mem_intercon/S01_AXI_rdata',\n",
      "                                          'video/axi_vdma/m_axi_mm2s_rdata'],\n",
      " 'video_axi_mem_intercon_S01_AXI_rlast': ['video/axi_mem_intercon/S01_AXI_rlast',\n",
      "                                          'video/axi_vdma/m_axi_mm2s_rlast'],\n",
      " 'video_axi_mem_intercon_S01_AXI_rready': ['video/axi_mem_intercon/S01_AXI_rready',\n",
      "                                           'video/axi_vdma/m_axi_mm2s_rready'],\n",
      " 'video_axi_mem_intercon_S01_AXI_rresp': ['video/axi_mem_intercon/S01_AXI_rresp',\n",
      "                                          'video/axi_vdma/m_axi_mm2s_rresp'],\n",
      " 'video_axi_mem_intercon_S01_AXI_rvalid': ['video/axi_mem_intercon/S01_AXI_rvalid',\n",
      "                                           'video/axi_vdma/m_axi_mm2s_rvalid'],\n",
      " 'video_axi_vdma_m_axis_mm2s_tdata': ['video/axi_vdma/m_axis_mm2s_tdata',\n",
      "                                      'video/hdmi_out/pixel_unpack/stream_in_32_TDATA'],\n",
      " 'video_axi_vdma_m_axis_mm2s_tlast': ['video/axi_vdma/m_axis_mm2s_tlast',\n",
      "                                      'video/hdmi_out/pixel_unpack/stream_in_32_TLAST'],\n",
      " 'video_axi_vdma_m_axis_mm2s_tready': ['video/axi_vdma/m_axis_mm2s_tready',\n",
      "                                       'video/hdmi_out/pixel_unpack/stream_in_32_TREADY'],\n",
      " 'video_axi_vdma_m_axis_mm2s_tuser': ['video/axi_vdma/m_axis_mm2s_tuser',\n",
      "                                      'video/hdmi_out/pixel_unpack/stream_in_32_TUSER'],\n",
      " 'video_axi_vdma_m_axis_mm2s_tvalid': ['video/axi_vdma/m_axis_mm2s_tvalid',\n",
      "                                       'video/hdmi_out/pixel_unpack/stream_in_32_TVALID'],\n",
      " 'video_axi_vdma_mm2s_introut': ['video/axi_vdma/mm2s_introut',\n",
      "                                 'video/xlconcat_0/In1'],\n",
      " 'video_axi_vdma_s2mm_introut': ['video/axi_vdma/s2mm_introut',\n",
      "                                 'video/xlconcat_0/In0'],\n",
      " 'video_axi_vdma_s_axis_s2mm_tdata': ['video/axi_vdma/s_axis_s2mm_tdata',\n",
      "                                      'video/hdmi_in/pixel_pack/stream_out_32_TDATA'],\n",
      " 'video_axi_vdma_s_axis_s2mm_tlast': ['video/axi_vdma/s_axis_s2mm_tlast',\n",
      "                                      'video/hdmi_in/pixel_pack/stream_out_32_TLAST'],\n",
      " 'video_axi_vdma_s_axis_s2mm_tready': ['video/axi_vdma/s_axis_s2mm_tready',\n",
      "                                       'video/hdmi_in/pixel_pack/stream_out_32_TREADY'],\n",
      " 'video_axi_vdma_s_axis_s2mm_tuser': ['video/axi_vdma/s_axis_s2mm_tuser',\n",
      "                                      'video/hdmi_in/pixel_pack/stream_out_32_TUSER'],\n",
      " 'video_axi_vdma_s_axis_s2mm_tvalid': ['video/axi_vdma/s_axis_s2mm_tvalid',\n",
      "                                       'video/hdmi_in/pixel_pack/stream_out_32_TVALID'],\n",
      " 'video_hdmi_in_axis_register_slice_0_m_axis_tdata': ['video/hdmi_in/axis_register_slice_0/m_axis_tdata',\n",
      "                                                      'video/hdmi_in/pixel_pack/stream_in_24_TDATA'],\n",
      " 'video_hdmi_in_axis_register_slice_0_m_axis_tlast': ['video/hdmi_in/axis_register_slice_0/m_axis_tlast',\n",
      "                                                      'video/hdmi_in/pixel_pack/stream_in_24_TLAST'],\n",
      " 'video_hdmi_in_axis_register_slice_0_m_axis_tready': ['video/hdmi_in/axis_register_slice_0/m_axis_tready',\n",
      "                                                       'video/hdmi_in/pixel_pack/stream_in_24_TREADY'],\n",
      " 'video_hdmi_in_axis_register_slice_0_m_axis_tuser': ['video/hdmi_in/axis_register_slice_0/m_axis_tuser',\n",
      "                                                      'video/hdmi_in/pixel_pack/stream_in_24_TUSER'],\n",
      " 'video_hdmi_in_axis_register_slice_0_m_axis_tvalid': ['video/hdmi_in/axis_register_slice_0/m_axis_tvalid',\n",
      "                                                       'video/hdmi_in/pixel_pack/stream_in_24_TVALID'],\n",
      " 'video_hdmi_in_axis_register_slice_0_s_axis_tdata': ['video/hdmi_in/axis_register_slice_0/s_axis_tdata',\n",
      "                                                      'video/hdmi_in/color_convert/stream_out_24_TDATA'],\n",
      " 'video_hdmi_in_axis_register_slice_0_s_axis_tlast': ['video/hdmi_in/axis_register_slice_0/s_axis_tlast',\n",
      "                                                      'video/hdmi_in/color_convert/stream_out_24_TLAST'],\n",
      " 'video_hdmi_in_axis_register_slice_0_s_axis_tready': ['video/hdmi_in/axis_register_slice_0/s_axis_tready',\n",
      "                                                       'video/hdmi_in/color_convert/stream_out_24_TREADY'],\n",
      " 'video_hdmi_in_axis_register_slice_0_s_axis_tuser': ['video/hdmi_in/axis_register_slice_0/s_axis_tuser',\n",
      "                                                      'video/hdmi_in/color_convert/stream_out_24_TUSER'],\n",
      " 'video_hdmi_in_axis_register_slice_0_s_axis_tvalid': ['video/hdmi_in/axis_register_slice_0/s_axis_tvalid',\n",
      "                                                       'video/hdmi_in/color_convert/stream_out_24_TVALID'],\n",
      " 'video_hdmi_in_color_convert_stream_in_24_TDATA': ['video/hdmi_in/color_convert/stream_in_24_TDATA',\n",
      "                                                    'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tdata'],\n",
      " 'video_hdmi_in_color_convert_stream_in_24_TLAST': ['video/hdmi_in/color_convert/stream_in_24_TLAST',\n",
      "                                                    'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tlast'],\n",
      " 'video_hdmi_in_color_convert_stream_in_24_TREADY': ['video/hdmi_in/color_convert/stream_in_24_TREADY',\n",
      "                                                     'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tready'],\n",
      " 'video_hdmi_in_color_convert_stream_in_24_TUSER': ['video/hdmi_in/color_convert/stream_in_24_TUSER',\n",
      "                                                    'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tuser'],\n",
      " 'video_hdmi_in_color_convert_stream_in_24_TVALID': ['video/hdmi_in/color_convert/stream_in_24_TVALID',\n",
      "                                                     'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tvalid'],\n",
      " 'video_hdmi_in_frontend_axi_gpio_hdmiin_gpio_io_o': ['video/hdmi_in/frontend/axi_gpio_hdmiin/gpio_io_o'],\n",
      " 'video_hdmi_in_frontend_axi_gpio_hdmiin_ip2intc_irpt': ['video/hdmi_in/frontend/axi_gpio_hdmiin/ip2intc_irpt',\n",
      "                                                         'video/xlconcat_0/In4'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video_hdmi_in_frontend_color_swap_0_hsync_in': ['video/hdmi_in/frontend/color_swap_0/hsync_in',\n",
      "                                                  'video/hdmi_in/frontend/dvi2rgb_0/vid_pHSync'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_hsync_out': ['video/hdmi_in/frontend/color_swap_0/hsync_out',\n",
      "                                                   'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_hsync'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_pixel_in': ['video/hdmi_in/frontend/color_swap_0/pixel_in',\n",
      "                                                  'video/hdmi_in/frontend/dvi2rgb_0/vid_pData'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_pixel_out': ['video/hdmi_in/frontend/color_swap_0/pixel_out',\n",
      "                                                   'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_data'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_vde_in': ['video/hdmi_in/frontend/color_swap_0/vde_in',\n",
      "                                                'video/hdmi_in/frontend/dvi2rgb_0/vid_pVDE'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_vde_out': ['video/hdmi_in/frontend/color_swap_0/vde_out',\n",
      "                                                 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_active_video'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_vsync_in': ['video/hdmi_in/frontend/color_swap_0/vsync_in',\n",
      "                                                  'video/hdmi_in/frontend/dvi2rgb_0/vid_pVSync'],\n",
      " 'video_hdmi_in_frontend_color_swap_0_vsync_out': ['video/hdmi_in/frontend/color_swap_0/vsync_out',\n",
      "                                                   'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_vsync'],\n",
      " 'video_hdmi_in_frontend_dvi2rgb_0_PixelClk': ['video/hdmi_in/frontend/dvi2rgb_0/PixelClk',\n",
      "                                               'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_io_in_clk',\n",
      "                                               'video/hdmi_in/frontend/vtc_in/clk',\n",
      "                                               'video/proc_sys_reset_pixelclk/slowest_sync_clk'],\n",
      " 'video_hdmi_in_frontend_dvi2rgb_0_aPixelClkLckd': ['video/hdmi_in/frontend/axi_gpio_hdmiin/gpio2_io_i',\n",
      "                                                    'video/hdmi_in/frontend/dvi2rgb_0/aPixelClkLckd',\n",
      "                                                    'video/proc_sys_reset_pixelclk/aux_reset_in'],\n",
      " 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_active_video': ['video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_active_video',\n",
      "                                                              'video/hdmi_in/frontend/vtc_in/active_video_in'],\n",
      " 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_hsync': ['video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_hsync',\n",
      "                                                       'video/hdmi_in/frontend/vtc_in/hsync_in'],\n",
      " 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_vsync': ['video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_vsync',\n",
      "                                                       'video/hdmi_in/frontend/vtc_in/vsync_in'],\n",
      " 'video_hdmi_in_frontend_vtc_in_irq': ['video/hdmi_in/frontend/vtc_in/irq',\n",
      "                                       'video/xlconcat_0/In3'],\n",
      " 'video_hdmi_out_axis_register_slice_0_m_axis_tdata': ['video/hdmi_out/axis_register_slice_0/m_axis_tdata',\n",
      "                                                       'video/hdmi_out/color_convert/stream_in_24_TDATA'],\n",
      " 'video_hdmi_out_axis_register_slice_0_m_axis_tlast': ['video/hdmi_out/axis_register_slice_0/m_axis_tlast',\n",
      "                                                       'video/hdmi_out/color_convert/stream_in_24_TLAST'],\n",
      " 'video_hdmi_out_axis_register_slice_0_m_axis_tready': ['video/hdmi_out/axis_register_slice_0/m_axis_tready',\n",
      "                                                        'video/hdmi_out/color_convert/stream_in_24_TREADY'],\n",
      " 'video_hdmi_out_axis_register_slice_0_m_axis_tuser': ['video/hdmi_out/axis_register_slice_0/m_axis_tuser',\n",
      "                                                       'video/hdmi_out/color_convert/stream_in_24_TUSER'],\n",
      " 'video_hdmi_out_axis_register_slice_0_m_axis_tvalid': ['video/hdmi_out/axis_register_slice_0/m_axis_tvalid',\n",
      "                                                        'video/hdmi_out/color_convert/stream_in_24_TVALID'],\n",
      " 'video_hdmi_out_axis_register_slice_0_s_axis_tdata': ['video/hdmi_out/axis_register_slice_0/s_axis_tdata',\n",
      "                                                       'video/hdmi_out/pixel_unpack/stream_out_24_TDATA'],\n",
      " 'video_hdmi_out_axis_register_slice_0_s_axis_tlast': ['video/hdmi_out/axis_register_slice_0/s_axis_tlast',\n",
      "                                                       'video/hdmi_out/pixel_unpack/stream_out_24_TLAST'],\n",
      " 'video_hdmi_out_axis_register_slice_0_s_axis_tready': ['video/hdmi_out/axis_register_slice_0/s_axis_tready',\n",
      "                                                        'video/hdmi_out/pixel_unpack/stream_out_24_TREADY'],\n",
      " 'video_hdmi_out_axis_register_slice_0_s_axis_tuser': ['video/hdmi_out/axis_register_slice_0/s_axis_tuser',\n",
      "                                                       'video/hdmi_out/pixel_unpack/stream_out_24_TUSER'],\n",
      " 'video_hdmi_out_axis_register_slice_0_s_axis_tvalid': ['video/hdmi_out/axis_register_slice_0/s_axis_tvalid',\n",
      "                                                        'video/hdmi_out/pixel_unpack/stream_out_24_TVALID'],\n",
      " 'video_hdmi_out_color_convert_stream_out_24_TDATA': ['video/hdmi_out/color_convert/stream_out_24_TDATA',\n",
      "                                                      'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tdata'],\n",
      " 'video_hdmi_out_color_convert_stream_out_24_TLAST': ['video/hdmi_out/color_convert/stream_out_24_TLAST',\n",
      "                                                      'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tlast'],\n",
      " 'video_hdmi_out_color_convert_stream_out_24_TREADY': ['video/hdmi_out/color_convert/stream_out_24_TREADY',\n",
      "                                                       'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tready'],\n",
      " 'video_hdmi_out_color_convert_stream_out_24_TUSER': ['video/hdmi_out/color_convert/stream_out_24_TUSER',\n",
      "                                                      'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tuser'],\n",
      " 'video_hdmi_out_color_convert_stream_out_24_TVALID': ['video/hdmi_out/color_convert/stream_out_24_TVALID',\n",
      "                                                       'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tvalid'],\n",
      " 'video_hdmi_out_frontend_axi_dynclk_LOCKED_O': ['video/hdmi_out/frontend/axi_dynclk/LOCKED_O',\n",
      "                                                 'video/hdmi_out/frontend/rgb2dvi_0/aRst_n'],\n",
      " 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_5X_O': ['video/hdmi_out/frontend/axi_dynclk/PXL_CLK_5X_O',\n",
      "                                                     'video/hdmi_out/frontend/rgb2dvi_0/SerialClk'],\n",
      " 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_O': ['video/hdmi_out/frontend/axi_dynclk/PXL_CLK_O',\n",
      "                                                  'video/hdmi_out/frontend/rgb2dvi_0/PixelClk',\n",
      "                                                  'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_io_out_clk',\n",
      "                                                  'video/hdmi_out/frontend/vtc_out/clk'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_hsync_in': ['video/hdmi_out/frontend/color_swap_0/hsync_in',\n",
      "                                                   'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_hsync'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_hsync_out': ['video/hdmi_out/frontend/color_swap_0/hsync_out',\n",
      "                                                    'video/hdmi_out/frontend/rgb2dvi_0/vid_pHSync'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_pixel_in': ['video/hdmi_out/frontend/color_swap_0/pixel_in',\n",
      "                                                   'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_data'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_pixel_out': ['video/hdmi_out/frontend/color_swap_0/pixel_out',\n",
      "                                                    'video/hdmi_out/frontend/rgb2dvi_0/vid_pData'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_vde_in': ['video/hdmi_out/frontend/color_swap_0/vde_in',\n",
      "                                                 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_active_video'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_vde_out': ['video/hdmi_out/frontend/color_swap_0/vde_out',\n",
      "                                                  'video/hdmi_out/frontend/rgb2dvi_0/vid_pVDE'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_vsync_in': ['video/hdmi_out/frontend/color_swap_0/vsync_in',\n",
      "                                                   'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_vsync'],\n",
      " 'video_hdmi_out_frontend_color_swap_0_vsync_out': ['video/hdmi_out/frontend/color_swap_0/vsync_out',\n",
      "                                                    'video/hdmi_out/frontend/rgb2dvi_0/vid_pVSync'],\n",
      " 'video_hdmi_out_frontend_hdmi_out_hpd_video_gpio_io_o': ['video/hdmi_out/frontend/hdmi_out_hpd_video/gpio_io_o'],\n",
      " 'video_hdmi_out_frontend_hdmi_out_hpd_video_ip2intc_irpt': ['video/hdmi_out/frontend/hdmi_out_hpd_video/ip2intc_irpt',\n",
      "                                                             'video/xlconcat_0/In5'],\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_active_video': ['video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_active_video',\n",
      "                                                                'video/hdmi_out/frontend/vtc_out/active_video_out'],\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hblank': ['video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_hblank',\n",
      "                                                          'video/hdmi_out/frontend/vtc_out/hblank_out'],\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hsync': ['video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_hsync',\n",
      "                                                         'video/hdmi_out/frontend/vtc_out/hsync_out'],\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vblank': ['video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_vblank',\n",
      "                                                          'video/hdmi_out/frontend/vtc_out/vblank_out'],\n",
      " 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vsync': ['video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_vsync',\n",
      "                                                         'video/hdmi_out/frontend/vtc_out/vsync_out'],\n",
      " 'video_hdmi_out_frontend_vtc_out_irq': ['video/hdmi_out/frontend/vtc_out/irq',\n",
      "                                         'video/xlconcat_0/In2'],\n",
      " 'video_proc_sys_reset_pixelclk_peripheral_aresetn': ['video/hdmi_in/frontend/vtc_in/resetn',\n",
      "                                                      'video/proc_sys_reset_pixelclk/peripheral_aresetn'],\n",
      " 'video_proc_sys_reset_pixelclk_peripheral_reset': ['video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_io_in_reset',\n",
      "                                                    'video/proc_sys_reset_pixelclk/peripheral_reset'],\n",
      " 'video_xlconcat_0_dout': ['concat_interrupts/In0', 'video/xlconcat_0/dout'],\n",
      " 'wire_distribution_network_collector_pmoda_rpi_wire_i_i': ['wire_distribution_network/collector_pmoda_rpi/wire_i_i',\n",
      "                                                            'wire_distribution_network/distributor_pmoda/wire_o_i',\n",
      "                                                            'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0/Din',\n",
      "                                                            'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2/Din',\n",
      "                                                            'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4/Din',\n",
      "                                                            'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6/Din'],\n",
      " 'wire_distribution_network_collector_rpi_27_8_wire_i_i': ['wire_distribution_network/collector_rpi_27_8/wire_i_i',\n",
      "                                                           'wire_distribution_network/rpi_i_27_0/In1'],\n",
      " 'wire_distribution_network_distributor_pmoda_wire_o_o': ['wire_distribution_network/distributor_pmoda/wire_o_o',\n",
      "                                                          'wire_distribution_network/pmoda_rpi_o_sel/a'],\n",
      " 'wire_distribution_network_distributor_pmoda_wire_o_t': ['wire_distribution_network/distributor_pmoda/wire_o_t',\n",
      "                                                          'wire_distribution_network/pmoda_rpi_t_sel/a'],\n",
      " 'wire_distribution_network_distributor_rpi_wire_o_o': ['wire_distribution_network/distributor_rpi/wire_o_o',\n",
      "                                                        'wire_distribution_network/rpi_o_27_8/Din',\n",
      "                                                        'wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0/Din',\n",
      "                                                        'wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2/Din',\n",
      "                                                        'wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4/Din',\n",
      "                                                        'wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6/Din'],\n",
      " 'wire_distribution_network_distributor_rpi_wire_o_t': ['concat_rp/In1',\n",
      "                                                        'wire_distribution_network/distributor_rpi/wire_o_t',\n",
      "                                                        'wire_distribution_network/rpi_t_27_8/Din',\n",
      "                                                        'wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0/Din',\n",
      "                                                        'wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2/Din',\n",
      "                                                        'wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4/Din',\n",
      "                                                        'wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6/Din'],\n",
      " 'wire_distribution_network_pmoda_rpi_o_sel_y': ['wire_distribution_network/collector_pmoda_rpi/wire_i_o',\n",
      "                                                 'wire_distribution_network/pmoda_rpi_o_sel/y'],\n",
      " 'wire_distribution_network_pmoda_rpi_t_sel_y': ['wire_distribution_network/collector_pmoda_rpi/wire_i_t',\n",
      "                                                 'wire_distribution_network/pmoda_rpi_t_sel/y'],\n",
      " 'wire_distribution_network_rpi_i_27_0_dout': ['concat_rp/In0',\n",
      "                                               'wire_distribution_network/distributor_rpi/wire_o_i',\n",
      "                                               'wire_distribution_network/rpi_i_27_0/dout'],\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0_Dout': ['wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0/Dout',\n",
      "                                                                    'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In2'],\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2_Dout': ['wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2/Dout',\n",
      "                                                                    'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In0'],\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4_Dout': ['wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4/Dout',\n",
      "                                                                    'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In3'],\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6_Dout': ['wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6/Dout',\n",
      "                                                                    'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In1'],\n",
      " 'wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda_dout': ['wire_distribution_network/rpi_i_27_0/In0',\n",
      "                                                                'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/dout'],\n",
      " 'wire_distribution_network_rpi_o_27_8_Dout': ['wire_distribution_network/collector_rpi_27_8/wire_i_o',\n",
      "                                               'wire_distribution_network/rpi_o_27_8/Dout'],\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda_dout': ['wire_distribution_network/pmoda_rpi_o_sel/b',\n",
      "                                                                'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/dout'],\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0_Dout': ['wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In1',\n",
      "                                                              'wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0/Dout'],\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2_Dout': ['wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In3',\n",
      "                                                              'wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2/Dout'],\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4_Dout': ['wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In0',\n",
      "                                                              'wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4/Dout'],\n",
      " 'wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6_Dout': ['wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In2',\n",
      "                                                              'wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6/Dout'],\n",
      " 'wire_distribution_network_rpi_t_27_8_Dout': ['wire_distribution_network/collector_rpi_27_8/wire_i_t',\n",
      "                                               'wire_distribution_network/rpi_t_27_8/Dout'],\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda_dout': ['wire_distribution_network/pmoda_rpi_t_sel/b',\n",
      "                                                                'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/dout'],\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0_Dout': ['wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In1',\n",
      "                                                              'wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0/Dout'],\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2_Dout': ['wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In3',\n",
      "                                                              'wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2/Dout'],\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4_Dout': ['wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In0',\n",
      "                                                              'wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4/Dout'],\n",
      " 'wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6_Dout': ['wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In2',\n",
      "                                                              'wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6/Dout'],\n",
      " 'xlconcat_0_dout': ['ps7_0/IRQ_F2P', 'xlconcat_0/dout']}\n"
     ]
    }
   ],
   "source": [
    "pprint(A.nets)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 151,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'audio_codec_ctrl_0/bclk': 'audio_codec_ctrl_0_bclk',\n",
      " 'audio_codec_ctrl_0/codec_address': 'audio_codec_ctrl_0_codec_address',\n",
      " 'audio_codec_ctrl_0/lrclk': 'audio_codec_ctrl_0_lrclk',\n",
      " 'audio_codec_ctrl_0/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'audio_codec_ctrl_0/s_axi_araddr': 'audio_codec_ctrl_0_s_axi_araddr',\n",
      " 'audio_codec_ctrl_0/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'audio_codec_ctrl_0/s_axi_arready': 'audio_codec_ctrl_0_s_axi_arready',\n",
      " 'audio_codec_ctrl_0/s_axi_arvalid': 'audio_codec_ctrl_0_s_axi_arvalid',\n",
      " 'audio_codec_ctrl_0/s_axi_awaddr': 'audio_codec_ctrl_0_s_axi_awaddr',\n",
      " 'audio_codec_ctrl_0/s_axi_awready': 'audio_codec_ctrl_0_s_axi_awready',\n",
      " 'audio_codec_ctrl_0/s_axi_awvalid': 'audio_codec_ctrl_0_s_axi_awvalid',\n",
      " 'audio_codec_ctrl_0/s_axi_bready': 'audio_codec_ctrl_0_s_axi_bready',\n",
      " 'audio_codec_ctrl_0/s_axi_bresp': 'audio_codec_ctrl_0_s_axi_bresp',\n",
      " 'audio_codec_ctrl_0/s_axi_bvalid': 'audio_codec_ctrl_0_s_axi_bvalid',\n",
      " 'audio_codec_ctrl_0/s_axi_rdata': 'audio_codec_ctrl_0_s_axi_rdata',\n",
      " 'audio_codec_ctrl_0/s_axi_rready': 'audio_codec_ctrl_0_s_axi_rready',\n",
      " 'audio_codec_ctrl_0/s_axi_rresp': 'audio_codec_ctrl_0_s_axi_rresp',\n",
      " 'audio_codec_ctrl_0/s_axi_rvalid': 'audio_codec_ctrl_0_s_axi_rvalid',\n",
      " 'audio_codec_ctrl_0/s_axi_wdata': 'audio_codec_ctrl_0_s_axi_wdata',\n",
      " 'audio_codec_ctrl_0/s_axi_wready': 'audio_codec_ctrl_0_s_axi_wready',\n",
      " 'audio_codec_ctrl_0/s_axi_wstrb': 'audio_codec_ctrl_0_s_axi_wstrb',\n",
      " 'audio_codec_ctrl_0/s_axi_wvalid': 'audio_codec_ctrl_0_s_axi_wvalid',\n",
      " 'audio_codec_ctrl_0/sdata_i': 'External_Ports_sdata_i',\n",
      " 'audio_codec_ctrl_0/sdata_o': 'audio_codec_ctrl_0_sdata_o',\n",
      " 'axi_interconnect_0/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/ARESETN': 'rst_ps7_0_fclk0_interconnect_aresetn',\n",
      " 'axi_interconnect_0/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/M00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'axi_interconnect_0/M00_AXI_araddr': 'axi_interconnect_0_M00_AXI_araddr',\n",
      " 'axi_interconnect_0/M00_AXI_arburst': 'axi_interconnect_0_M00_AXI_arburst',\n",
      " 'axi_interconnect_0/M00_AXI_arcache': 'axi_interconnect_0_M00_AXI_arcache',\n",
      " 'axi_interconnect_0/M00_AXI_arlen': 'axi_interconnect_0_M00_AXI_arlen',\n",
      " 'axi_interconnect_0/M00_AXI_arlock': 'axi_interconnect_0_M00_AXI_arlock',\n",
      " 'axi_interconnect_0/M00_AXI_arprot': 'axi_interconnect_0_M00_AXI_arprot',\n",
      " 'axi_interconnect_0/M00_AXI_arqos': 'axi_interconnect_0_M00_AXI_arqos',\n",
      " 'axi_interconnect_0/M00_AXI_arready': 'axi_interconnect_0_M00_AXI_arready',\n",
      " 'axi_interconnect_0/M00_AXI_arsize': 'axi_interconnect_0_M00_AXI_arsize',\n",
      " 'axi_interconnect_0/M00_AXI_arvalid': 'axi_interconnect_0_M00_AXI_arvalid',\n",
      " 'axi_interconnect_0/M00_AXI_awaddr': 'axi_interconnect_0_M00_AXI_awaddr',\n",
      " 'axi_interconnect_0/M00_AXI_awburst': 'axi_interconnect_0_M00_AXI_awburst',\n",
      " 'axi_interconnect_0/M00_AXI_awcache': 'axi_interconnect_0_M00_AXI_awcache',\n",
      " 'axi_interconnect_0/M00_AXI_awlen': 'axi_interconnect_0_M00_AXI_awlen',\n",
      " 'axi_interconnect_0/M00_AXI_awlock': 'axi_interconnect_0_M00_AXI_awlock',\n",
      " 'axi_interconnect_0/M00_AXI_awprot': 'axi_interconnect_0_M00_AXI_awprot',\n",
      " 'axi_interconnect_0/M00_AXI_awqos': 'axi_interconnect_0_M00_AXI_awqos',\n",
      " 'axi_interconnect_0/M00_AXI_awready': 'axi_interconnect_0_M00_AXI_awready',\n",
      " 'axi_interconnect_0/M00_AXI_awsize': 'axi_interconnect_0_M00_AXI_awsize',\n",
      " 'axi_interconnect_0/M00_AXI_awvalid': 'axi_interconnect_0_M00_AXI_awvalid',\n",
      " 'axi_interconnect_0/M00_AXI_bready': 'axi_interconnect_0_M00_AXI_bready',\n",
      " 'axi_interconnect_0/M00_AXI_bresp': 'axi_interconnect_0_M00_AXI_bresp',\n",
      " 'axi_interconnect_0/M00_AXI_bvalid': 'axi_interconnect_0_M00_AXI_bvalid',\n",
      " 'axi_interconnect_0/M00_AXI_rdata': 'axi_interconnect_0_M00_AXI_rdata',\n",
      " 'axi_interconnect_0/M00_AXI_rlast': 'axi_interconnect_0_M00_AXI_rlast',\n",
      " 'axi_interconnect_0/M00_AXI_rready': 'axi_interconnect_0_M00_AXI_rready',\n",
      " 'axi_interconnect_0/M00_AXI_rresp': 'axi_interconnect_0_M00_AXI_rresp',\n",
      " 'axi_interconnect_0/M00_AXI_rvalid': 'axi_interconnect_0_M00_AXI_rvalid',\n",
      " 'axi_interconnect_0/M00_AXI_wdata': 'axi_interconnect_0_M00_AXI_wdata',\n",
      " 'axi_interconnect_0/M00_AXI_wlast': 'axi_interconnect_0_M00_AXI_wlast',\n",
      " 'axi_interconnect_0/M00_AXI_wready': 'axi_interconnect_0_M00_AXI_wready',\n",
      " 'axi_interconnect_0/M00_AXI_wstrb': 'axi_interconnect_0_M00_AXI_wstrb',\n",
      " 'axi_interconnect_0/M00_AXI_wvalid': 'axi_interconnect_0_M00_AXI_wvalid',\n",
      " 'axi_interconnect_0/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/S00_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'axi_interconnect_0/S00_AXI_araddr': 'axi_interconnect_0_S00_AXI_araddr',\n",
      " 'axi_interconnect_0/S00_AXI_arburst': 'axi_interconnect_0_S00_AXI_arburst',\n",
      " 'axi_interconnect_0/S00_AXI_arcache': 'axi_interconnect_0_S00_AXI_arcache',\n",
      " 'axi_interconnect_0/S00_AXI_arlen': 'axi_interconnect_0_S00_AXI_arlen',\n",
      " 'axi_interconnect_0/S00_AXI_arlock': 'axi_interconnect_0_S00_AXI_arlock',\n",
      " 'axi_interconnect_0/S00_AXI_arprot': 'axi_interconnect_0_S00_AXI_arprot',\n",
      " 'axi_interconnect_0/S00_AXI_arqos': 'axi_interconnect_0_S00_AXI_arqos',\n",
      " 'axi_interconnect_0/S00_AXI_arready': 'axi_interconnect_0_S00_AXI_arready',\n",
      " 'axi_interconnect_0/S00_AXI_arsize': 'axi_interconnect_0_S00_AXI_arsize',\n",
      " 'axi_interconnect_0/S00_AXI_arvalid': 'axi_interconnect_0_S00_AXI_arvalid',\n",
      " 'axi_interconnect_0/S00_AXI_awaddr': 'axi_interconnect_0_S00_AXI_awaddr',\n",
      " 'axi_interconnect_0/S00_AXI_awburst': 'axi_interconnect_0_S00_AXI_awburst',\n",
      " 'axi_interconnect_0/S00_AXI_awcache': 'axi_interconnect_0_S00_AXI_awcache',\n",
      " 'axi_interconnect_0/S00_AXI_awlen': 'axi_interconnect_0_S00_AXI_awlen',\n",
      " 'axi_interconnect_0/S00_AXI_awlock': 'axi_interconnect_0_S00_AXI_awlock',\n",
      " 'axi_interconnect_0/S00_AXI_awprot': 'axi_interconnect_0_S00_AXI_awprot',\n",
      " 'axi_interconnect_0/S00_AXI_awqos': 'axi_interconnect_0_S00_AXI_awqos',\n",
      " 'axi_interconnect_0/S00_AXI_awready': 'axi_interconnect_0_S00_AXI_awready',\n",
      " 'axi_interconnect_0/S00_AXI_awsize': 'axi_interconnect_0_S00_AXI_awsize',\n",
      " 'axi_interconnect_0/S00_AXI_awvalid': 'axi_interconnect_0_S00_AXI_awvalid',\n",
      " 'axi_interconnect_0/S00_AXI_bready': 'axi_interconnect_0_S00_AXI_bready',\n",
      " 'axi_interconnect_0/S00_AXI_bresp': 'axi_interconnect_0_S00_AXI_bresp',\n",
      " 'axi_interconnect_0/S00_AXI_bvalid': 'axi_interconnect_0_S00_AXI_bvalid',\n",
      " 'axi_interconnect_0/S00_AXI_rdata': 'axi_interconnect_0_S00_AXI_rdata',\n",
      " 'axi_interconnect_0/S00_AXI_rlast': 'axi_interconnect_0_S00_AXI_rlast',\n",
      " 'axi_interconnect_0/S00_AXI_rready': 'axi_interconnect_0_S00_AXI_rready',\n",
      " 'axi_interconnect_0/S00_AXI_rresp': 'axi_interconnect_0_S00_AXI_rresp',\n",
      " 'axi_interconnect_0/S00_AXI_rvalid': 'axi_interconnect_0_S00_AXI_rvalid',\n",
      " 'axi_interconnect_0/S00_AXI_wdata': 'axi_interconnect_0_S00_AXI_wdata',\n",
      " 'axi_interconnect_0/S00_AXI_wlast': 'axi_interconnect_0_S00_AXI_wlast',\n",
      " 'axi_interconnect_0/S00_AXI_wready': 'axi_interconnect_0_S00_AXI_wready',\n",
      " 'axi_interconnect_0/S00_AXI_wstrb': 'axi_interconnect_0_S00_AXI_wstrb',\n",
      " 'axi_interconnect_0/S00_AXI_wvalid': 'axi_interconnect_0_S00_AXI_wvalid',\n",
      " 'axi_interconnect_0/S01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/S01_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'axi_interconnect_0/S01_AXI_araddr': 'axi_interconnect_0_S01_AXI_araddr',\n",
      " 'axi_interconnect_0/S01_AXI_arburst': 'axi_interconnect_0_S01_AXI_arburst',\n",
      " 'axi_interconnect_0/S01_AXI_arcache': 'axi_interconnect_0_S01_AXI_arcache',\n",
      " 'axi_interconnect_0/S01_AXI_arlen': 'axi_interconnect_0_S01_AXI_arlen',\n",
      " 'axi_interconnect_0/S01_AXI_arlock': 'axi_interconnect_0_S01_AXI_arlock',\n",
      " 'axi_interconnect_0/S01_AXI_arprot': 'axi_interconnect_0_S01_AXI_arprot',\n",
      " 'axi_interconnect_0/S01_AXI_arqos': 'axi_interconnect_0_S01_AXI_arqos',\n",
      " 'axi_interconnect_0/S01_AXI_arready': 'axi_interconnect_0_S01_AXI_arready',\n",
      " 'axi_interconnect_0/S01_AXI_arsize': 'axi_interconnect_0_S01_AXI_arsize',\n",
      " 'axi_interconnect_0/S01_AXI_arvalid': 'axi_interconnect_0_S01_AXI_arvalid',\n",
      " 'axi_interconnect_0/S01_AXI_awaddr': 'axi_interconnect_0_S01_AXI_awaddr',\n",
      " 'axi_interconnect_0/S01_AXI_awburst': 'axi_interconnect_0_S01_AXI_awburst',\n",
      " 'axi_interconnect_0/S01_AXI_awcache': 'axi_interconnect_0_S01_AXI_awcache',\n",
      " 'axi_interconnect_0/S01_AXI_awlen': 'axi_interconnect_0_S01_AXI_awlen',\n",
      " 'axi_interconnect_0/S01_AXI_awlock': 'axi_interconnect_0_S01_AXI_awlock',\n",
      " 'axi_interconnect_0/S01_AXI_awprot': 'axi_interconnect_0_S01_AXI_awprot',\n",
      " 'axi_interconnect_0/S01_AXI_awqos': 'axi_interconnect_0_S01_AXI_awqos',\n",
      " 'axi_interconnect_0/S01_AXI_awready': 'axi_interconnect_0_S01_AXI_awready',\n",
      " 'axi_interconnect_0/S01_AXI_awsize': 'axi_interconnect_0_S01_AXI_awsize',\n",
      " 'axi_interconnect_0/S01_AXI_awvalid': 'axi_interconnect_0_S01_AXI_awvalid',\n",
      " 'axi_interconnect_0/S01_AXI_bready': 'axi_interconnect_0_S01_AXI_bready',\n",
      " 'axi_interconnect_0/S01_AXI_bresp': 'axi_interconnect_0_S01_AXI_bresp',\n",
      " 'axi_interconnect_0/S01_AXI_bvalid': 'axi_interconnect_0_S01_AXI_bvalid',\n",
      " 'axi_interconnect_0/S01_AXI_rdata': 'axi_interconnect_0_S01_AXI_rdata',\n",
      " 'axi_interconnect_0/S01_AXI_rlast': 'axi_interconnect_0_S01_AXI_rlast',\n",
      " 'axi_interconnect_0/S01_AXI_rready': 'axi_interconnect_0_S01_AXI_rready',\n",
      " 'axi_interconnect_0/S01_AXI_rresp': 'axi_interconnect_0_S01_AXI_rresp',\n",
      " 'axi_interconnect_0/S01_AXI_rvalid': 'axi_interconnect_0_S01_AXI_rvalid',\n",
      " 'axi_interconnect_0/S01_AXI_wdata': 'axi_interconnect_0_S01_AXI_wdata',\n",
      " 'axi_interconnect_0/S01_AXI_wlast': 'axi_interconnect_0_S01_AXI_wlast',\n",
      " 'axi_interconnect_0/S01_AXI_wready': 'axi_interconnect_0_S01_AXI_wready',\n",
      " 'axi_interconnect_0/S01_AXI_wstrb': 'axi_interconnect_0_S01_AXI_wstrb',\n",
      " 'axi_interconnect_0/S01_AXI_wvalid': 'axi_interconnect_0_S01_AXI_wvalid',\n",
      " 'axi_interconnect_0/S02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/S02_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'axi_interconnect_0/S02_AXI_araddr': 'axi_interconnect_0_S02_AXI_araddr',\n",
      " 'axi_interconnect_0/S02_AXI_arburst': 'axi_interconnect_0_S02_AXI_arburst',\n",
      " 'axi_interconnect_0/S02_AXI_arcache': 'axi_interconnect_0_S02_AXI_arcache',\n",
      " 'axi_interconnect_0/S02_AXI_arlen': 'axi_interconnect_0_S02_AXI_arlen',\n",
      " 'axi_interconnect_0/S02_AXI_arlock': 'axi_interconnect_0_S02_AXI_arlock',\n",
      " 'axi_interconnect_0/S02_AXI_arprot': 'axi_interconnect_0_S02_AXI_arprot',\n",
      " 'axi_interconnect_0/S02_AXI_arqos': 'axi_interconnect_0_S02_AXI_arqos',\n",
      " 'axi_interconnect_0/S02_AXI_arready': 'axi_interconnect_0_S02_AXI_arready',\n",
      " 'axi_interconnect_0/S02_AXI_arsize': 'axi_interconnect_0_S02_AXI_arsize',\n",
      " 'axi_interconnect_0/S02_AXI_arvalid': 'axi_interconnect_0_S02_AXI_arvalid',\n",
      " 'axi_interconnect_0/S02_AXI_awaddr': 'axi_interconnect_0_S02_AXI_awaddr',\n",
      " 'axi_interconnect_0/S02_AXI_awburst': 'axi_interconnect_0_S02_AXI_awburst',\n",
      " 'axi_interconnect_0/S02_AXI_awcache': 'axi_interconnect_0_S02_AXI_awcache',\n",
      " 'axi_interconnect_0/S02_AXI_awlen': 'axi_interconnect_0_S02_AXI_awlen',\n",
      " 'axi_interconnect_0/S02_AXI_awlock': 'axi_interconnect_0_S02_AXI_awlock',\n",
      " 'axi_interconnect_0/S02_AXI_awprot': 'axi_interconnect_0_S02_AXI_awprot',\n",
      " 'axi_interconnect_0/S02_AXI_awqos': 'axi_interconnect_0_S02_AXI_awqos',\n",
      " 'axi_interconnect_0/S02_AXI_awready': 'axi_interconnect_0_S02_AXI_awready',\n",
      " 'axi_interconnect_0/S02_AXI_awsize': 'axi_interconnect_0_S02_AXI_awsize',\n",
      " 'axi_interconnect_0/S02_AXI_awvalid': 'axi_interconnect_0_S02_AXI_awvalid',\n",
      " 'axi_interconnect_0/S02_AXI_bready': 'axi_interconnect_0_S02_AXI_bready',\n",
      " 'axi_interconnect_0/S02_AXI_bresp': 'axi_interconnect_0_S02_AXI_bresp',\n",
      " 'axi_interconnect_0/S02_AXI_bvalid': 'axi_interconnect_0_S02_AXI_bvalid',\n",
      " 'axi_interconnect_0/S02_AXI_rdata': 'axi_interconnect_0_S02_AXI_rdata',\n",
      " 'axi_interconnect_0/S02_AXI_rlast': 'axi_interconnect_0_S02_AXI_rlast',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'axi_interconnect_0/S02_AXI_rready': 'axi_interconnect_0_S02_AXI_rready',\n",
      " 'axi_interconnect_0/S02_AXI_rresp': 'axi_interconnect_0_S02_AXI_rresp',\n",
      " 'axi_interconnect_0/S02_AXI_rvalid': 'axi_interconnect_0_S02_AXI_rvalid',\n",
      " 'axi_interconnect_0/S02_AXI_wdata': 'axi_interconnect_0_S02_AXI_wdata',\n",
      " 'axi_interconnect_0/S02_AXI_wlast': 'axi_interconnect_0_S02_AXI_wlast',\n",
      " 'axi_interconnect_0/S02_AXI_wready': 'axi_interconnect_0_S02_AXI_wready',\n",
      " 'axi_interconnect_0/S02_AXI_wstrb': 'axi_interconnect_0_S02_AXI_wstrb',\n",
      " 'axi_interconnect_0/S02_AXI_wvalid': 'axi_interconnect_0_S02_AXI_wvalid',\n",
      " 'axi_interconnect_0/S03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'axi_interconnect_0/S03_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'axi_interconnect_0/S03_AXI_araddr': 'axi_interconnect_0_S03_AXI_araddr',\n",
      " 'axi_interconnect_0/S03_AXI_arburst': 'axi_interconnect_0_S03_AXI_arburst',\n",
      " 'axi_interconnect_0/S03_AXI_arcache': 'axi_interconnect_0_S03_AXI_arcache',\n",
      " 'axi_interconnect_0/S03_AXI_arlen': 'axi_interconnect_0_S03_AXI_arlen',\n",
      " 'axi_interconnect_0/S03_AXI_arlock': 'axi_interconnect_0_S03_AXI_arlock',\n",
      " 'axi_interconnect_0/S03_AXI_arprot': 'axi_interconnect_0_S03_AXI_arprot',\n",
      " 'axi_interconnect_0/S03_AXI_arqos': 'axi_interconnect_0_S03_AXI_arqos',\n",
      " 'axi_interconnect_0/S03_AXI_arready': 'axi_interconnect_0_S03_AXI_arready',\n",
      " 'axi_interconnect_0/S03_AXI_arsize': 'axi_interconnect_0_S03_AXI_arsize',\n",
      " 'axi_interconnect_0/S03_AXI_arvalid': 'axi_interconnect_0_S03_AXI_arvalid',\n",
      " 'axi_interconnect_0/S03_AXI_awaddr': 'axi_interconnect_0_S03_AXI_awaddr',\n",
      " 'axi_interconnect_0/S03_AXI_awburst': 'axi_interconnect_0_S03_AXI_awburst',\n",
      " 'axi_interconnect_0/S03_AXI_awcache': 'axi_interconnect_0_S03_AXI_awcache',\n",
      " 'axi_interconnect_0/S03_AXI_awlen': 'axi_interconnect_0_S03_AXI_awlen',\n",
      " 'axi_interconnect_0/S03_AXI_awlock': 'axi_interconnect_0_S03_AXI_awlock',\n",
      " 'axi_interconnect_0/S03_AXI_awprot': 'axi_interconnect_0_S03_AXI_awprot',\n",
      " 'axi_interconnect_0/S03_AXI_awqos': 'axi_interconnect_0_S03_AXI_awqos',\n",
      " 'axi_interconnect_0/S03_AXI_awready': 'axi_interconnect_0_S03_AXI_awready',\n",
      " 'axi_interconnect_0/S03_AXI_awsize': 'axi_interconnect_0_S03_AXI_awsize',\n",
      " 'axi_interconnect_0/S03_AXI_awvalid': 'axi_interconnect_0_S03_AXI_awvalid',\n",
      " 'axi_interconnect_0/S03_AXI_bready': 'axi_interconnect_0_S03_AXI_bready',\n",
      " 'axi_interconnect_0/S03_AXI_bresp': 'axi_interconnect_0_S03_AXI_bresp',\n",
      " 'axi_interconnect_0/S03_AXI_bvalid': 'axi_interconnect_0_S03_AXI_bvalid',\n",
      " 'axi_interconnect_0/S03_AXI_rdata': 'axi_interconnect_0_S03_AXI_rdata',\n",
      " 'axi_interconnect_0/S03_AXI_rlast': 'axi_interconnect_0_S03_AXI_rlast',\n",
      " 'axi_interconnect_0/S03_AXI_rready': 'axi_interconnect_0_S03_AXI_rready',\n",
      " 'axi_interconnect_0/S03_AXI_rresp': 'axi_interconnect_0_S03_AXI_rresp',\n",
      " 'axi_interconnect_0/S03_AXI_rvalid': 'axi_interconnect_0_S03_AXI_rvalid',\n",
      " 'axi_interconnect_0/S03_AXI_wdata': 'axi_interconnect_0_S03_AXI_wdata',\n",
      " 'axi_interconnect_0/S03_AXI_wlast': 'axi_interconnect_0_S03_AXI_wlast',\n",
      " 'axi_interconnect_0/S03_AXI_wready': 'axi_interconnect_0_S03_AXI_wready',\n",
      " 'axi_interconnect_0/S03_AXI_wstrb': 'axi_interconnect_0_S03_AXI_wstrb',\n",
      " 'axi_interconnect_0/S03_AXI_wvalid': 'axi_interconnect_0_S03_AXI_wvalid',\n",
      " 'axi_mem_intercon/ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'axi_mem_intercon/ARESETN': 'rst_ps7_0_fclk3_interconnect_aresetn',\n",
      " 'axi_mem_intercon/M00_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'axi_mem_intercon/M00_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'axi_mem_intercon/M00_AXI_araddr': 'axi_mem_intercon_M00_AXI_araddr',\n",
      " 'axi_mem_intercon/M00_AXI_arburst': 'axi_mem_intercon_M00_AXI_arburst',\n",
      " 'axi_mem_intercon/M00_AXI_arcache': 'axi_mem_intercon_M00_AXI_arcache',\n",
      " 'axi_mem_intercon/M00_AXI_arid': 'axi_mem_intercon_M00_AXI_arid',\n",
      " 'axi_mem_intercon/M00_AXI_arlen': 'axi_mem_intercon_M00_AXI_arlen',\n",
      " 'axi_mem_intercon/M00_AXI_arlock': 'axi_mem_intercon_M00_AXI_arlock',\n",
      " 'axi_mem_intercon/M00_AXI_arprot': 'axi_mem_intercon_M00_AXI_arprot',\n",
      " 'axi_mem_intercon/M00_AXI_arqos': 'axi_mem_intercon_M00_AXI_arqos',\n",
      " 'axi_mem_intercon/M00_AXI_arready': 'axi_mem_intercon_M00_AXI_arready',\n",
      " 'axi_mem_intercon/M00_AXI_arsize': 'axi_mem_intercon_M00_AXI_arsize',\n",
      " 'axi_mem_intercon/M00_AXI_arvalid': 'axi_mem_intercon_M00_AXI_arvalid',\n",
      " 'axi_mem_intercon/M00_AXI_awaddr': 'axi_mem_intercon_M00_AXI_awaddr',\n",
      " 'axi_mem_intercon/M00_AXI_awburst': 'axi_mem_intercon_M00_AXI_awburst',\n",
      " 'axi_mem_intercon/M00_AXI_awcache': 'axi_mem_intercon_M00_AXI_awcache',\n",
      " 'axi_mem_intercon/M00_AXI_awid': 'axi_mem_intercon_M00_AXI_awid',\n",
      " 'axi_mem_intercon/M00_AXI_awlen': 'axi_mem_intercon_M00_AXI_awlen',\n",
      " 'axi_mem_intercon/M00_AXI_awlock': 'axi_mem_intercon_M00_AXI_awlock',\n",
      " 'axi_mem_intercon/M00_AXI_awprot': 'axi_mem_intercon_M00_AXI_awprot',\n",
      " 'axi_mem_intercon/M00_AXI_awqos': 'axi_mem_intercon_M00_AXI_awqos',\n",
      " 'axi_mem_intercon/M00_AXI_awready': 'axi_mem_intercon_M00_AXI_awready',\n",
      " 'axi_mem_intercon/M00_AXI_awsize': 'axi_mem_intercon_M00_AXI_awsize',\n",
      " 'axi_mem_intercon/M00_AXI_awvalid': 'axi_mem_intercon_M00_AXI_awvalid',\n",
      " 'axi_mem_intercon/M00_AXI_bid': 'axi_mem_intercon_M00_AXI_bid',\n",
      " 'axi_mem_intercon/M00_AXI_bready': 'axi_mem_intercon_M00_AXI_bready',\n",
      " 'axi_mem_intercon/M00_AXI_bresp': 'axi_mem_intercon_M00_AXI_bresp',\n",
      " 'axi_mem_intercon/M00_AXI_bvalid': 'axi_mem_intercon_M00_AXI_bvalid',\n",
      " 'axi_mem_intercon/M00_AXI_rdata': 'axi_mem_intercon_M00_AXI_rdata',\n",
      " 'axi_mem_intercon/M00_AXI_rid': 'axi_mem_intercon_M00_AXI_rid',\n",
      " 'axi_mem_intercon/M00_AXI_rlast': 'axi_mem_intercon_M00_AXI_rlast',\n",
      " 'axi_mem_intercon/M00_AXI_rready': 'axi_mem_intercon_M00_AXI_rready',\n",
      " 'axi_mem_intercon/M00_AXI_rresp': 'axi_mem_intercon_M00_AXI_rresp',\n",
      " 'axi_mem_intercon/M00_AXI_rvalid': 'axi_mem_intercon_M00_AXI_rvalid',\n",
      " 'axi_mem_intercon/M00_AXI_wdata': 'axi_mem_intercon_M00_AXI_wdata',\n",
      " 'axi_mem_intercon/M00_AXI_wid': 'axi_mem_intercon_M00_AXI_wid',\n",
      " 'axi_mem_intercon/M00_AXI_wlast': 'axi_mem_intercon_M00_AXI_wlast',\n",
      " 'axi_mem_intercon/M00_AXI_wready': 'axi_mem_intercon_M00_AXI_wready',\n",
      " 'axi_mem_intercon/M00_AXI_wstrb': 'axi_mem_intercon_M00_AXI_wstrb',\n",
      " 'axi_mem_intercon/M00_AXI_wvalid': 'axi_mem_intercon_M00_AXI_wvalid',\n",
      " 'axi_mem_intercon/S00_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'axi_mem_intercon/S00_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'axi_mem_intercon/S00_AXI_awaddr': 'axi_mem_intercon_S00_AXI_awaddr',\n",
      " 'axi_mem_intercon/S00_AXI_awburst': 'axi_mem_intercon_S00_AXI_awburst',\n",
      " 'axi_mem_intercon/S00_AXI_awcache': 'axi_mem_intercon_S00_AXI_awcache',\n",
      " 'axi_mem_intercon/S00_AXI_awlen': 'axi_mem_intercon_S00_AXI_awlen',\n",
      " 'axi_mem_intercon/S00_AXI_awprot': 'axi_mem_intercon_S00_AXI_awprot',\n",
      " 'axi_mem_intercon/S00_AXI_awready': 'axi_mem_intercon_S00_AXI_awready',\n",
      " 'axi_mem_intercon/S00_AXI_awsize': 'axi_mem_intercon_S00_AXI_awsize',\n",
      " 'axi_mem_intercon/S00_AXI_awvalid': 'axi_mem_intercon_S00_AXI_awvalid',\n",
      " 'axi_mem_intercon/S00_AXI_bready': 'axi_mem_intercon_S00_AXI_bready',\n",
      " 'axi_mem_intercon/S00_AXI_bresp': 'axi_mem_intercon_S00_AXI_bresp',\n",
      " 'axi_mem_intercon/S00_AXI_bvalid': 'axi_mem_intercon_S00_AXI_bvalid',\n",
      " 'axi_mem_intercon/S00_AXI_wdata': 'axi_mem_intercon_S00_AXI_wdata',\n",
      " 'axi_mem_intercon/S00_AXI_wlast': 'axi_mem_intercon_S00_AXI_wlast',\n",
      " 'axi_mem_intercon/S00_AXI_wready': 'axi_mem_intercon_S00_AXI_wready',\n",
      " 'axi_mem_intercon/S00_AXI_wstrb': 'axi_mem_intercon_S00_AXI_wstrb',\n",
      " 'axi_mem_intercon/S00_AXI_wvalid': 'axi_mem_intercon_S00_AXI_wvalid',\n",
      " 'axi_mem_intercon/S01_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'axi_mem_intercon/S01_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'axi_mem_intercon/S01_AXI_awaddr': 'axi_mem_intercon_S01_AXI_awaddr',\n",
      " 'axi_mem_intercon/S01_AXI_awburst': 'axi_mem_intercon_S01_AXI_awburst',\n",
      " 'axi_mem_intercon/S01_AXI_awcache': 'axi_mem_intercon_S01_AXI_awcache',\n",
      " 'axi_mem_intercon/S01_AXI_awlen': 'axi_mem_intercon_S01_AXI_awlen',\n",
      " 'axi_mem_intercon/S01_AXI_awprot': 'axi_mem_intercon_S01_AXI_awprot',\n",
      " 'axi_mem_intercon/S01_AXI_awready': 'axi_mem_intercon_S01_AXI_awready',\n",
      " 'axi_mem_intercon/S01_AXI_awsize': 'axi_mem_intercon_S01_AXI_awsize',\n",
      " 'axi_mem_intercon/S01_AXI_awvalid': 'axi_mem_intercon_S01_AXI_awvalid',\n",
      " 'axi_mem_intercon/S01_AXI_bready': 'axi_mem_intercon_S01_AXI_bready',\n",
      " 'axi_mem_intercon/S01_AXI_bresp': 'axi_mem_intercon_S01_AXI_bresp',\n",
      " 'axi_mem_intercon/S01_AXI_bvalid': 'axi_mem_intercon_S01_AXI_bvalid',\n",
      " 'axi_mem_intercon/S01_AXI_wdata': 'axi_mem_intercon_S01_AXI_wdata',\n",
      " 'axi_mem_intercon/S01_AXI_wlast': 'axi_mem_intercon_S01_AXI_wlast',\n",
      " 'axi_mem_intercon/S01_AXI_wready': 'axi_mem_intercon_S01_AXI_wready',\n",
      " 'axi_mem_intercon/S01_AXI_wstrb': 'axi_mem_intercon_S01_AXI_wstrb',\n",
      " 'axi_mem_intercon/S01_AXI_wvalid': 'axi_mem_intercon_S01_AXI_wvalid',\n",
      " 'btns_gpio/ip2intc_irpt': 'btns_gpio_ip2intc_irpt',\n",
      " 'btns_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'btns_gpio/s_axi_araddr': 'btns_gpio_s_axi_araddr',\n",
      " 'btns_gpio/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'btns_gpio/s_axi_arready': 'btns_gpio_s_axi_arready',\n",
      " 'btns_gpio/s_axi_arvalid': 'btns_gpio_s_axi_arvalid',\n",
      " 'btns_gpio/s_axi_awaddr': 'btns_gpio_s_axi_awaddr',\n",
      " 'btns_gpio/s_axi_awready': 'btns_gpio_s_axi_awready',\n",
      " 'btns_gpio/s_axi_awvalid': 'btns_gpio_s_axi_awvalid',\n",
      " 'btns_gpio/s_axi_bready': 'btns_gpio_s_axi_bready',\n",
      " 'btns_gpio/s_axi_bresp': 'btns_gpio_s_axi_bresp',\n",
      " 'btns_gpio/s_axi_bvalid': 'btns_gpio_s_axi_bvalid',\n",
      " 'btns_gpio/s_axi_rdata': 'btns_gpio_s_axi_rdata',\n",
      " 'btns_gpio/s_axi_rready': 'btns_gpio_s_axi_rready',\n",
      " 'btns_gpio/s_axi_rresp': 'btns_gpio_s_axi_rresp',\n",
      " 'btns_gpio/s_axi_rvalid': 'btns_gpio_s_axi_rvalid',\n",
      " 'btns_gpio/s_axi_wdata': 'btns_gpio_s_axi_wdata',\n",
      " 'btns_gpio/s_axi_wready': 'btns_gpio_s_axi_wready',\n",
      " 'btns_gpio/s_axi_wstrb': 'btns_gpio_s_axi_wstrb',\n",
      " 'btns_gpio/s_axi_wvalid': 'btns_gpio_s_axi_wvalid',\n",
      " 'clk_wiz_10MHz/clk_in1': 'ps7_0_FCLK_CLK0',\n",
      " 'clk_wiz_10MHz/clk_out1': 'clk_wiz_10MHz_clk_out1',\n",
      " 'clk_wiz_10MHz/resetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'concat_interrupts/In0': 'video_xlconcat_0_dout',\n",
      " 'concat_interrupts/In1': 'trace_analyzer_pmodb_axi_dma_0_s2mm_introut',\n",
      " 'concat_interrupts/In2': 'trace_analyzer_pi_axi_dma_0_s2mm_introut',\n",
      " 'concat_interrupts/In3': 'leds_gpio_ip2intc_irpt',\n",
      " 'concat_interrupts/In4': 'iop_interrupts_dout',\n",
      " 'concat_interrupts/In5': 'btns_gpio_ip2intc_irpt',\n",
      " 'concat_interrupts/In6': 'switches_gpio_ip2intc_irpt',\n",
      " 'concat_interrupts/dout': 'concat_interrupts_dout',\n",
      " 'concat_pmodb/In0': 'slice_pmodb_gpio_gpio_i',\n",
      " 'concat_pmodb/In1': 'slice_pmodb_gpio_gpio_t',\n",
      " 'concat_pmodb/In2': 'constant_8bit_0_dout',\n",
      " 'concat_pmodb/In3': 'constant_8bit_0_dout',\n",
      " 'concat_pmodb/dout': 'concat_pmodb_dout',\n",
      " 'concat_rp/In0': 'wire_distribution_network_rpi_i_27_0_dout',\n",
      " 'concat_rp/In1': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'concat_rp/In2': 'constant_8bit_0_dout',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'concat_rp/dout': 'concat_rp_dout',\n",
      " 'constant_8bit_0/dout': 'constant_8bit_0_dout',\n",
      " 'iop_arduino/arduino_gpio/gpio_io_i': 'iop_arduino_arduino_gpio_gpio_io_i',\n",
      " 'iop_arduino/arduino_gpio/gpio_io_o': 'iop_arduino_arduino_gpio_gpio_io_o',\n",
      " 'iop_arduino/arduino_gpio/gpio_io_t': 'iop_arduino_arduino_gpio_gpio_io_t',\n",
      " 'iop_arduino/arduino_gpio/ip2intc_irpt': 'iop_arduino_arduino_gpio_ip2intc_irpt',\n",
      " 'iop_arduino/arduino_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/arduino_gpio/s_axi_araddr': 'iop_arduino_arduino_gpio_s_axi_araddr',\n",
      " 'iop_arduino/arduino_gpio/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/arduino_gpio/s_axi_arready': 'iop_arduino_arduino_gpio_s_axi_arready',\n",
      " 'iop_arduino/arduino_gpio/s_axi_arvalid': 'iop_arduino_arduino_gpio_s_axi_arvalid',\n",
      " 'iop_arduino/arduino_gpio/s_axi_awaddr': 'iop_arduino_arduino_gpio_s_axi_awaddr',\n",
      " 'iop_arduino/arduino_gpio/s_axi_awready': 'iop_arduino_arduino_gpio_s_axi_awready',\n",
      " 'iop_arduino/arduino_gpio/s_axi_awvalid': 'iop_arduino_arduino_gpio_s_axi_awvalid',\n",
      " 'iop_arduino/arduino_gpio/s_axi_bready': 'iop_arduino_arduino_gpio_s_axi_bready',\n",
      " 'iop_arduino/arduino_gpio/s_axi_bresp': 'iop_arduino_arduino_gpio_s_axi_bresp',\n",
      " 'iop_arduino/arduino_gpio/s_axi_bvalid': 'iop_arduino_arduino_gpio_s_axi_bvalid',\n",
      " 'iop_arduino/arduino_gpio/s_axi_rdata': 'iop_arduino_arduino_gpio_s_axi_rdata',\n",
      " 'iop_arduino/arduino_gpio/s_axi_rready': 'iop_arduino_arduino_gpio_s_axi_rready',\n",
      " 'iop_arduino/arduino_gpio/s_axi_rresp': 'iop_arduino_arduino_gpio_s_axi_rresp',\n",
      " 'iop_arduino/arduino_gpio/s_axi_rvalid': 'iop_arduino_arduino_gpio_s_axi_rvalid',\n",
      " 'iop_arduino/arduino_gpio/s_axi_wdata': 'iop_arduino_arduino_gpio_s_axi_wdata',\n",
      " 'iop_arduino/arduino_gpio/s_axi_wready': 'iop_arduino_arduino_gpio_s_axi_wready',\n",
      " 'iop_arduino/arduino_gpio/s_axi_wstrb': 'iop_arduino_arduino_gpio_s_axi_wstrb',\n",
      " 'iop_arduino/arduino_gpio/s_axi_wvalid': 'iop_arduino_arduino_gpio_s_axi_wvalid',\n",
      " 'iop_arduino/dff_en_reset_vector_0/clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/dff_en_reset_vector_0/d': 'iop_arduino_logic_1_dout',\n",
      " 'iop_arduino/dff_en_reset_vector_0/en': 'iop_arduino_intr_gpio_io_o',\n",
      " 'iop_arduino/dff_en_reset_vector_0/q': 'iop_arduino_dff_en_reset_vector_0_q',\n",
      " 'iop_arduino/dff_en_reset_vector_0/reset': 'mb_iop_arduino_intr_ack_Dout',\n",
      " 'iop_arduino/iic_direct/iic2intc_irpt': 'iop_arduino_iic_direct_iic2intc_irpt',\n",
      " 'iop_arduino/iic_direct/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/iic_direct/s_axi_araddr': 'iop_arduino_iic_direct_s_axi_araddr',\n",
      " 'iop_arduino/iic_direct/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/iic_direct/s_axi_arready': 'iop_arduino_iic_direct_s_axi_arready',\n",
      " 'iop_arduino/iic_direct/s_axi_arvalid': 'iop_arduino_iic_direct_s_axi_arvalid',\n",
      " 'iop_arduino/iic_direct/s_axi_awaddr': 'iop_arduino_iic_direct_s_axi_awaddr',\n",
      " 'iop_arduino/iic_direct/s_axi_awready': 'iop_arduino_iic_direct_s_axi_awready',\n",
      " 'iop_arduino/iic_direct/s_axi_awvalid': 'iop_arduino_iic_direct_s_axi_awvalid',\n",
      " 'iop_arduino/iic_direct/s_axi_bready': 'iop_arduino_iic_direct_s_axi_bready',\n",
      " 'iop_arduino/iic_direct/s_axi_bresp': 'iop_arduino_iic_direct_s_axi_bresp',\n",
      " 'iop_arduino/iic_direct/s_axi_bvalid': 'iop_arduino_iic_direct_s_axi_bvalid',\n",
      " 'iop_arduino/iic_direct/s_axi_rdata': 'iop_arduino_iic_direct_s_axi_rdata',\n",
      " 'iop_arduino/iic_direct/s_axi_rready': 'iop_arduino_iic_direct_s_axi_rready',\n",
      " 'iop_arduino/iic_direct/s_axi_rresp': 'iop_arduino_iic_direct_s_axi_rresp',\n",
      " 'iop_arduino/iic_direct/s_axi_rvalid': 'iop_arduino_iic_direct_s_axi_rvalid',\n",
      " 'iop_arduino/iic_direct/s_axi_wdata': 'iop_arduino_iic_direct_s_axi_wdata',\n",
      " 'iop_arduino/iic_direct/s_axi_wready': 'iop_arduino_iic_direct_s_axi_wready',\n",
      " 'iop_arduino/iic_direct/s_axi_wstrb': 'iop_arduino_iic_direct_s_axi_wstrb',\n",
      " 'iop_arduino/iic_direct/s_axi_wvalid': 'iop_arduino_iic_direct_s_axi_wvalid',\n",
      " 'iop_arduino/intc/intr': 'iop_arduino_interrupt_concat_dout',\n",
      " 'iop_arduino/intc/irq': 'iop_arduino_intc_irq',\n",
      " 'iop_arduino/intc/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/intc/s_axi_araddr': 'iop_arduino_intc_s_axi_araddr',\n",
      " 'iop_arduino/intc/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/intc/s_axi_arready': 'iop_arduino_intc_s_axi_arready',\n",
      " 'iop_arduino/intc/s_axi_arvalid': 'iop_arduino_intc_s_axi_arvalid',\n",
      " 'iop_arduino/intc/s_axi_awaddr': 'iop_arduino_intc_s_axi_awaddr',\n",
      " 'iop_arduino/intc/s_axi_awready': 'iop_arduino_intc_s_axi_awready',\n",
      " 'iop_arduino/intc/s_axi_awvalid': 'iop_arduino_intc_s_axi_awvalid',\n",
      " 'iop_arduino/intc/s_axi_bready': 'iop_arduino_intc_s_axi_bready',\n",
      " 'iop_arduino/intc/s_axi_bresp': 'iop_arduino_intc_s_axi_bresp',\n",
      " 'iop_arduino/intc/s_axi_bvalid': 'iop_arduino_intc_s_axi_bvalid',\n",
      " 'iop_arduino/intc/s_axi_rdata': 'iop_arduino_intc_s_axi_rdata',\n",
      " 'iop_arduino/intc/s_axi_rready': 'iop_arduino_intc_s_axi_rready',\n",
      " 'iop_arduino/intc/s_axi_rresp': 'iop_arduino_intc_s_axi_rresp',\n",
      " 'iop_arduino/intc/s_axi_rvalid': 'iop_arduino_intc_s_axi_rvalid',\n",
      " 'iop_arduino/intc/s_axi_wdata': 'iop_arduino_intc_s_axi_wdata',\n",
      " 'iop_arduino/intc/s_axi_wready': 'iop_arduino_intc_s_axi_wready',\n",
      " 'iop_arduino/intc/s_axi_wstrb': 'iop_arduino_intc_s_axi_wstrb',\n",
      " 'iop_arduino/intc/s_axi_wvalid': 'iop_arduino_intc_s_axi_wvalid',\n",
      " 'iop_arduino/interrupt_concat/In0': 'iop_arduino_timers_subsystem_mb3_timers_interrupt_dout',\n",
      " 'iop_arduino/interrupt_concat/In1': 'iop_arduino_iic_direct_iic2intc_irpt',\n",
      " 'iop_arduino/interrupt_concat/In2': 'iop_arduino_spi_subsystem_spi_direct_ip2intc_irpt',\n",
      " 'iop_arduino/interrupt_concat/In3': 'iop_arduino_spi_subsystem_spi_shared_ip2intc_irpt',\n",
      " 'iop_arduino/interrupt_concat/In4': 'iop_arduino_uartlite_interrupt',\n",
      " 'iop_arduino/interrupt_concat/In5': 'iop_arduino_arduino_gpio_ip2intc_irpt',\n",
      " 'iop_arduino/interrupt_concat/dout': 'iop_arduino_interrupt_concat_dout',\n",
      " 'iop_arduino/intr/gpio_io_o': 'iop_arduino_intr_gpio_io_o',\n",
      " 'iop_arduino/intr/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/intr/s_axi_araddr': 'iop_arduino_intr_s_axi_araddr',\n",
      " 'iop_arduino/intr/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/intr/s_axi_arready': 'iop_arduino_intr_s_axi_arready',\n",
      " 'iop_arduino/intr/s_axi_arvalid': 'iop_arduino_intr_s_axi_arvalid',\n",
      " 'iop_arduino/intr/s_axi_awaddr': 'iop_arduino_intr_s_axi_awaddr',\n",
      " 'iop_arduino/intr/s_axi_awready': 'iop_arduino_intr_s_axi_awready',\n",
      " 'iop_arduino/intr/s_axi_awvalid': 'iop_arduino_intr_s_axi_awvalid',\n",
      " 'iop_arduino/intr/s_axi_bready': 'iop_arduino_intr_s_axi_bready',\n",
      " 'iop_arduino/intr/s_axi_bresp': 'iop_arduino_intr_s_axi_bresp',\n",
      " 'iop_arduino/intr/s_axi_bvalid': 'iop_arduino_intr_s_axi_bvalid',\n",
      " 'iop_arduino/intr/s_axi_rdata': 'iop_arduino_intr_s_axi_rdata',\n",
      " 'iop_arduino/intr/s_axi_rready': 'iop_arduino_intr_s_axi_rready',\n",
      " 'iop_arduino/intr/s_axi_rresp': 'iop_arduino_intr_s_axi_rresp',\n",
      " 'iop_arduino/intr/s_axi_rvalid': 'iop_arduino_intr_s_axi_rvalid',\n",
      " 'iop_arduino/intr/s_axi_wdata': 'iop_arduino_intr_s_axi_wdata',\n",
      " 'iop_arduino/intr/s_axi_wready': 'iop_arduino_intr_s_axi_wready',\n",
      " 'iop_arduino/intr/s_axi_wstrb': 'iop_arduino_intr_s_axi_wstrb',\n",
      " 'iop_arduino/intr/s_axi_wvalid': 'iop_arduino_intr_s_axi_wvalid',\n",
      " 'iop_arduino/io_switch/gpio_data_i': 'iop_arduino_arduino_gpio_gpio_io_i',\n",
      " 'iop_arduino/io_switch/gpio_data_o': 'iop_arduino_arduino_gpio_gpio_io_o',\n",
      " 'iop_arduino/io_switch/gpio_tri_o': 'iop_arduino_arduino_gpio_gpio_io_t',\n",
      " 'iop_arduino/io_switch/miso0_i': 'iop_arduino_io_switch_miso0_i',\n",
      " 'iop_arduino/io_switch/miso0_o': 'iop_arduino_io_switch_miso0_o',\n",
      " 'iop_arduino/io_switch/miso0_t': 'iop_arduino_io_switch_miso0_t',\n",
      " 'iop_arduino/io_switch/mosi0_i': 'iop_arduino_io_switch_mosi0_i',\n",
      " 'iop_arduino/io_switch/mosi0_o': 'iop_arduino_io_switch_mosi0_o',\n",
      " 'iop_arduino/io_switch/mosi0_t': 'iop_arduino_io_switch_mosi0_t',\n",
      " 'iop_arduino/io_switch/pwm_o': 'iop_arduino_timers_subsystem_mb3_timer_pwm_dout',\n",
      " 'iop_arduino/io_switch/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/io_switch/s_axi_araddr': 'iop_arduino_io_switch_s_axi_araddr',\n",
      " 'iop_arduino/io_switch/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/io_switch/s_axi_arprot': 'iop_arduino_io_switch_s_axi_arprot',\n",
      " 'iop_arduino/io_switch/s_axi_arready': 'iop_arduino_io_switch_s_axi_arready',\n",
      " 'iop_arduino/io_switch/s_axi_arvalid': 'iop_arduino_io_switch_s_axi_arvalid',\n",
      " 'iop_arduino/io_switch/s_axi_awaddr': 'iop_arduino_io_switch_s_axi_awaddr',\n",
      " 'iop_arduino/io_switch/s_axi_awprot': 'iop_arduino_io_switch_s_axi_awprot',\n",
      " 'iop_arduino/io_switch/s_axi_awready': 'iop_arduino_io_switch_s_axi_awready',\n",
      " 'iop_arduino/io_switch/s_axi_awvalid': 'iop_arduino_io_switch_s_axi_awvalid',\n",
      " 'iop_arduino/io_switch/s_axi_bready': 'iop_arduino_io_switch_s_axi_bready',\n",
      " 'iop_arduino/io_switch/s_axi_bresp': 'iop_arduino_io_switch_s_axi_bresp',\n",
      " 'iop_arduino/io_switch/s_axi_bvalid': 'iop_arduino_io_switch_s_axi_bvalid',\n",
      " 'iop_arduino/io_switch/s_axi_rdata': 'iop_arduino_io_switch_s_axi_rdata',\n",
      " 'iop_arduino/io_switch/s_axi_rready': 'iop_arduino_io_switch_s_axi_rready',\n",
      " 'iop_arduino/io_switch/s_axi_rresp': 'iop_arduino_io_switch_s_axi_rresp',\n",
      " 'iop_arduino/io_switch/s_axi_rvalid': 'iop_arduino_io_switch_s_axi_rvalid',\n",
      " 'iop_arduino/io_switch/s_axi_wdata': 'iop_arduino_io_switch_s_axi_wdata',\n",
      " 'iop_arduino/io_switch/s_axi_wready': 'iop_arduino_io_switch_s_axi_wready',\n",
      " 'iop_arduino/io_switch/s_axi_wstrb': 'iop_arduino_io_switch_s_axi_wstrb',\n",
      " 'iop_arduino/io_switch/s_axi_wvalid': 'iop_arduino_io_switch_s_axi_wvalid',\n",
      " 'iop_arduino/io_switch/sck0_i': 'iop_arduino_io_switch_sck0_i',\n",
      " 'iop_arduino/io_switch/sck0_o': 'iop_arduino_io_switch_sck0_o',\n",
      " 'iop_arduino/io_switch/sck0_t': 'iop_arduino_io_switch_sck0_t',\n",
      " 'iop_arduino/io_switch/ss0_o': 'iop_arduino_io_switch_ss0_o',\n",
      " 'iop_arduino/io_switch/ss0_t': 'iop_arduino_io_switch_ss0_t',\n",
      " 'iop_arduino/io_switch/timer_i': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/io_switch/timer_o': 'iop_arduino_timers_subsystem_mb3_timer_generate_dout',\n",
      " 'iop_arduino/io_switch/uart0_rx_i': 'iop_arduino_io_switch_uart0_rx_i',\n",
      " 'iop_arduino/io_switch/uart0_tx_o': 'iop_arduino_io_switch_uart0_tx_o',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_ABus': 'iop_arduino_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_AddrStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_BE': 'iop_arduino_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_CE': 'iop_arduino_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_ReadDBus': 'iop_arduino_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_ReadStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_Ready': 'iop_arduino_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_UE': 'iop_arduino_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_Wait': 'iop_arduino_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_WriteDBus': 'iop_arduino_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_arduino/lmb/dlmb_v10/LMB_WriteStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_ABus': 'iop_arduino_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_AddrStrobe': 'iop_arduino_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_BE': 'iop_arduino_lmb_dlmb_v10_M_BE',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_DBus': 'iop_arduino_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_ReadStrobe': 'iop_arduino_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/M_WriteStrobe': 'iop_arduino_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_arduino/lmb/dlmb_v10/SYS_Rst': 'iop_arduino_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_arduino/lmb/dlmb_v10/Sl_CE': 'iop_arduino_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_arduino/lmb/dlmb_v10/Sl_DBus': 'iop_arduino_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_arduino/lmb/dlmb_v10/Sl_Ready': 'iop_arduino_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_arduino/lmb/dlmb_v10/Sl_UE': 'iop_arduino_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_arduino/lmb/dlmb_v10/Sl_Wait': 'iop_arduino_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_ABus': 'iop_arduino_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_AddrStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_AddrStrobe',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino/lmb/ilmb_v10/LMB_BE': 'iop_arduino_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_CE': 'iop_arduino_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_ReadDBus': 'iop_arduino_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_ReadStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_Ready': 'iop_arduino_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_UE': 'iop_arduino_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_Wait': 'iop_arduino_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_WriteDBus': 'iop_arduino_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_arduino/lmb/ilmb_v10/LMB_WriteStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_arduino/lmb/ilmb_v10/M_ABus': 'iop_arduino_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_arduino/lmb/ilmb_v10/M_AddrStrobe': 'iop_arduino_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_arduino/lmb/ilmb_v10/M_ReadStrobe': 'iop_arduino_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_arduino/lmb/ilmb_v10/SYS_Rst': 'iop_arduino_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_arduino/lmb/ilmb_v10/Sl_CE': 'iop_arduino_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_arduino/lmb/ilmb_v10/Sl_DBus': 'iop_arduino_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_arduino/lmb/ilmb_v10/Sl_Ready': 'iop_arduino_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_arduino/lmb/ilmb_v10/Sl_UE': 'iop_arduino_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_arduino/lmb/ilmb_v10/Sl_Wait': 'iop_arduino_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_arduino/lmb/lmb_bram/addra': 'iop_arduino_lmb_lmb_bram_addra',\n",
      " 'iop_arduino/lmb/lmb_bram/addrb': 'iop_arduino_lmb_lmb_bram_addrb',\n",
      " 'iop_arduino/lmb/lmb_bram/clka': 'iop_arduino_lmb_lmb_bram_clka',\n",
      " 'iop_arduino/lmb/lmb_bram/clkb': 'iop_arduino_lmb_lmb_bram_clkb',\n",
      " 'iop_arduino/lmb/lmb_bram/dina': 'iop_arduino_lmb_lmb_bram_dina',\n",
      " 'iop_arduino/lmb/lmb_bram/dinb': 'iop_arduino_lmb_lmb_bram_dinb',\n",
      " 'iop_arduino/lmb/lmb_bram/douta': 'iop_arduino_lmb_lmb_bram_douta',\n",
      " 'iop_arduino/lmb/lmb_bram/doutb': 'iop_arduino_lmb_lmb_bram_doutb',\n",
      " 'iop_arduino/lmb/lmb_bram/ena': 'iop_arduino_lmb_lmb_bram_ena',\n",
      " 'iop_arduino/lmb/lmb_bram/enb': 'iop_arduino_lmb_lmb_bram_enb',\n",
      " 'iop_arduino/lmb/lmb_bram/rsta': 'iop_arduino_lmb_lmb_bram_rsta',\n",
      " 'iop_arduino/lmb/lmb_bram/rstb': 'iop_arduino_lmb_lmb_bram_rstb',\n",
      " 'iop_arduino/lmb/lmb_bram/wea': 'iop_arduino_lmb_lmb_bram_wea',\n",
      " 'iop_arduino/lmb/lmb_bram/web': 'iop_arduino_lmb_lmb_bram_web',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Addr_A': 'iop_arduino_lmb_lmb_bram_addra',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A': 'iop_arduino_lmb_lmb_bram_clka',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Din_A': 'iop_arduino_lmb_lmb_bram_douta',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Dout_A': 'iop_arduino_lmb_lmb_bram_dina',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_EN_A': 'iop_arduino_lmb_lmb_bram_ena',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Rst_A': 'iop_arduino_lmb_lmb_bram_rsta',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_WEN_A': 'iop_arduino_lmb_lmb_bram_wea',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_ABus': 'iop_arduino_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_BE': 'iop_arduino_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus': 'iop_arduino_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe': 'iop_arduino_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_ABus': 'iop_arduino_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_BE': 'iop_arduino_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_Rst': 'iop_arduino_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_WriteDBus': 'iop_arduino_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe': 'iop_arduino_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_CE': 'iop_arduino_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_DBus': 'iop_arduino_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_Ready': 'iop_arduino_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_UE': 'iop_arduino_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl1_Wait': 'iop_arduino_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_CE': 'iop_arduino_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_DBus': 'iop_arduino_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_Ready': 'iop_arduino_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_UE': 'iop_arduino_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_arduino/lmb/lmb_bram_if_cntlr/Sl_Wait': 'iop_arduino_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_arduino/logic_1/dout': 'iop_arduino_logic_1_dout',\n",
      " 'iop_arduino/mb/Byte_Enable': 'iop_arduino_lmb_dlmb_v10_M_BE',\n",
      " 'iop_arduino/mb/Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/mb/DCE': 'iop_arduino_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_arduino/mb/DReady': 'iop_arduino_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_arduino/mb/DUE': 'iop_arduino_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_arduino/mb/DWait': 'iop_arduino_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_arduino/mb/D_AS': 'iop_arduino_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_arduino/mb/Data_Addr': 'iop_arduino_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_arduino/mb/Data_Read': 'iop_arduino_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_arduino/mb/Data_Write': 'iop_arduino_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_arduino/mb/Dbg_Capture': 'iop_arduino_mb_Dbg_Capture',\n",
      " 'iop_arduino/mb/Dbg_Clk': 'iop_arduino_mb_Dbg_Clk',\n",
      " 'iop_arduino/mb/Dbg_Disable': 'iop_arduino_mb_Dbg_Disable',\n",
      " 'iop_arduino/mb/Dbg_Reg_En': 'iop_arduino_mb_Dbg_Reg_En',\n",
      " 'iop_arduino/mb/Dbg_Shift': 'iop_arduino_mb_Dbg_Shift',\n",
      " 'iop_arduino/mb/Dbg_TDI': 'iop_arduino_mb_Dbg_TDI',\n",
      " 'iop_arduino/mb/Dbg_TDO': 'iop_arduino_mb_Dbg_TDO',\n",
      " 'iop_arduino/mb/Dbg_Update': 'iop_arduino_mb_Dbg_Update',\n",
      " 'iop_arduino/mb/Debug_Rst': 'iop_arduino_mb_Debug_Rst',\n",
      " 'iop_arduino/mb/ICE': 'iop_arduino_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_arduino/mb/IFetch': 'iop_arduino_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_arduino/mb/IReady': 'iop_arduino_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_arduino/mb/IUE': 'iop_arduino_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_arduino/mb/IWAIT': 'iop_arduino_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_arduino/mb/I_AS': 'iop_arduino_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_arduino/mb/Instr': 'iop_arduino_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_arduino/mb/Instr_Addr': 'iop_arduino_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_arduino/mb/Interrupt': 'iop_arduino_intc_irq',\n",
      " 'iop_arduino/mb/M_AXI_DP_ARADDR': 'iop_arduino_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_arduino/mb/M_AXI_DP_ARPROT': 'iop_arduino_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_arduino/mb/M_AXI_DP_ARREADY': 'iop_arduino_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_arduino/mb/M_AXI_DP_ARVALID': 'iop_arduino_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_arduino/mb/M_AXI_DP_AWADDR': 'iop_arduino_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_arduino/mb/M_AXI_DP_AWPROT': 'iop_arduino_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_arduino/mb/M_AXI_DP_AWREADY': 'iop_arduino_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_arduino/mb/M_AXI_DP_AWVALID': 'iop_arduino_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_arduino/mb/M_AXI_DP_BREADY': 'iop_arduino_mb_M_AXI_DP_BREADY',\n",
      " 'iop_arduino/mb/M_AXI_DP_BRESP': 'iop_arduino_mb_M_AXI_DP_BRESP',\n",
      " 'iop_arduino/mb/M_AXI_DP_BVALID': 'iop_arduino_mb_M_AXI_DP_BVALID',\n",
      " 'iop_arduino/mb/M_AXI_DP_RDATA': 'iop_arduino_mb_M_AXI_DP_RDATA',\n",
      " 'iop_arduino/mb/M_AXI_DP_RREADY': 'iop_arduino_mb_M_AXI_DP_RREADY',\n",
      " 'iop_arduino/mb/M_AXI_DP_RRESP': 'iop_arduino_mb_M_AXI_DP_RRESP',\n",
      " 'iop_arduino/mb/M_AXI_DP_RVALID': 'iop_arduino_mb_M_AXI_DP_RVALID',\n",
      " 'iop_arduino/mb/M_AXI_DP_WDATA': 'iop_arduino_mb_M_AXI_DP_WDATA',\n",
      " 'iop_arduino/mb/M_AXI_DP_WREADY': 'iop_arduino_mb_M_AXI_DP_WREADY',\n",
      " 'iop_arduino/mb/M_AXI_DP_WSTRB': 'iop_arduino_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_arduino/mb/M_AXI_DP_WVALID': 'iop_arduino_mb_M_AXI_DP_WVALID',\n",
      " 'iop_arduino/mb/Read_Strobe': 'iop_arduino_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_arduino/mb/Reset': 'iop_arduino_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_arduino/mb/Write_Strobe': 'iop_arduino_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_addr_a': 'iop_arduino_lmb_lmb_bram_addrb',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_clk_a': 'iop_arduino_lmb_lmb_bram_clkb',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_en_a': 'iop_arduino_lmb_lmb_bram_enb',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_rddata_a': 'iop_arduino_lmb_lmb_bram_doutb',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_rst_a': 'iop_arduino_lmb_lmb_bram_rstb',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_we_a': 'iop_arduino_lmb_lmb_bram_web',\n",
      " 'iop_arduino/mb_bram_ctrl/bram_wrdata_a': 'iop_arduino_lmb_lmb_bram_dinb',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_araddr': 'iop_arduino_mb_bram_ctrl_s_axi_araddr',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arburst': 'iop_arduino_mb_bram_ctrl_s_axi_arburst',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arcache': 'iop_arduino_mb_bram_ctrl_s_axi_arcache',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arid': 'iop_arduino_mb_bram_ctrl_s_axi_arid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arlen': 'iop_arduino_mb_bram_ctrl_s_axi_arlen',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arlock': 'iop_arduino_mb_bram_ctrl_s_axi_arlock',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arprot': 'iop_arduino_mb_bram_ctrl_s_axi_arprot',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arready': 'iop_arduino_mb_bram_ctrl_s_axi_arready',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arsize': 'iop_arduino_mb_bram_ctrl_s_axi_arsize',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_arvalid': 'iop_arduino_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awaddr': 'iop_arduino_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awburst': 'iop_arduino_mb_bram_ctrl_s_axi_awburst',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awcache': 'iop_arduino_mb_bram_ctrl_s_axi_awcache',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awid': 'iop_arduino_mb_bram_ctrl_s_axi_awid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awlen': 'iop_arduino_mb_bram_ctrl_s_axi_awlen',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awlock': 'iop_arduino_mb_bram_ctrl_s_axi_awlock',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awprot': 'iop_arduino_mb_bram_ctrl_s_axi_awprot',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awready': 'iop_arduino_mb_bram_ctrl_s_axi_awready',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awsize': 'iop_arduino_mb_bram_ctrl_s_axi_awsize',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_awvalid': 'iop_arduino_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_bid': 'iop_arduino_mb_bram_ctrl_s_axi_bid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_bready': 'iop_arduino_mb_bram_ctrl_s_axi_bready',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_bresp': 'iop_arduino_mb_bram_ctrl_s_axi_bresp',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_bvalid': 'iop_arduino_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rdata': 'iop_arduino_mb_bram_ctrl_s_axi_rdata',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rid': 'iop_arduino_mb_bram_ctrl_s_axi_rid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rlast': 'iop_arduino_mb_bram_ctrl_s_axi_rlast',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rready': 'iop_arduino_mb_bram_ctrl_s_axi_rready',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rresp': 'iop_arduino_mb_bram_ctrl_s_axi_rresp',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_rvalid': 'iop_arduino_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_wdata': 'iop_arduino_mb_bram_ctrl_s_axi_wdata',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_wlast': 'iop_arduino_mb_bram_ctrl_s_axi_wlast',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_wready': 'iop_arduino_mb_bram_ctrl_s_axi_wready',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_wstrb': 'iop_arduino_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'iop_arduino/mb_bram_ctrl/s_axi_wvalid': 'iop_arduino_mb_bram_ctrl_s_axi_wvalid',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino/microblaze_0_axi_periph/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M00_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_araddr': 'iop_arduino_iic_direct_s_axi_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_arready': 'iop_arduino_iic_direct_s_axi_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_arvalid': 'iop_arduino_iic_direct_s_axi_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_awaddr': 'iop_arduino_iic_direct_s_axi_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_awready': 'iop_arduino_iic_direct_s_axi_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_awvalid': 'iop_arduino_iic_direct_s_axi_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_bready': 'iop_arduino_iic_direct_s_axi_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_bresp': 'iop_arduino_iic_direct_s_axi_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_bvalid': 'iop_arduino_iic_direct_s_axi_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_rdata': 'iop_arduino_iic_direct_s_axi_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_rready': 'iop_arduino_iic_direct_s_axi_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_rresp': 'iop_arduino_iic_direct_s_axi_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_rvalid': 'iop_arduino_iic_direct_s_axi_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_wdata': 'iop_arduino_iic_direct_s_axi_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_wready': 'iop_arduino_iic_direct_s_axi_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_wstrb': 'iop_arduino_iic_direct_s_axi_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M01_AXI_wvalid': 'iop_arduino_iic_direct_s_axi_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_araddr': 'iop_arduino_io_switch_s_axi_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_arprot': 'iop_arduino_io_switch_s_axi_arprot',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_arready': 'iop_arduino_io_switch_s_axi_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_arvalid': 'iop_arduino_io_switch_s_axi_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_awaddr': 'iop_arduino_io_switch_s_axi_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_awprot': 'iop_arduino_io_switch_s_axi_awprot',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_awready': 'iop_arduino_io_switch_s_axi_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_awvalid': 'iop_arduino_io_switch_s_axi_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_bready': 'iop_arduino_io_switch_s_axi_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_bresp': 'iop_arduino_io_switch_s_axi_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_bvalid': 'iop_arduino_io_switch_s_axi_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_rdata': 'iop_arduino_io_switch_s_axi_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_rready': 'iop_arduino_io_switch_s_axi_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_rresp': 'iop_arduino_io_switch_s_axi_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_rvalid': 'iop_arduino_io_switch_s_axi_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_wdata': 'iop_arduino_io_switch_s_axi_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_wready': 'iop_arduino_io_switch_s_axi_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_wstrb': 'iop_arduino_io_switch_s_axi_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M02_AXI_wvalid': 'iop_arduino_io_switch_s_axi_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_araddr': 'iop_arduino_intr_s_axi_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_arready': 'iop_arduino_intr_s_axi_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_arvalid': 'iop_arduino_intr_s_axi_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_awaddr': 'iop_arduino_intr_s_axi_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_awready': 'iop_arduino_intr_s_axi_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_awvalid': 'iop_arduino_intr_s_axi_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_bready': 'iop_arduino_intr_s_axi_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_bresp': 'iop_arduino_intr_s_axi_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_bvalid': 'iop_arduino_intr_s_axi_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_rdata': 'iop_arduino_intr_s_axi_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_rready': 'iop_arduino_intr_s_axi_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_rresp': 'iop_arduino_intr_s_axi_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_rvalid': 'iop_arduino_intr_s_axi_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_wdata': 'iop_arduino_intr_s_axi_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_wready': 'iop_arduino_intr_s_axi_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_wstrb': 'iop_arduino_intr_s_axi_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M03_AXI_wvalid': 'iop_arduino_intr_s_axi_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_araddr': 'iop_arduino_intc_s_axi_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_arready': 'iop_arduino_intc_s_axi_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_arvalid': 'iop_arduino_intc_s_axi_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_awaddr': 'iop_arduino_intc_s_axi_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_awready': 'iop_arduino_intc_s_axi_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_awvalid': 'iop_arduino_intc_s_axi_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_bready': 'iop_arduino_intc_s_axi_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_bresp': 'iop_arduino_intc_s_axi_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_bvalid': 'iop_arduino_intc_s_axi_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_rdata': 'iop_arduino_intc_s_axi_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_rready': 'iop_arduino_intc_s_axi_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_rresp': 'iop_arduino_intc_s_axi_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_rvalid': 'iop_arduino_intc_s_axi_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_wdata': 'iop_arduino_intc_s_axi_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_wready': 'iop_arduino_intc_s_axi_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_wstrb': 'iop_arduino_intc_s_axi_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M04_AXI_wvalid': 'iop_arduino_intc_s_axi_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_araddr': 'iop_arduino_arduino_gpio_s_axi_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_arready': 'iop_arduino_arduino_gpio_s_axi_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_arvalid': 'iop_arduino_arduino_gpio_s_axi_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_awaddr': 'iop_arduino_arduino_gpio_s_axi_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_awready': 'iop_arduino_arduino_gpio_s_axi_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_awvalid': 'iop_arduino_arduino_gpio_s_axi_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_bready': 'iop_arduino_arduino_gpio_s_axi_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_bresp': 'iop_arduino_arduino_gpio_s_axi_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_bvalid': 'iop_arduino_arduino_gpio_s_axi_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_rdata': 'iop_arduino_arduino_gpio_s_axi_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_rready': 'iop_arduino_arduino_gpio_s_axi_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_rresp': 'iop_arduino_arduino_gpio_s_axi_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_rvalid': 'iop_arduino_arduino_gpio_s_axi_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_wdata': 'iop_arduino_arduino_gpio_s_axi_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_wready': 'iop_arduino_arduino_gpio_s_axi_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_wstrb': 'iop_arduino_arduino_gpio_s_axi_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M05_AXI_wvalid': 'iop_arduino_arduino_gpio_s_axi_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M06_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M07_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M07_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bresp',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M08_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M09_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M10_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M11_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M12_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M13_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_araddr': 'axi_interconnect_0_S02_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arburst': 'axi_interconnect_0_S02_AXI_arburst',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arcache': 'axi_interconnect_0_S02_AXI_arcache',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arlen': 'axi_interconnect_0_S02_AXI_arlen',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arlock': 'axi_interconnect_0_S02_AXI_arlock',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arprot': 'axi_interconnect_0_S02_AXI_arprot',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arqos': 'axi_interconnect_0_S02_AXI_arqos',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arready': 'axi_interconnect_0_S02_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arsize': 'axi_interconnect_0_S02_AXI_arsize',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_arvalid': 'axi_interconnect_0_S02_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awaddr': 'axi_interconnect_0_S02_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awburst': 'axi_interconnect_0_S02_AXI_awburst',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awcache': 'axi_interconnect_0_S02_AXI_awcache',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awlen': 'axi_interconnect_0_S02_AXI_awlen',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awlock': 'axi_interconnect_0_S02_AXI_awlock',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awprot': 'axi_interconnect_0_S02_AXI_awprot',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awqos': 'axi_interconnect_0_S02_AXI_awqos',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awready': 'axi_interconnect_0_S02_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awsize': 'axi_interconnect_0_S02_AXI_awsize',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_awvalid': 'axi_interconnect_0_S02_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_bready': 'axi_interconnect_0_S02_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_bresp': 'axi_interconnect_0_S02_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_bvalid': 'axi_interconnect_0_S02_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_rdata': 'axi_interconnect_0_S02_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_rlast': 'axi_interconnect_0_S02_AXI_rlast',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_rready': 'axi_interconnect_0_S02_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_rresp': 'axi_interconnect_0_S02_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_rvalid': 'axi_interconnect_0_S02_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_wdata': 'axi_interconnect_0_S02_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_wlast': 'axi_interconnect_0_S02_AXI_wlast',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_wready': 'axi_interconnect_0_S02_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_wstrb': 'axi_interconnect_0_S02_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M14_AXI_wvalid': 'axi_interconnect_0_S02_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rresp',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M15_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_araddr': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_araddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_arready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_arvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_awaddr': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awaddr',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_awready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_awvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_bready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_bresp': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_bvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_rdata': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_rready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_rresp': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rresp',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_rvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_wdata': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wdata',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_wready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wready',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_wstrb': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wstrb',\n",
      " 'iop_arduino/microblaze_0_axi_periph/M16_AXI_wvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wvalid',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_ARESETN': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_araddr': 'iop_arduino_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_arprot': 'iop_arduino_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_arready': 'iop_arduino_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_arvalid': 'iop_arduino_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_awaddr': 'iop_arduino_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_awprot': 'iop_arduino_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_awready': 'iop_arduino_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_awvalid': 'iop_arduino_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_bready': 'iop_arduino_mb_M_AXI_DP_BREADY',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_bresp': 'iop_arduino_mb_M_AXI_DP_BRESP',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_bvalid': 'iop_arduino_mb_M_AXI_DP_BVALID',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_rdata': 'iop_arduino_mb_M_AXI_DP_RDATA',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_rready': 'iop_arduino_mb_M_AXI_DP_RREADY',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_rresp': 'iop_arduino_mb_M_AXI_DP_RRESP',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_rvalid': 'iop_arduino_mb_M_AXI_DP_RVALID',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_wdata': 'iop_arduino_mb_M_AXI_DP_WDATA',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_wready': 'iop_arduino_mb_M_AXI_DP_WREADY',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_wstrb': 'iop_arduino_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_arduino/microblaze_0_axi_periph/S00_AXI_wvalid': 'iop_arduino_mb_M_AXI_DP_WVALID',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in': 'mb_iop_arduino_reset_Dout',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/bus_struct_reset': 'iop_arduino_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/ext_reset_in': 'iop_arduino_logic_1_dout',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/interconnect_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/mb_debug_sys_rst': 'mdm_1_Debug_SYS_Rst',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/mb_reset': 'iop_arduino_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/peripheral_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/rst_clk_wiz_1_100M/slowest_sync_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/ip2intc_irpt': 'iop_arduino_spi_subsystem_spi_direct_ip2intc_irpt',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_arduino/spi_subsystem/spi_direct/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io0_i': 'iop_arduino_io_switch_mosi0_i',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io0_o': 'iop_arduino_io_switch_mosi0_o',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io0_t': 'iop_arduino_io_switch_mosi0_t',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io1_i': 'iop_arduino_io_switch_miso0_i',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io1_o': 'iop_arduino_io_switch_miso0_o',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/io1_t': 'iop_arduino_io_switch_miso0_t',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/ip2intc_irpt': 'iop_arduino_spi_subsystem_spi_shared_ip2intc_irpt',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_araddr',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arready',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_arvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awaddr',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awready',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_awvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bready',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bresp',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_bvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rdata',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rready',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rresp',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_rvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wdata',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wready',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wstrb',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M06_AXI_wvalid',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/sck_i': 'iop_arduino_io_switch_sck0_i',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/sck_o': 'iop_arduino_io_switch_sck0_o',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/sck_t': 'iop_arduino_io_switch_sck0_t',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/ss_o': 'iop_arduino_io_switch_ss0_o',\n",
      " 'iop_arduino/spi_subsystem/spi_shared/ss_t': 'iop_arduino_io_switch_ss0_t',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_0/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_0/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_0_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_1/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_1/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_1_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_2/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_2/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_2_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_3/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_3/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_3_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_4/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_4/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_4_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_5/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_5/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_5_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_6/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_6/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_6_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_7/Din': 'iop_arduino_io_switch_timer_i',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_capture_7/Dout': 'iop_arduino_timers_subsystem_mb3_timer_capture_7_Dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In0': 'iop_arduino_timers_subsystem_timer_0_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In1': 'iop_arduino_timers_subsystem_timer_1_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In2': 'iop_arduino_timers_subsystem_timer_2_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In3': 'iop_arduino_timers_subsystem_timer_3_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In4': 'iop_arduino_timers_subsystem_timer_4_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In5': 'iop_arduino_timers_subsystem_timer_5_generateout0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In6': 'iop_arduino_timers_subsystem_timer_1_generateout1',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/In7': 'iop_arduino_timers_subsystem_timer_2_generateout1',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_generate/dout': 'iop_arduino_timers_subsystem_mb3_timer_generate_dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In0': 'iop_arduino_timers_subsystem_timer_0_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In1': 'iop_arduino_timers_subsystem_timer_1_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In2': 'iop_arduino_timers_subsystem_timer_2_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In3': 'iop_arduino_timers_subsystem_timer_3_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In4': 'iop_arduino_timers_subsystem_timer_4_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/In5': 'iop_arduino_timers_subsystem_timer_5_pwm0',\n",
      " 'iop_arduino/timers_subsystem/mb3_timer_pwm/dout': 'iop_arduino_timers_subsystem_mb3_timer_pwm_dout',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In0': 'iop_arduino_timers_subsystem_timer_0_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In1': 'iop_arduino_timers_subsystem_timer_1_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In2': 'iop_arduino_timers_subsystem_timer_2_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In3': 'iop_arduino_timers_subsystem_timer_3_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In4': 'iop_arduino_timers_subsystem_timer_4_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/In5': 'iop_arduino_timers_subsystem_timer_5_interrupt',\n",
      " 'iop_arduino/timers_subsystem/mb3_timers_interrupt/dout': 'iop_arduino_timers_subsystem_mb3_timers_interrupt_dout',\n",
      " 'iop_arduino/timers_subsystem/timer_0/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_0_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_0/generateout0': 'iop_arduino_timers_subsystem_timer_0_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_0/interrupt': 'iop_arduino_timers_subsystem_timer_0_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_0/pwm0': 'iop_arduino_timers_subsystem_timer_0_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_aresetn': 'iop_arduino_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_0/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M09_AXI_wvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_1/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_1_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_1/capturetrig1': 'iop_arduino_timers_subsystem_mb3_timer_capture_6_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_1/generateout0': 'iop_arduino_timers_subsystem_timer_1_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_1/generateout1': 'iop_arduino_timers_subsystem_timer_1_generateout1',\n",
      " 'iop_arduino/timers_subsystem/timer_1/interrupt': 'iop_arduino_timers_subsystem_timer_1_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_1/pwm0': 'iop_arduino_timers_subsystem_timer_1_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arready',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_1/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M10_AXI_wvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_2/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_2_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_2/capturetrig1': 'iop_arduino_timers_subsystem_mb3_timer_capture_7_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_2/generateout0': 'iop_arduino_timers_subsystem_timer_2_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_2/generateout1': 'iop_arduino_timers_subsystem_timer_2_generateout1',\n",
      " 'iop_arduino/timers_subsystem/timer_2/interrupt': 'iop_arduino_timers_subsystem_timer_2_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_2/pwm0': 'iop_arduino_timers_subsystem_timer_2_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arready',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_2/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M11_AXI_wvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_3/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_3_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_3/generateout0': 'iop_arduino_timers_subsystem_timer_3_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_3/interrupt': 'iop_arduino_timers_subsystem_timer_3_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_3/pwm0': 'iop_arduino_timers_subsystem_timer_3_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arready',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_3/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M12_AXI_wvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_4/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_4_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_4/generateout0': 'iop_arduino_timers_subsystem_timer_4_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_4/interrupt': 'iop_arduino_timers_subsystem_timer_4_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_4/pwm0': 'iop_arduino_timers_subsystem_timer_4_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arready',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_4/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M13_AXI_wvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_5/capturetrig0': 'iop_arduino_timers_subsystem_mb3_timer_capture_5_Dout',\n",
      " 'iop_arduino/timers_subsystem/timer_5/generateout0': 'iop_arduino_timers_subsystem_timer_5_generateout0',\n",
      " 'iop_arduino/timers_subsystem/timer_5/interrupt': 'iop_arduino_timers_subsystem_timer_5_interrupt',\n",
      " 'iop_arduino/timers_subsystem/timer_5/pwm0': 'iop_arduino_timers_subsystem_timer_5_pwm0',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_araddr',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arready',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_arvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awaddr',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awready',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_awvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bready',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bresp',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_bvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rdata',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rready',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rresp',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_rvalid',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wdata',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wready',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wstrb',\n",
      " 'iop_arduino/timers_subsystem/timer_5/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M16_AXI_wvalid',\n",
      " 'iop_arduino/uartlite/interrupt': 'iop_arduino_uartlite_interrupt',\n",
      " 'iop_arduino/uartlite/rx': 'iop_arduino_io_switch_uart0_rx_i',\n",
      " 'iop_arduino/uartlite/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/uartlite/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_araddr',\n",
      " 'iop_arduino/uartlite/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/uartlite/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arready',\n",
      " 'iop_arduino/uartlite/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_arvalid',\n",
      " 'iop_arduino/uartlite/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awaddr',\n",
      " 'iop_arduino/uartlite/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awready',\n",
      " 'iop_arduino/uartlite/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_awvalid',\n",
      " 'iop_arduino/uartlite/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bready',\n",
      " 'iop_arduino/uartlite/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bresp',\n",
      " 'iop_arduino/uartlite/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_bvalid',\n",
      " 'iop_arduino/uartlite/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rdata',\n",
      " 'iop_arduino/uartlite/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rready',\n",
      " 'iop_arduino/uartlite/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rresp',\n",
      " 'iop_arduino/uartlite/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_rvalid',\n",
      " 'iop_arduino/uartlite/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wdata',\n",
      " 'iop_arduino/uartlite/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wready',\n",
      " 'iop_arduino/uartlite/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wstrb',\n",
      " 'iop_arduino/uartlite/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M08_AXI_wvalid',\n",
      " 'iop_arduino/uartlite/tx': 'iop_arduino_io_switch_uart0_tx_o',\n",
      " 'iop_arduino/xadc/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_arduino/xadc/s_axi_araddr': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_araddr',\n",
      " 'iop_arduino/xadc/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_arduino/xadc/s_axi_arready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arready',\n",
      " 'iop_arduino/xadc/s_axi_arvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_arvalid',\n",
      " 'iop_arduino/xadc/s_axi_awaddr': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awaddr',\n",
      " 'iop_arduino/xadc/s_axi_awready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awready',\n",
      " 'iop_arduino/xadc/s_axi_awvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_awvalid',\n",
      " 'iop_arduino/xadc/s_axi_bready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bready',\n",
      " 'iop_arduino/xadc/s_axi_bresp': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bresp',\n",
      " 'iop_arduino/xadc/s_axi_bvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_bvalid',\n",
      " 'iop_arduino/xadc/s_axi_rdata': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rdata',\n",
      " 'iop_arduino/xadc/s_axi_rready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rready',\n",
      " 'iop_arduino/xadc/s_axi_rresp': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rresp',\n",
      " 'iop_arduino/xadc/s_axi_rvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_rvalid',\n",
      " 'iop_arduino/xadc/s_axi_wdata': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wdata',\n",
      " 'iop_arduino/xadc/s_axi_wready': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wready',\n",
      " 'iop_arduino/xadc/s_axi_wstrb': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wstrb',\n",
      " 'iop_arduino/xadc/s_axi_wvalid': 'iop_arduino_microblaze_0_axi_periph_M15_AXI_wvalid',\n",
      " 'iop_interrupts/In0': 'iop_pmoda_dff_en_reset_vector_0_q',\n",
      " 'iop_interrupts/In1': 'iop_pmodb_dff_en_reset_vector_0_q',\n",
      " 'iop_interrupts/In2': 'iop_arduino_dff_en_reset_vector_0_q',\n",
      " 'iop_interrupts/In3': 'iop_rpi_dff_en_reset_vector_0_q',\n",
      " 'iop_interrupts/dout': 'iop_interrupts_dout',\n",
      " 'iop_pmoda/dff_en_reset_vector_0/clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/dff_en_reset_vector_0/d': 'iop_pmoda_logic_1_dout',\n",
      " 'iop_pmoda/dff_en_reset_vector_0/en': 'iop_pmoda_intr_gpio_io_o',\n",
      " 'iop_pmoda/dff_en_reset_vector_0/q': 'iop_pmoda_dff_en_reset_vector_0_q',\n",
      " 'iop_pmoda/dff_en_reset_vector_0/reset': 'mb_iop_pmoda_intr_ack_Dout',\n",
      " 'iop_pmoda/gpio/gpio_io_i': 'iop_pmoda_gpio_gpio_io_i',\n",
      " 'iop_pmoda/gpio/gpio_io_o': 'iop_pmoda_gpio_gpio_io_o',\n",
      " 'iop_pmoda/gpio/gpio_io_t': 'iop_pmoda_gpio_gpio_io_t',\n",
      " 'iop_pmoda/gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/gpio/s_axi_araddr': 'iop_pmoda_gpio_s_axi_araddr',\n",
      " 'iop_pmoda/gpio/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/gpio/s_axi_arready': 'iop_pmoda_gpio_s_axi_arready',\n",
      " 'iop_pmoda/gpio/s_axi_arvalid': 'iop_pmoda_gpio_s_axi_arvalid',\n",
      " 'iop_pmoda/gpio/s_axi_awaddr': 'iop_pmoda_gpio_s_axi_awaddr',\n",
      " 'iop_pmoda/gpio/s_axi_awready': 'iop_pmoda_gpio_s_axi_awready',\n",
      " 'iop_pmoda/gpio/s_axi_awvalid': 'iop_pmoda_gpio_s_axi_awvalid',\n",
      " 'iop_pmoda/gpio/s_axi_bready': 'iop_pmoda_gpio_s_axi_bready',\n",
      " 'iop_pmoda/gpio/s_axi_bresp': 'iop_pmoda_gpio_s_axi_bresp',\n",
      " 'iop_pmoda/gpio/s_axi_bvalid': 'iop_pmoda_gpio_s_axi_bvalid',\n",
      " 'iop_pmoda/gpio/s_axi_rdata': 'iop_pmoda_gpio_s_axi_rdata',\n",
      " 'iop_pmoda/gpio/s_axi_rready': 'iop_pmoda_gpio_s_axi_rready',\n",
      " 'iop_pmoda/gpio/s_axi_rresp': 'iop_pmoda_gpio_s_axi_rresp',\n",
      " 'iop_pmoda/gpio/s_axi_rvalid': 'iop_pmoda_gpio_s_axi_rvalid',\n",
      " 'iop_pmoda/gpio/s_axi_wdata': 'iop_pmoda_gpio_s_axi_wdata',\n",
      " 'iop_pmoda/gpio/s_axi_wready': 'iop_pmoda_gpio_s_axi_wready',\n",
      " 'iop_pmoda/gpio/s_axi_wstrb': 'iop_pmoda_gpio_s_axi_wstrb',\n",
      " 'iop_pmoda/gpio/s_axi_wvalid': 'iop_pmoda_gpio_s_axi_wvalid',\n",
      " 'iop_pmoda/iic/iic2intc_irpt': 'iop_pmoda_iic_iic2intc_irpt',\n",
      " 'iop_pmoda/iic/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/iic/s_axi_araddr': 'iop_pmoda_iic_s_axi_araddr',\n",
      " 'iop_pmoda/iic/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/iic/s_axi_arready': 'iop_pmoda_iic_s_axi_arready',\n",
      " 'iop_pmoda/iic/s_axi_arvalid': 'iop_pmoda_iic_s_axi_arvalid',\n",
      " 'iop_pmoda/iic/s_axi_awaddr': 'iop_pmoda_iic_s_axi_awaddr',\n",
      " 'iop_pmoda/iic/s_axi_awready': 'iop_pmoda_iic_s_axi_awready',\n",
      " 'iop_pmoda/iic/s_axi_awvalid': 'iop_pmoda_iic_s_axi_awvalid',\n",
      " 'iop_pmoda/iic/s_axi_bready': 'iop_pmoda_iic_s_axi_bready',\n",
      " 'iop_pmoda/iic/s_axi_bresp': 'iop_pmoda_iic_s_axi_bresp',\n",
      " 'iop_pmoda/iic/s_axi_bvalid': 'iop_pmoda_iic_s_axi_bvalid',\n",
      " 'iop_pmoda/iic/s_axi_rdata': 'iop_pmoda_iic_s_axi_rdata',\n",
      " 'iop_pmoda/iic/s_axi_rready': 'iop_pmoda_iic_s_axi_rready',\n",
      " 'iop_pmoda/iic/s_axi_rresp': 'iop_pmoda_iic_s_axi_rresp',\n",
      " 'iop_pmoda/iic/s_axi_rvalid': 'iop_pmoda_iic_s_axi_rvalid',\n",
      " 'iop_pmoda/iic/s_axi_wdata': 'iop_pmoda_iic_s_axi_wdata',\n",
      " 'iop_pmoda/iic/s_axi_wready': 'iop_pmoda_iic_s_axi_wready',\n",
      " 'iop_pmoda/iic/s_axi_wstrb': 'iop_pmoda_iic_s_axi_wstrb',\n",
      " 'iop_pmoda/iic/s_axi_wvalid': 'iop_pmoda_iic_s_axi_wvalid',\n",
      " 'iop_pmoda/iic/scl_i': 'iop_pmoda_iic_scl_i',\n",
      " 'iop_pmoda/iic/scl_o': 'iop_pmoda_iic_scl_o',\n",
      " 'iop_pmoda/iic/scl_t': 'iop_pmoda_iic_scl_t',\n",
      " 'iop_pmoda/iic/sda_i': 'iop_pmoda_iic_sda_i',\n",
      " 'iop_pmoda/iic/sda_o': 'iop_pmoda_iic_sda_o',\n",
      " 'iop_pmoda/iic/sda_t': 'iop_pmoda_iic_sda_t',\n",
      " 'iop_pmoda/intc/intr': 'iop_pmoda_intr_concat_dout',\n",
      " 'iop_pmoda/intc/irq': 'iop_pmoda_intc_irq',\n",
      " 'iop_pmoda/intc/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/intc/s_axi_araddr': 'iop_pmoda_intc_s_axi_araddr',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda/intc/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/intc/s_axi_arready': 'iop_pmoda_intc_s_axi_arready',\n",
      " 'iop_pmoda/intc/s_axi_arvalid': 'iop_pmoda_intc_s_axi_arvalid',\n",
      " 'iop_pmoda/intc/s_axi_awaddr': 'iop_pmoda_intc_s_axi_awaddr',\n",
      " 'iop_pmoda/intc/s_axi_awready': 'iop_pmoda_intc_s_axi_awready',\n",
      " 'iop_pmoda/intc/s_axi_awvalid': 'iop_pmoda_intc_s_axi_awvalid',\n",
      " 'iop_pmoda/intc/s_axi_bready': 'iop_pmoda_intc_s_axi_bready',\n",
      " 'iop_pmoda/intc/s_axi_bresp': 'iop_pmoda_intc_s_axi_bresp',\n",
      " 'iop_pmoda/intc/s_axi_bvalid': 'iop_pmoda_intc_s_axi_bvalid',\n",
      " 'iop_pmoda/intc/s_axi_rdata': 'iop_pmoda_intc_s_axi_rdata',\n",
      " 'iop_pmoda/intc/s_axi_rready': 'iop_pmoda_intc_s_axi_rready',\n",
      " 'iop_pmoda/intc/s_axi_rresp': 'iop_pmoda_intc_s_axi_rresp',\n",
      " 'iop_pmoda/intc/s_axi_rvalid': 'iop_pmoda_intc_s_axi_rvalid',\n",
      " 'iop_pmoda/intc/s_axi_wdata': 'iop_pmoda_intc_s_axi_wdata',\n",
      " 'iop_pmoda/intc/s_axi_wready': 'iop_pmoda_intc_s_axi_wready',\n",
      " 'iop_pmoda/intc/s_axi_wstrb': 'iop_pmoda_intc_s_axi_wstrb',\n",
      " 'iop_pmoda/intc/s_axi_wvalid': 'iop_pmoda_intc_s_axi_wvalid',\n",
      " 'iop_pmoda/intr/gpio_io_o': 'iop_pmoda_intr_gpio_io_o',\n",
      " 'iop_pmoda/intr/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/intr/s_axi_araddr': 'iop_pmoda_intr_s_axi_araddr',\n",
      " 'iop_pmoda/intr/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_pmoda/intr/s_axi_arready': 'iop_pmoda_intr_s_axi_arready',\n",
      " 'iop_pmoda/intr/s_axi_arvalid': 'iop_pmoda_intr_s_axi_arvalid',\n",
      " 'iop_pmoda/intr/s_axi_awaddr': 'iop_pmoda_intr_s_axi_awaddr',\n",
      " 'iop_pmoda/intr/s_axi_awready': 'iop_pmoda_intr_s_axi_awready',\n",
      " 'iop_pmoda/intr/s_axi_awvalid': 'iop_pmoda_intr_s_axi_awvalid',\n",
      " 'iop_pmoda/intr/s_axi_bready': 'iop_pmoda_intr_s_axi_bready',\n",
      " 'iop_pmoda/intr/s_axi_bresp': 'iop_pmoda_intr_s_axi_bresp',\n",
      " 'iop_pmoda/intr/s_axi_bvalid': 'iop_pmoda_intr_s_axi_bvalid',\n",
      " 'iop_pmoda/intr/s_axi_rdata': 'iop_pmoda_intr_s_axi_rdata',\n",
      " 'iop_pmoda/intr/s_axi_rready': 'iop_pmoda_intr_s_axi_rready',\n",
      " 'iop_pmoda/intr/s_axi_rresp': 'iop_pmoda_intr_s_axi_rresp',\n",
      " 'iop_pmoda/intr/s_axi_rvalid': 'iop_pmoda_intr_s_axi_rvalid',\n",
      " 'iop_pmoda/intr/s_axi_wdata': 'iop_pmoda_intr_s_axi_wdata',\n",
      " 'iop_pmoda/intr/s_axi_wready': 'iop_pmoda_intr_s_axi_wready',\n",
      " 'iop_pmoda/intr/s_axi_wstrb': 'iop_pmoda_intr_s_axi_wstrb',\n",
      " 'iop_pmoda/intr/s_axi_wvalid': 'iop_pmoda_intr_s_axi_wvalid',\n",
      " 'iop_pmoda/intr_concat/In0': 'iop_pmoda_iic_iic2intc_irpt',\n",
      " 'iop_pmoda/intr_concat/In1': 'iop_pmoda_spi_ip2intc_irpt',\n",
      " 'iop_pmoda/intr_concat/In2': 'iop_pmoda_timer_interrupt',\n",
      " 'iop_pmoda/intr_concat/dout': 'iop_pmoda_intr_concat_dout',\n",
      " 'iop_pmoda/io_switch/gpio_data_i': 'iop_pmoda_gpio_gpio_io_i',\n",
      " 'iop_pmoda/io_switch/gpio_data_o': 'iop_pmoda_gpio_gpio_io_o',\n",
      " 'iop_pmoda/io_switch/gpio_tri_o': 'iop_pmoda_gpio_gpio_io_t',\n",
      " 'iop_pmoda/io_switch/io_data_i': 'iop_pmoda_io_switch_io_data_i',\n",
      " 'iop_pmoda/io_switch/io_data_o': 'iop_pmoda_io_switch_io_data_o',\n",
      " 'iop_pmoda/io_switch/io_tri_o': 'iop_pmoda_io_switch_io_tri_o',\n",
      " 'iop_pmoda/io_switch/miso0_i': 'iop_pmoda_io_switch_miso0_i',\n",
      " 'iop_pmoda/io_switch/miso0_o': 'iop_pmoda_io_switch_miso0_o',\n",
      " 'iop_pmoda/io_switch/miso0_t': 'iop_pmoda_io_switch_miso0_t',\n",
      " 'iop_pmoda/io_switch/mosi0_i': 'iop_pmoda_io_switch_mosi0_i',\n",
      " 'iop_pmoda/io_switch/mosi0_o': 'iop_pmoda_io_switch_mosi0_o',\n",
      " 'iop_pmoda/io_switch/mosi0_t': 'iop_pmoda_io_switch_mosi0_t',\n",
      " 'iop_pmoda/io_switch/pwm_o': 'iop_pmoda_timer_pwm0',\n",
      " 'iop_pmoda/io_switch/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/io_switch/s_axi_araddr': 'iop_pmoda_io_switch_s_axi_araddr',\n",
      " 'iop_pmoda/io_switch/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/io_switch/s_axi_arprot': 'iop_pmoda_io_switch_s_axi_arprot',\n",
      " 'iop_pmoda/io_switch/s_axi_arready': 'iop_pmoda_io_switch_s_axi_arready',\n",
      " 'iop_pmoda/io_switch/s_axi_arvalid': 'iop_pmoda_io_switch_s_axi_arvalid',\n",
      " 'iop_pmoda/io_switch/s_axi_awaddr': 'iop_pmoda_io_switch_s_axi_awaddr',\n",
      " 'iop_pmoda/io_switch/s_axi_awprot': 'iop_pmoda_io_switch_s_axi_awprot',\n",
      " 'iop_pmoda/io_switch/s_axi_awready': 'iop_pmoda_io_switch_s_axi_awready',\n",
      " 'iop_pmoda/io_switch/s_axi_awvalid': 'iop_pmoda_io_switch_s_axi_awvalid',\n",
      " 'iop_pmoda/io_switch/s_axi_bready': 'iop_pmoda_io_switch_s_axi_bready',\n",
      " 'iop_pmoda/io_switch/s_axi_bresp': 'iop_pmoda_io_switch_s_axi_bresp',\n",
      " 'iop_pmoda/io_switch/s_axi_bvalid': 'iop_pmoda_io_switch_s_axi_bvalid',\n",
      " 'iop_pmoda/io_switch/s_axi_rdata': 'iop_pmoda_io_switch_s_axi_rdata',\n",
      " 'iop_pmoda/io_switch/s_axi_rready': 'iop_pmoda_io_switch_s_axi_rready',\n",
      " 'iop_pmoda/io_switch/s_axi_rresp': 'iop_pmoda_io_switch_s_axi_rresp',\n",
      " 'iop_pmoda/io_switch/s_axi_rvalid': 'iop_pmoda_io_switch_s_axi_rvalid',\n",
      " 'iop_pmoda/io_switch/s_axi_wdata': 'iop_pmoda_io_switch_s_axi_wdata',\n",
      " 'iop_pmoda/io_switch/s_axi_wready': 'iop_pmoda_io_switch_s_axi_wready',\n",
      " 'iop_pmoda/io_switch/s_axi_wstrb': 'iop_pmoda_io_switch_s_axi_wstrb',\n",
      " 'iop_pmoda/io_switch/s_axi_wvalid': 'iop_pmoda_io_switch_s_axi_wvalid',\n",
      " 'iop_pmoda/io_switch/sck0_i': 'iop_pmoda_io_switch_sck0_i',\n",
      " 'iop_pmoda/io_switch/sck0_o': 'iop_pmoda_io_switch_sck0_o',\n",
      " 'iop_pmoda/io_switch/sck0_t': 'iop_pmoda_io_switch_sck0_t',\n",
      " 'iop_pmoda/io_switch/scl0_i': 'iop_pmoda_iic_scl_i',\n",
      " 'iop_pmoda/io_switch/scl0_o': 'iop_pmoda_iic_scl_o',\n",
      " 'iop_pmoda/io_switch/scl0_t': 'iop_pmoda_iic_scl_t',\n",
      " 'iop_pmoda/io_switch/sda0_i': 'iop_pmoda_iic_sda_i',\n",
      " 'iop_pmoda/io_switch/sda0_o': 'iop_pmoda_iic_sda_o',\n",
      " 'iop_pmoda/io_switch/sda0_t': 'iop_pmoda_iic_sda_t',\n",
      " 'iop_pmoda/io_switch/ss0_o': 'iop_pmoda_io_switch_ss0_o',\n",
      " 'iop_pmoda/io_switch/ss0_t': 'iop_pmoda_io_switch_ss0_t',\n",
      " 'iop_pmoda/io_switch/timer_i': 'iop_pmoda_io_switch_timer_i',\n",
      " 'iop_pmoda/io_switch/timer_o': 'iop_pmoda_timer_generateout0',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_ABus': 'iop_pmoda_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_AddrStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_BE': 'iop_pmoda_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_CE': 'iop_pmoda_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_ReadDBus': 'iop_pmoda_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_ReadStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_Ready': 'iop_pmoda_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_UE': 'iop_pmoda_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_Wait': 'iop_pmoda_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_WriteDBus': 'iop_pmoda_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/LMB_WriteStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_ABus': 'iop_pmoda_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_AddrStrobe': 'iop_pmoda_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_BE': 'iop_pmoda_lmb_dlmb_v10_M_BE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_DBus': 'iop_pmoda_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_ReadStrobe': 'iop_pmoda_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/M_WriteStrobe': 'iop_pmoda_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_pmoda/lmb/dlmb_v10/SYS_Rst': 'iop_pmoda_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmoda/lmb/dlmb_v10/Sl_CE': 'iop_pmoda_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/Sl_DBus': 'iop_pmoda_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_pmoda/lmb/dlmb_v10/Sl_Ready': 'iop_pmoda_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_pmoda/lmb/dlmb_v10/Sl_UE': 'iop_pmoda_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_pmoda/lmb/dlmb_v10/Sl_Wait': 'iop_pmoda_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_ABus': 'iop_pmoda_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_AddrStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_BE': 'iop_pmoda_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_CE': 'iop_pmoda_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_ReadDBus': 'iop_pmoda_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_ReadStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_Ready': 'iop_pmoda_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_UE': 'iop_pmoda_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_Wait': 'iop_pmoda_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_WriteDBus': 'iop_pmoda_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmoda/lmb/ilmb_v10/LMB_WriteStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmoda/lmb/ilmb_v10/M_ABus': 'iop_pmoda_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_pmoda/lmb/ilmb_v10/M_AddrStrobe': 'iop_pmoda_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_pmoda/lmb/ilmb_v10/M_ReadStrobe': 'iop_pmoda_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_pmoda/lmb/ilmb_v10/SYS_Rst': 'iop_pmoda_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmoda/lmb/ilmb_v10/Sl_CE': 'iop_pmoda_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_pmoda/lmb/ilmb_v10/Sl_DBus': 'iop_pmoda_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_pmoda/lmb/ilmb_v10/Sl_Ready': 'iop_pmoda_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_pmoda/lmb/ilmb_v10/Sl_UE': 'iop_pmoda_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_pmoda/lmb/ilmb_v10/Sl_Wait': 'iop_pmoda_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_pmoda/lmb/lmb_bram/addra': 'iop_pmoda_lmb_lmb_bram_addra',\n",
      " 'iop_pmoda/lmb/lmb_bram/addrb': 'iop_pmoda_lmb_lmb_bram_addrb',\n",
      " 'iop_pmoda/lmb/lmb_bram/clka': 'iop_pmoda_lmb_lmb_bram_clka',\n",
      " 'iop_pmoda/lmb/lmb_bram/clkb': 'iop_pmoda_lmb_lmb_bram_clkb',\n",
      " 'iop_pmoda/lmb/lmb_bram/dina': 'iop_pmoda_lmb_lmb_bram_dina',\n",
      " 'iop_pmoda/lmb/lmb_bram/dinb': 'iop_pmoda_lmb_lmb_bram_dinb',\n",
      " 'iop_pmoda/lmb/lmb_bram/douta': 'iop_pmoda_lmb_lmb_bram_douta',\n",
      " 'iop_pmoda/lmb/lmb_bram/doutb': 'iop_pmoda_lmb_lmb_bram_doutb',\n",
      " 'iop_pmoda/lmb/lmb_bram/ena': 'iop_pmoda_lmb_lmb_bram_ena',\n",
      " 'iop_pmoda/lmb/lmb_bram/enb': 'iop_pmoda_lmb_lmb_bram_enb',\n",
      " 'iop_pmoda/lmb/lmb_bram/rsta': 'iop_pmoda_lmb_lmb_bram_rsta',\n",
      " 'iop_pmoda/lmb/lmb_bram/rstb': 'iop_pmoda_lmb_lmb_bram_rstb',\n",
      " 'iop_pmoda/lmb/lmb_bram/wea': 'iop_pmoda_lmb_lmb_bram_wea',\n",
      " 'iop_pmoda/lmb/lmb_bram/web': 'iop_pmoda_lmb_lmb_bram_web',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Addr_A': 'iop_pmoda_lmb_lmb_bram_addra',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A': 'iop_pmoda_lmb_lmb_bram_clka',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Din_A': 'iop_pmoda_lmb_lmb_bram_douta',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Dout_A': 'iop_pmoda_lmb_lmb_bram_dina',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_EN_A': 'iop_pmoda_lmb_lmb_bram_ena',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Rst_A': 'iop_pmoda_lmb_lmb_bram_rsta',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_WEN_A': 'iop_pmoda_lmb_lmb_bram_wea',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_ABus': 'iop_pmoda_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_BE': 'iop_pmoda_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus': 'iop_pmoda_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe': 'iop_pmoda_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_ABus': 'iop_pmoda_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_BE': 'iop_pmoda_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_Clk': 'ps7_0_FCLK_CLK0',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_Rst': 'iop_pmoda_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_WriteDBus': 'iop_pmoda_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe': 'iop_pmoda_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_CE': 'iop_pmoda_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_DBus': 'iop_pmoda_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_Ready': 'iop_pmoda_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_UE': 'iop_pmoda_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl1_Wait': 'iop_pmoda_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_CE': 'iop_pmoda_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_DBus': 'iop_pmoda_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_Ready': 'iop_pmoda_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_UE': 'iop_pmoda_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_pmoda/lmb/lmb_bram_if_cntlr/Sl_Wait': 'iop_pmoda_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_pmoda/logic_1/dout': 'iop_pmoda_logic_1_dout',\n",
      " 'iop_pmoda/mb/Byte_Enable': 'iop_pmoda_lmb_dlmb_v10_M_BE',\n",
      " 'iop_pmoda/mb/Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/mb/DCE': 'iop_pmoda_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_pmoda/mb/DReady': 'iop_pmoda_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_pmoda/mb/DUE': 'iop_pmoda_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_pmoda/mb/DWait': 'iop_pmoda_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_pmoda/mb/D_AS': 'iop_pmoda_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_pmoda/mb/Data_Addr': 'iop_pmoda_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_pmoda/mb/Data_Read': 'iop_pmoda_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmoda/mb/Data_Write': 'iop_pmoda_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_pmoda/mb/Dbg_Capture': 'iop_pmoda_mb_Dbg_Capture',\n",
      " 'iop_pmoda/mb/Dbg_Clk': 'iop_pmoda_mb_Dbg_Clk',\n",
      " 'iop_pmoda/mb/Dbg_Disable': 'iop_pmoda_mb_Dbg_Disable',\n",
      " 'iop_pmoda/mb/Dbg_Reg_En': 'iop_pmoda_mb_Dbg_Reg_En',\n",
      " 'iop_pmoda/mb/Dbg_Shift': 'iop_pmoda_mb_Dbg_Shift',\n",
      " 'iop_pmoda/mb/Dbg_TDI': 'iop_pmoda_mb_Dbg_TDI',\n",
      " 'iop_pmoda/mb/Dbg_TDO': 'iop_pmoda_mb_Dbg_TDO',\n",
      " 'iop_pmoda/mb/Dbg_Update': 'iop_pmoda_mb_Dbg_Update',\n",
      " 'iop_pmoda/mb/Debug_Rst': 'iop_pmoda_mb_Debug_Rst',\n",
      " 'iop_pmoda/mb/ICE': 'iop_pmoda_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_pmoda/mb/IFetch': 'iop_pmoda_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_pmoda/mb/IReady': 'iop_pmoda_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_pmoda/mb/IUE': 'iop_pmoda_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_pmoda/mb/IWAIT': 'iop_pmoda_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_pmoda/mb/I_AS': 'iop_pmoda_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_pmoda/mb/Instr': 'iop_pmoda_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmoda/mb/Instr_Addr': 'iop_pmoda_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_pmoda/mb/Interrupt': 'iop_pmoda_intc_irq',\n",
      " 'iop_pmoda/mb/M_AXI_DP_ARADDR': 'iop_pmoda_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_pmoda/mb/M_AXI_DP_ARPROT': 'iop_pmoda_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_pmoda/mb/M_AXI_DP_ARREADY': 'iop_pmoda_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_pmoda/mb/M_AXI_DP_ARVALID': 'iop_pmoda_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_pmoda/mb/M_AXI_DP_AWADDR': 'iop_pmoda_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_pmoda/mb/M_AXI_DP_AWPROT': 'iop_pmoda_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_pmoda/mb/M_AXI_DP_AWREADY': 'iop_pmoda_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_pmoda/mb/M_AXI_DP_AWVALID': 'iop_pmoda_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_pmoda/mb/M_AXI_DP_BREADY': 'iop_pmoda_mb_M_AXI_DP_BREADY',\n",
      " 'iop_pmoda/mb/M_AXI_DP_BRESP': 'iop_pmoda_mb_M_AXI_DP_BRESP',\n",
      " 'iop_pmoda/mb/M_AXI_DP_BVALID': 'iop_pmoda_mb_M_AXI_DP_BVALID',\n",
      " 'iop_pmoda/mb/M_AXI_DP_RDATA': 'iop_pmoda_mb_M_AXI_DP_RDATA',\n",
      " 'iop_pmoda/mb/M_AXI_DP_RREADY': 'iop_pmoda_mb_M_AXI_DP_RREADY',\n",
      " 'iop_pmoda/mb/M_AXI_DP_RRESP': 'iop_pmoda_mb_M_AXI_DP_RRESP',\n",
      " 'iop_pmoda/mb/M_AXI_DP_RVALID': 'iop_pmoda_mb_M_AXI_DP_RVALID',\n",
      " 'iop_pmoda/mb/M_AXI_DP_WDATA': 'iop_pmoda_mb_M_AXI_DP_WDATA',\n",
      " 'iop_pmoda/mb/M_AXI_DP_WREADY': 'iop_pmoda_mb_M_AXI_DP_WREADY',\n",
      " 'iop_pmoda/mb/M_AXI_DP_WSTRB': 'iop_pmoda_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_pmoda/mb/M_AXI_DP_WVALID': 'iop_pmoda_mb_M_AXI_DP_WVALID',\n",
      " 'iop_pmoda/mb/Read_Strobe': 'iop_pmoda_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_pmoda/mb/Reset': 'iop_pmoda_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_pmoda/mb/Write_Strobe': 'iop_pmoda_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_addr_a': 'iop_pmoda_lmb_lmb_bram_addrb',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_clk_a': 'iop_pmoda_lmb_lmb_bram_clkb',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_en_a': 'iop_pmoda_lmb_lmb_bram_enb',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_rddata_a': 'iop_pmoda_lmb_lmb_bram_doutb',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_rst_a': 'iop_pmoda_lmb_lmb_bram_rstb',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_we_a': 'iop_pmoda_lmb_lmb_bram_web',\n",
      " 'iop_pmoda/mb_bram_ctrl/bram_wrdata_a': 'iop_pmoda_lmb_lmb_bram_dinb',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_araddr': 'iop_pmoda_mb_bram_ctrl_s_axi_araddr',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arburst': 'iop_pmoda_mb_bram_ctrl_s_axi_arburst',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arcache': 'iop_pmoda_mb_bram_ctrl_s_axi_arcache',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arid': 'iop_pmoda_mb_bram_ctrl_s_axi_arid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arlen': 'iop_pmoda_mb_bram_ctrl_s_axi_arlen',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arlock': 'iop_pmoda_mb_bram_ctrl_s_axi_arlock',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arprot': 'iop_pmoda_mb_bram_ctrl_s_axi_arprot',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arready': 'iop_pmoda_mb_bram_ctrl_s_axi_arready',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arsize': 'iop_pmoda_mb_bram_ctrl_s_axi_arsize',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_arvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awaddr': 'iop_pmoda_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awburst': 'iop_pmoda_mb_bram_ctrl_s_axi_awburst',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awcache': 'iop_pmoda_mb_bram_ctrl_s_axi_awcache',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awid': 'iop_pmoda_mb_bram_ctrl_s_axi_awid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awlen': 'iop_pmoda_mb_bram_ctrl_s_axi_awlen',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awlock': 'iop_pmoda_mb_bram_ctrl_s_axi_awlock',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awprot': 'iop_pmoda_mb_bram_ctrl_s_axi_awprot',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awready': 'iop_pmoda_mb_bram_ctrl_s_axi_awready',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awsize': 'iop_pmoda_mb_bram_ctrl_s_axi_awsize',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_awvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_bid': 'iop_pmoda_mb_bram_ctrl_s_axi_bid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_bready': 'iop_pmoda_mb_bram_ctrl_s_axi_bready',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_bresp': 'iop_pmoda_mb_bram_ctrl_s_axi_bresp',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_bvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rdata': 'iop_pmoda_mb_bram_ctrl_s_axi_rdata',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rid': 'iop_pmoda_mb_bram_ctrl_s_axi_rid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rlast': 'iop_pmoda_mb_bram_ctrl_s_axi_rlast',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rready': 'iop_pmoda_mb_bram_ctrl_s_axi_rready',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rresp': 'iop_pmoda_mb_bram_ctrl_s_axi_rresp',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_rvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_wdata': 'iop_pmoda_mb_bram_ctrl_s_axi_wdata',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_wlast': 'iop_pmoda_mb_bram_ctrl_s_axi_wlast',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_wready': 'iop_pmoda_mb_bram_ctrl_s_axi_wready',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_wstrb': 'iop_pmoda_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'iop_pmoda/mb_bram_ctrl/s_axi_wvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_araddr': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_arready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_arvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_awaddr': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_awready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_awvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_bready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_bresp': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_bvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_rdata': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_rready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_rresp': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_rvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_wdata': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_wready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_wstrb': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M00_AXI_wvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_araddr': 'iop_pmoda_iic_s_axi_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_arready': 'iop_pmoda_iic_s_axi_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_arvalid': 'iop_pmoda_iic_s_axi_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awaddr': 'iop_pmoda_iic_s_axi_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awready': 'iop_pmoda_iic_s_axi_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_awvalid': 'iop_pmoda_iic_s_axi_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bready': 'iop_pmoda_iic_s_axi_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bresp': 'iop_pmoda_iic_s_axi_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_bvalid': 'iop_pmoda_iic_s_axi_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rdata': 'iop_pmoda_iic_s_axi_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rready': 'iop_pmoda_iic_s_axi_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rresp': 'iop_pmoda_iic_s_axi_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_rvalid': 'iop_pmoda_iic_s_axi_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wdata': 'iop_pmoda_iic_s_axi_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wready': 'iop_pmoda_iic_s_axi_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wstrb': 'iop_pmoda_iic_s_axi_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M01_AXI_wvalid': 'iop_pmoda_iic_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_araddr': 'iop_pmoda_io_switch_s_axi_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arprot': 'iop_pmoda_io_switch_s_axi_arprot',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arready': 'iop_pmoda_io_switch_s_axi_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_arvalid': 'iop_pmoda_io_switch_s_axi_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awaddr': 'iop_pmoda_io_switch_s_axi_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awprot': 'iop_pmoda_io_switch_s_axi_awprot',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awready': 'iop_pmoda_io_switch_s_axi_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_awvalid': 'iop_pmoda_io_switch_s_axi_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bready': 'iop_pmoda_io_switch_s_axi_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bresp': 'iop_pmoda_io_switch_s_axi_bresp',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_bvalid': 'iop_pmoda_io_switch_s_axi_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rdata': 'iop_pmoda_io_switch_s_axi_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rready': 'iop_pmoda_io_switch_s_axi_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rresp': 'iop_pmoda_io_switch_s_axi_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_rvalid': 'iop_pmoda_io_switch_s_axi_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wdata': 'iop_pmoda_io_switch_s_axi_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wready': 'iop_pmoda_io_switch_s_axi_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wstrb': 'iop_pmoda_io_switch_s_axi_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M02_AXI_wvalid': 'iop_pmoda_io_switch_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_araddr': 'iop_pmoda_gpio_s_axi_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_arready': 'iop_pmoda_gpio_s_axi_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_arvalid': 'iop_pmoda_gpio_s_axi_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awaddr': 'iop_pmoda_gpio_s_axi_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awready': 'iop_pmoda_gpio_s_axi_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_awvalid': 'iop_pmoda_gpio_s_axi_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bready': 'iop_pmoda_gpio_s_axi_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bresp': 'iop_pmoda_gpio_s_axi_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_bvalid': 'iop_pmoda_gpio_s_axi_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rdata': 'iop_pmoda_gpio_s_axi_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rready': 'iop_pmoda_gpio_s_axi_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rresp': 'iop_pmoda_gpio_s_axi_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_rvalid': 'iop_pmoda_gpio_s_axi_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wdata': 'iop_pmoda_gpio_s_axi_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wready': 'iop_pmoda_gpio_s_axi_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wstrb': 'iop_pmoda_gpio_s_axi_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M03_AXI_wvalid': 'iop_pmoda_gpio_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_araddr': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_arready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_arvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_awaddr': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_awready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_awvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_bready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_bresp': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_bvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_rdata': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_rready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_rresp': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_rvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_wdata': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_wready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_wstrb': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M04_AXI_wvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_araddr': 'iop_pmoda_intc_s_axi_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_arready': 'iop_pmoda_intc_s_axi_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_arvalid': 'iop_pmoda_intc_s_axi_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awaddr': 'iop_pmoda_intc_s_axi_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awready': 'iop_pmoda_intc_s_axi_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_awvalid': 'iop_pmoda_intc_s_axi_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bready': 'iop_pmoda_intc_s_axi_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bresp': 'iop_pmoda_intc_s_axi_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_bvalid': 'iop_pmoda_intc_s_axi_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rdata': 'iop_pmoda_intc_s_axi_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rready': 'iop_pmoda_intc_s_axi_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rresp': 'iop_pmoda_intc_s_axi_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_rvalid': 'iop_pmoda_intc_s_axi_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wdata': 'iop_pmoda_intc_s_axi_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wready': 'iop_pmoda_intc_s_axi_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wstrb': 'iop_pmoda_intc_s_axi_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M05_AXI_wvalid': 'iop_pmoda_intc_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_araddr': 'iop_pmoda_intr_s_axi_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_arready': 'iop_pmoda_intr_s_axi_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_arvalid': 'iop_pmoda_intr_s_axi_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awaddr': 'iop_pmoda_intr_s_axi_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awready': 'iop_pmoda_intr_s_axi_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_awvalid': 'iop_pmoda_intr_s_axi_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bready': 'iop_pmoda_intr_s_axi_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bresp': 'iop_pmoda_intr_s_axi_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_bvalid': 'iop_pmoda_intr_s_axi_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rdata': 'iop_pmoda_intr_s_axi_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rready': 'iop_pmoda_intr_s_axi_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rresp': 'iop_pmoda_intr_s_axi_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_rvalid': 'iop_pmoda_intr_s_axi_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wdata': 'iop_pmoda_intr_s_axi_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wready': 'iop_pmoda_intr_s_axi_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wstrb': 'iop_pmoda_intr_s_axi_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M06_AXI_wvalid': 'iop_pmoda_intr_s_axi_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_araddr': 'axi_interconnect_0_S00_AXI_araddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arburst': 'axi_interconnect_0_S00_AXI_arburst',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arcache': 'axi_interconnect_0_S00_AXI_arcache',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arlen': 'axi_interconnect_0_S00_AXI_arlen',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arlock': 'axi_interconnect_0_S00_AXI_arlock',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arprot': 'axi_interconnect_0_S00_AXI_arprot',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arqos': 'axi_interconnect_0_S00_AXI_arqos',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arready': 'axi_interconnect_0_S00_AXI_arready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arsize': 'axi_interconnect_0_S00_AXI_arsize',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_arvalid': 'axi_interconnect_0_S00_AXI_arvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awaddr': 'axi_interconnect_0_S00_AXI_awaddr',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awburst': 'axi_interconnect_0_S00_AXI_awburst',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awcache': 'axi_interconnect_0_S00_AXI_awcache',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awlen': 'axi_interconnect_0_S00_AXI_awlen',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awlock': 'axi_interconnect_0_S00_AXI_awlock',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awprot': 'axi_interconnect_0_S00_AXI_awprot',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awqos': 'axi_interconnect_0_S00_AXI_awqos',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awready': 'axi_interconnect_0_S00_AXI_awready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awsize': 'axi_interconnect_0_S00_AXI_awsize',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_awvalid': 'axi_interconnect_0_S00_AXI_awvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bready': 'axi_interconnect_0_S00_AXI_bready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bresp': 'axi_interconnect_0_S00_AXI_bresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_bvalid': 'axi_interconnect_0_S00_AXI_bvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rdata': 'axi_interconnect_0_S00_AXI_rdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rlast': 'axi_interconnect_0_S00_AXI_rlast',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rready': 'axi_interconnect_0_S00_AXI_rready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rresp': 'axi_interconnect_0_S00_AXI_rresp',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_rvalid': 'axi_interconnect_0_S00_AXI_rvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wdata': 'axi_interconnect_0_S00_AXI_wdata',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wlast': 'axi_interconnect_0_S00_AXI_wlast',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wready': 'axi_interconnect_0_S00_AXI_wready',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wstrb': 'axi_interconnect_0_S00_AXI_wstrb',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/M07_AXI_wvalid': 'axi_interconnect_0_S00_AXI_wvalid',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_ARESETN': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_araddr': 'iop_pmoda_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arprot': 'iop_pmoda_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arready': 'iop_pmoda_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_arvalid': 'iop_pmoda_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awaddr': 'iop_pmoda_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awprot': 'iop_pmoda_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awready': 'iop_pmoda_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_awvalid': 'iop_pmoda_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bready': 'iop_pmoda_mb_M_AXI_DP_BREADY',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bresp': 'iop_pmoda_mb_M_AXI_DP_BRESP',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_bvalid': 'iop_pmoda_mb_M_AXI_DP_BVALID',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rdata': 'iop_pmoda_mb_M_AXI_DP_RDATA',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rready': 'iop_pmoda_mb_M_AXI_DP_RREADY',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rresp': 'iop_pmoda_mb_M_AXI_DP_RRESP',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_rvalid': 'iop_pmoda_mb_M_AXI_DP_RVALID',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wdata': 'iop_pmoda_mb_M_AXI_DP_WDATA',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wready': 'iop_pmoda_mb_M_AXI_DP_WREADY',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wstrb': 'iop_pmoda_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_pmoda/microblaze_0_axi_periph/S00_AXI_wvalid': 'iop_pmoda_mb_M_AXI_DP_WVALID',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in': 'mb_iop_pmoda_reset_Dout',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/bus_struct_reset': 'iop_pmoda_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/ext_reset_in': 'iop_pmoda_logic_1_dout',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/interconnect_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/mb_debug_sys_rst': 'mdm_1_Debug_SYS_Rst',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/mb_reset': 'iop_pmoda_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/peripheral_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/rst_clk_wiz_1_100M/slowest_sync_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/spi/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/spi/io0_i': 'iop_pmoda_io_switch_mosi0_i',\n",
      " 'iop_pmoda/spi/io0_o': 'iop_pmoda_io_switch_mosi0_o',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmoda/spi/io0_t': 'iop_pmoda_io_switch_mosi0_t',\n",
      " 'iop_pmoda/spi/io1_i': 'iop_pmoda_io_switch_miso0_i',\n",
      " 'iop_pmoda/spi/io1_o': 'iop_pmoda_io_switch_miso0_o',\n",
      " 'iop_pmoda/spi/io1_t': 'iop_pmoda_io_switch_miso0_t',\n",
      " 'iop_pmoda/spi/ip2intc_irpt': 'iop_pmoda_spi_ip2intc_irpt',\n",
      " 'iop_pmoda/spi/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/spi/s_axi_araddr': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_pmoda/spi/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/spi/s_axi_arready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_pmoda/spi/s_axi_arvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_pmoda/spi/s_axi_awaddr': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_pmoda/spi/s_axi_awready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_pmoda/spi/s_axi_awvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_pmoda/spi/s_axi_bready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_pmoda/spi/s_axi_bresp': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_pmoda/spi/s_axi_bvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_pmoda/spi/s_axi_rdata': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_pmoda/spi/s_axi_rready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_pmoda/spi/s_axi_rresp': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_pmoda/spi/s_axi_rvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_pmoda/spi/s_axi_wdata': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_pmoda/spi/s_axi_wready': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_pmoda/spi/s_axi_wstrb': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_pmoda/spi/s_axi_wvalid': 'iop_pmoda_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_pmoda/spi/sck_i': 'iop_pmoda_io_switch_sck0_i',\n",
      " 'iop_pmoda/spi/sck_o': 'iop_pmoda_io_switch_sck0_o',\n",
      " 'iop_pmoda/spi/sck_t': 'iop_pmoda_io_switch_sck0_t',\n",
      " 'iop_pmoda/spi/ss_o': 'iop_pmoda_io_switch_ss0_o',\n",
      " 'iop_pmoda/spi/ss_t': 'iop_pmoda_io_switch_ss0_t',\n",
      " 'iop_pmoda/timer/capturetrig0': 'iop_pmoda_io_switch_timer_i',\n",
      " 'iop_pmoda/timer/generateout0': 'iop_pmoda_timer_generateout0',\n",
      " 'iop_pmoda/timer/interrupt': 'iop_pmoda_timer_interrupt',\n",
      " 'iop_pmoda/timer/pwm0': 'iop_pmoda_timer_pwm0',\n",
      " 'iop_pmoda/timer/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmoda/timer/s_axi_araddr': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_araddr',\n",
      " 'iop_pmoda/timer/s_axi_aresetn': 'iop_pmoda_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmoda/timer/s_axi_arready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arready',\n",
      " 'iop_pmoda/timer/s_axi_arvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_arvalid',\n",
      " 'iop_pmoda/timer/s_axi_awaddr': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awaddr',\n",
      " 'iop_pmoda/timer/s_axi_awready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awready',\n",
      " 'iop_pmoda/timer/s_axi_awvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_awvalid',\n",
      " 'iop_pmoda/timer/s_axi_bready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bready',\n",
      " 'iop_pmoda/timer/s_axi_bresp': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bresp',\n",
      " 'iop_pmoda/timer/s_axi_bvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_bvalid',\n",
      " 'iop_pmoda/timer/s_axi_rdata': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rdata',\n",
      " 'iop_pmoda/timer/s_axi_rready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rready',\n",
      " 'iop_pmoda/timer/s_axi_rresp': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rresp',\n",
      " 'iop_pmoda/timer/s_axi_rvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_rvalid',\n",
      " 'iop_pmoda/timer/s_axi_wdata': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wdata',\n",
      " 'iop_pmoda/timer/s_axi_wready': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wready',\n",
      " 'iop_pmoda/timer/s_axi_wstrb': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wstrb',\n",
      " 'iop_pmoda/timer/s_axi_wvalid': 'iop_pmoda_microblaze_0_axi_periph_M04_AXI_wvalid',\n",
      " 'iop_pmodb/dff_en_reset_vector_0/clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/dff_en_reset_vector_0/d': 'iop_pmodb_logic_1_dout',\n",
      " 'iop_pmodb/dff_en_reset_vector_0/en': 'iop_pmodb_intr_gpio_io_o',\n",
      " 'iop_pmodb/dff_en_reset_vector_0/q': 'iop_pmodb_dff_en_reset_vector_0_q',\n",
      " 'iop_pmodb/dff_en_reset_vector_0/reset': 'mb_iop_pmodb_intr_ack_Dout',\n",
      " 'iop_pmodb/gpio/gpio_io_i': 'iop_pmodb_gpio_gpio_io_i',\n",
      " 'iop_pmodb/gpio/gpio_io_o': 'iop_pmodb_gpio_gpio_io_o',\n",
      " 'iop_pmodb/gpio/gpio_io_t': 'iop_pmodb_gpio_gpio_io_t',\n",
      " 'iop_pmodb/gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/gpio/s_axi_araddr': 'iop_pmodb_gpio_s_axi_araddr',\n",
      " 'iop_pmodb/gpio/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/gpio/s_axi_arready': 'iop_pmodb_gpio_s_axi_arready',\n",
      " 'iop_pmodb/gpio/s_axi_arvalid': 'iop_pmodb_gpio_s_axi_arvalid',\n",
      " 'iop_pmodb/gpio/s_axi_awaddr': 'iop_pmodb_gpio_s_axi_awaddr',\n",
      " 'iop_pmodb/gpio/s_axi_awready': 'iop_pmodb_gpio_s_axi_awready',\n",
      " 'iop_pmodb/gpio/s_axi_awvalid': 'iop_pmodb_gpio_s_axi_awvalid',\n",
      " 'iop_pmodb/gpio/s_axi_bready': 'iop_pmodb_gpio_s_axi_bready',\n",
      " 'iop_pmodb/gpio/s_axi_bresp': 'iop_pmodb_gpio_s_axi_bresp',\n",
      " 'iop_pmodb/gpio/s_axi_bvalid': 'iop_pmodb_gpio_s_axi_bvalid',\n",
      " 'iop_pmodb/gpio/s_axi_rdata': 'iop_pmodb_gpio_s_axi_rdata',\n",
      " 'iop_pmodb/gpio/s_axi_rready': 'iop_pmodb_gpio_s_axi_rready',\n",
      " 'iop_pmodb/gpio/s_axi_rresp': 'iop_pmodb_gpio_s_axi_rresp',\n",
      " 'iop_pmodb/gpio/s_axi_rvalid': 'iop_pmodb_gpio_s_axi_rvalid',\n",
      " 'iop_pmodb/gpio/s_axi_wdata': 'iop_pmodb_gpio_s_axi_wdata',\n",
      " 'iop_pmodb/gpio/s_axi_wready': 'iop_pmodb_gpio_s_axi_wready',\n",
      " 'iop_pmodb/gpio/s_axi_wstrb': 'iop_pmodb_gpio_s_axi_wstrb',\n",
      " 'iop_pmodb/gpio/s_axi_wvalid': 'iop_pmodb_gpio_s_axi_wvalid',\n",
      " 'iop_pmodb/iic/iic2intc_irpt': 'iop_pmodb_iic_iic2intc_irpt',\n",
      " 'iop_pmodb/iic/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/iic/s_axi_araddr': 'iop_pmodb_iic_s_axi_araddr',\n",
      " 'iop_pmodb/iic/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/iic/s_axi_arready': 'iop_pmodb_iic_s_axi_arready',\n",
      " 'iop_pmodb/iic/s_axi_arvalid': 'iop_pmodb_iic_s_axi_arvalid',\n",
      " 'iop_pmodb/iic/s_axi_awaddr': 'iop_pmodb_iic_s_axi_awaddr',\n",
      " 'iop_pmodb/iic/s_axi_awready': 'iop_pmodb_iic_s_axi_awready',\n",
      " 'iop_pmodb/iic/s_axi_awvalid': 'iop_pmodb_iic_s_axi_awvalid',\n",
      " 'iop_pmodb/iic/s_axi_bready': 'iop_pmodb_iic_s_axi_bready',\n",
      " 'iop_pmodb/iic/s_axi_bresp': 'iop_pmodb_iic_s_axi_bresp',\n",
      " 'iop_pmodb/iic/s_axi_bvalid': 'iop_pmodb_iic_s_axi_bvalid',\n",
      " 'iop_pmodb/iic/s_axi_rdata': 'iop_pmodb_iic_s_axi_rdata',\n",
      " 'iop_pmodb/iic/s_axi_rready': 'iop_pmodb_iic_s_axi_rready',\n",
      " 'iop_pmodb/iic/s_axi_rresp': 'iop_pmodb_iic_s_axi_rresp',\n",
      " 'iop_pmodb/iic/s_axi_rvalid': 'iop_pmodb_iic_s_axi_rvalid',\n",
      " 'iop_pmodb/iic/s_axi_wdata': 'iop_pmodb_iic_s_axi_wdata',\n",
      " 'iop_pmodb/iic/s_axi_wready': 'iop_pmodb_iic_s_axi_wready',\n",
      " 'iop_pmodb/iic/s_axi_wstrb': 'iop_pmodb_iic_s_axi_wstrb',\n",
      " 'iop_pmodb/iic/s_axi_wvalid': 'iop_pmodb_iic_s_axi_wvalid',\n",
      " 'iop_pmodb/iic/scl_i': 'iop_pmodb_iic_scl_i',\n",
      " 'iop_pmodb/iic/scl_o': 'iop_pmodb_iic_scl_o',\n",
      " 'iop_pmodb/iic/scl_t': 'iop_pmodb_iic_scl_t',\n",
      " 'iop_pmodb/iic/sda_i': 'iop_pmodb_iic_sda_i',\n",
      " 'iop_pmodb/iic/sda_o': 'iop_pmodb_iic_sda_o',\n",
      " 'iop_pmodb/iic/sda_t': 'iop_pmodb_iic_sda_t',\n",
      " 'iop_pmodb/intc/intr': 'iop_pmodb_intr_concat_dout',\n",
      " 'iop_pmodb/intc/irq': 'iop_pmodb_intc_irq',\n",
      " 'iop_pmodb/intc/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/intc/s_axi_araddr': 'iop_pmodb_intc_s_axi_araddr',\n",
      " 'iop_pmodb/intc/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/intc/s_axi_arready': 'iop_pmodb_intc_s_axi_arready',\n",
      " 'iop_pmodb/intc/s_axi_arvalid': 'iop_pmodb_intc_s_axi_arvalid',\n",
      " 'iop_pmodb/intc/s_axi_awaddr': 'iop_pmodb_intc_s_axi_awaddr',\n",
      " 'iop_pmodb/intc/s_axi_awready': 'iop_pmodb_intc_s_axi_awready',\n",
      " 'iop_pmodb/intc/s_axi_awvalid': 'iop_pmodb_intc_s_axi_awvalid',\n",
      " 'iop_pmodb/intc/s_axi_bready': 'iop_pmodb_intc_s_axi_bready',\n",
      " 'iop_pmodb/intc/s_axi_bresp': 'iop_pmodb_intc_s_axi_bresp',\n",
      " 'iop_pmodb/intc/s_axi_bvalid': 'iop_pmodb_intc_s_axi_bvalid',\n",
      " 'iop_pmodb/intc/s_axi_rdata': 'iop_pmodb_intc_s_axi_rdata',\n",
      " 'iop_pmodb/intc/s_axi_rready': 'iop_pmodb_intc_s_axi_rready',\n",
      " 'iop_pmodb/intc/s_axi_rresp': 'iop_pmodb_intc_s_axi_rresp',\n",
      " 'iop_pmodb/intc/s_axi_rvalid': 'iop_pmodb_intc_s_axi_rvalid',\n",
      " 'iop_pmodb/intc/s_axi_wdata': 'iop_pmodb_intc_s_axi_wdata',\n",
      " 'iop_pmodb/intc/s_axi_wready': 'iop_pmodb_intc_s_axi_wready',\n",
      " 'iop_pmodb/intc/s_axi_wstrb': 'iop_pmodb_intc_s_axi_wstrb',\n",
      " 'iop_pmodb/intc/s_axi_wvalid': 'iop_pmodb_intc_s_axi_wvalid',\n",
      " 'iop_pmodb/intr/gpio_io_o': 'iop_pmodb_intr_gpio_io_o',\n",
      " 'iop_pmodb/intr/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/intr/s_axi_araddr': 'iop_pmodb_intr_s_axi_araddr',\n",
      " 'iop_pmodb/intr/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_pmodb/intr/s_axi_arready': 'iop_pmodb_intr_s_axi_arready',\n",
      " 'iop_pmodb/intr/s_axi_arvalid': 'iop_pmodb_intr_s_axi_arvalid',\n",
      " 'iop_pmodb/intr/s_axi_awaddr': 'iop_pmodb_intr_s_axi_awaddr',\n",
      " 'iop_pmodb/intr/s_axi_awready': 'iop_pmodb_intr_s_axi_awready',\n",
      " 'iop_pmodb/intr/s_axi_awvalid': 'iop_pmodb_intr_s_axi_awvalid',\n",
      " 'iop_pmodb/intr/s_axi_bready': 'iop_pmodb_intr_s_axi_bready',\n",
      " 'iop_pmodb/intr/s_axi_bresp': 'iop_pmodb_intr_s_axi_bresp',\n",
      " 'iop_pmodb/intr/s_axi_bvalid': 'iop_pmodb_intr_s_axi_bvalid',\n",
      " 'iop_pmodb/intr/s_axi_rdata': 'iop_pmodb_intr_s_axi_rdata',\n",
      " 'iop_pmodb/intr/s_axi_rready': 'iop_pmodb_intr_s_axi_rready',\n",
      " 'iop_pmodb/intr/s_axi_rresp': 'iop_pmodb_intr_s_axi_rresp',\n",
      " 'iop_pmodb/intr/s_axi_rvalid': 'iop_pmodb_intr_s_axi_rvalid',\n",
      " 'iop_pmodb/intr/s_axi_wdata': 'iop_pmodb_intr_s_axi_wdata',\n",
      " 'iop_pmodb/intr/s_axi_wready': 'iop_pmodb_intr_s_axi_wready',\n",
      " 'iop_pmodb/intr/s_axi_wstrb': 'iop_pmodb_intr_s_axi_wstrb',\n",
      " 'iop_pmodb/intr/s_axi_wvalid': 'iop_pmodb_intr_s_axi_wvalid',\n",
      " 'iop_pmodb/intr_concat/In0': 'iop_pmodb_iic_iic2intc_irpt',\n",
      " 'iop_pmodb/intr_concat/In1': 'iop_pmodb_spi_ip2intc_irpt',\n",
      " 'iop_pmodb/intr_concat/In2': 'iop_pmodb_timer_interrupt',\n",
      " 'iop_pmodb/intr_concat/dout': 'iop_pmodb_intr_concat_dout',\n",
      " 'iop_pmodb/io_switch/gpio_data_i': 'iop_pmodb_gpio_gpio_io_i',\n",
      " 'iop_pmodb/io_switch/gpio_data_o': 'iop_pmodb_gpio_gpio_io_o',\n",
      " 'iop_pmodb/io_switch/gpio_tri_o': 'iop_pmodb_gpio_gpio_io_t',\n",
      " 'iop_pmodb/io_switch/miso0_i': 'iop_pmodb_io_switch_miso0_i',\n",
      " 'iop_pmodb/io_switch/miso0_o': 'iop_pmodb_io_switch_miso0_o',\n",
      " 'iop_pmodb/io_switch/miso0_t': 'iop_pmodb_io_switch_miso0_t',\n",
      " 'iop_pmodb/io_switch/mosi0_i': 'iop_pmodb_io_switch_mosi0_i',\n",
      " 'iop_pmodb/io_switch/mosi0_o': 'iop_pmodb_io_switch_mosi0_o',\n",
      " 'iop_pmodb/io_switch/mosi0_t': 'iop_pmodb_io_switch_mosi0_t',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb/io_switch/pwm_o': 'iop_pmodb_timer_pwm0',\n",
      " 'iop_pmodb/io_switch/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/io_switch/s_axi_araddr': 'iop_pmodb_io_switch_s_axi_araddr',\n",
      " 'iop_pmodb/io_switch/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/io_switch/s_axi_arprot': 'iop_pmodb_io_switch_s_axi_arprot',\n",
      " 'iop_pmodb/io_switch/s_axi_arready': 'iop_pmodb_io_switch_s_axi_arready',\n",
      " 'iop_pmodb/io_switch/s_axi_arvalid': 'iop_pmodb_io_switch_s_axi_arvalid',\n",
      " 'iop_pmodb/io_switch/s_axi_awaddr': 'iop_pmodb_io_switch_s_axi_awaddr',\n",
      " 'iop_pmodb/io_switch/s_axi_awprot': 'iop_pmodb_io_switch_s_axi_awprot',\n",
      " 'iop_pmodb/io_switch/s_axi_awready': 'iop_pmodb_io_switch_s_axi_awready',\n",
      " 'iop_pmodb/io_switch/s_axi_awvalid': 'iop_pmodb_io_switch_s_axi_awvalid',\n",
      " 'iop_pmodb/io_switch/s_axi_bready': 'iop_pmodb_io_switch_s_axi_bready',\n",
      " 'iop_pmodb/io_switch/s_axi_bresp': 'iop_pmodb_io_switch_s_axi_bresp',\n",
      " 'iop_pmodb/io_switch/s_axi_bvalid': 'iop_pmodb_io_switch_s_axi_bvalid',\n",
      " 'iop_pmodb/io_switch/s_axi_rdata': 'iop_pmodb_io_switch_s_axi_rdata',\n",
      " 'iop_pmodb/io_switch/s_axi_rready': 'iop_pmodb_io_switch_s_axi_rready',\n",
      " 'iop_pmodb/io_switch/s_axi_rresp': 'iop_pmodb_io_switch_s_axi_rresp',\n",
      " 'iop_pmodb/io_switch/s_axi_rvalid': 'iop_pmodb_io_switch_s_axi_rvalid',\n",
      " 'iop_pmodb/io_switch/s_axi_wdata': 'iop_pmodb_io_switch_s_axi_wdata',\n",
      " 'iop_pmodb/io_switch/s_axi_wready': 'iop_pmodb_io_switch_s_axi_wready',\n",
      " 'iop_pmodb/io_switch/s_axi_wstrb': 'iop_pmodb_io_switch_s_axi_wstrb',\n",
      " 'iop_pmodb/io_switch/s_axi_wvalid': 'iop_pmodb_io_switch_s_axi_wvalid',\n",
      " 'iop_pmodb/io_switch/sck0_i': 'iop_pmodb_io_switch_sck0_i',\n",
      " 'iop_pmodb/io_switch/sck0_o': 'iop_pmodb_io_switch_sck0_o',\n",
      " 'iop_pmodb/io_switch/sck0_t': 'iop_pmodb_io_switch_sck0_t',\n",
      " 'iop_pmodb/io_switch/scl0_i': 'iop_pmodb_iic_scl_i',\n",
      " 'iop_pmodb/io_switch/scl0_o': 'iop_pmodb_iic_scl_o',\n",
      " 'iop_pmodb/io_switch/scl0_t': 'iop_pmodb_iic_scl_t',\n",
      " 'iop_pmodb/io_switch/sda0_i': 'iop_pmodb_iic_sda_i',\n",
      " 'iop_pmodb/io_switch/sda0_o': 'iop_pmodb_iic_sda_o',\n",
      " 'iop_pmodb/io_switch/sda0_t': 'iop_pmodb_iic_sda_t',\n",
      " 'iop_pmodb/io_switch/ss0_o': 'iop_pmodb_io_switch_ss0_o',\n",
      " 'iop_pmodb/io_switch/ss0_t': 'iop_pmodb_io_switch_ss0_t',\n",
      " 'iop_pmodb/io_switch/timer_i': 'iop_pmodb_io_switch_timer_i',\n",
      " 'iop_pmodb/io_switch/timer_o': 'iop_pmodb_timer_generateout0',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_ABus': 'iop_pmodb_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_AddrStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_BE': 'iop_pmodb_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_CE': 'iop_pmodb_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_ReadDBus': 'iop_pmodb_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_ReadStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_Ready': 'iop_pmodb_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_UE': 'iop_pmodb_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_Wait': 'iop_pmodb_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_WriteDBus': 'iop_pmodb_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/LMB_WriteStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_ABus': 'iop_pmodb_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_AddrStrobe': 'iop_pmodb_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_BE': 'iop_pmodb_lmb_dlmb_v10_M_BE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_DBus': 'iop_pmodb_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_ReadStrobe': 'iop_pmodb_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/M_WriteStrobe': 'iop_pmodb_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_pmodb/lmb/dlmb_v10/SYS_Rst': 'iop_pmodb_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmodb/lmb/dlmb_v10/Sl_CE': 'iop_pmodb_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/Sl_DBus': 'iop_pmodb_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_pmodb/lmb/dlmb_v10/Sl_Ready': 'iop_pmodb_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_pmodb/lmb/dlmb_v10/Sl_UE': 'iop_pmodb_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_pmodb/lmb/dlmb_v10/Sl_Wait': 'iop_pmodb_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_ABus': 'iop_pmodb_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_AddrStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_BE': 'iop_pmodb_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_CE': 'iop_pmodb_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_ReadDBus': 'iop_pmodb_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_ReadStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_Ready': 'iop_pmodb_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_UE': 'iop_pmodb_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_Wait': 'iop_pmodb_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_WriteDBus': 'iop_pmodb_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmodb/lmb/ilmb_v10/LMB_WriteStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmodb/lmb/ilmb_v10/M_ABus': 'iop_pmodb_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_pmodb/lmb/ilmb_v10/M_AddrStrobe': 'iop_pmodb_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_pmodb/lmb/ilmb_v10/M_ReadStrobe': 'iop_pmodb_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_pmodb/lmb/ilmb_v10/SYS_Rst': 'iop_pmodb_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmodb/lmb/ilmb_v10/Sl_CE': 'iop_pmodb_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_pmodb/lmb/ilmb_v10/Sl_DBus': 'iop_pmodb_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_pmodb/lmb/ilmb_v10/Sl_Ready': 'iop_pmodb_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_pmodb/lmb/ilmb_v10/Sl_UE': 'iop_pmodb_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_pmodb/lmb/ilmb_v10/Sl_Wait': 'iop_pmodb_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_pmodb/lmb/lmb_bram/addra': 'iop_pmodb_lmb_lmb_bram_addra',\n",
      " 'iop_pmodb/lmb/lmb_bram/addrb': 'iop_pmodb_lmb_lmb_bram_addrb',\n",
      " 'iop_pmodb/lmb/lmb_bram/clka': 'iop_pmodb_lmb_lmb_bram_clka',\n",
      " 'iop_pmodb/lmb/lmb_bram/clkb': 'iop_pmodb_lmb_lmb_bram_clkb',\n",
      " 'iop_pmodb/lmb/lmb_bram/dina': 'iop_pmodb_lmb_lmb_bram_dina',\n",
      " 'iop_pmodb/lmb/lmb_bram/dinb': 'iop_pmodb_lmb_lmb_bram_dinb',\n",
      " 'iop_pmodb/lmb/lmb_bram/douta': 'iop_pmodb_lmb_lmb_bram_douta',\n",
      " 'iop_pmodb/lmb/lmb_bram/doutb': 'iop_pmodb_lmb_lmb_bram_doutb',\n",
      " 'iop_pmodb/lmb/lmb_bram/ena': 'iop_pmodb_lmb_lmb_bram_ena',\n",
      " 'iop_pmodb/lmb/lmb_bram/enb': 'iop_pmodb_lmb_lmb_bram_enb',\n",
      " 'iop_pmodb/lmb/lmb_bram/rsta': 'iop_pmodb_lmb_lmb_bram_rsta',\n",
      " 'iop_pmodb/lmb/lmb_bram/rstb': 'iop_pmodb_lmb_lmb_bram_rstb',\n",
      " 'iop_pmodb/lmb/lmb_bram/wea': 'iop_pmodb_lmb_lmb_bram_wea',\n",
      " 'iop_pmodb/lmb/lmb_bram/web': 'iop_pmodb_lmb_lmb_bram_web',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Addr_A': 'iop_pmodb_lmb_lmb_bram_addra',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A': 'iop_pmodb_lmb_lmb_bram_clka',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Din_A': 'iop_pmodb_lmb_lmb_bram_douta',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Dout_A': 'iop_pmodb_lmb_lmb_bram_dina',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_EN_A': 'iop_pmodb_lmb_lmb_bram_ena',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Rst_A': 'iop_pmodb_lmb_lmb_bram_rsta',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_WEN_A': 'iop_pmodb_lmb_lmb_bram_wea',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_ABus': 'iop_pmodb_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_BE': 'iop_pmodb_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus': 'iop_pmodb_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe': 'iop_pmodb_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_ABus': 'iop_pmodb_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_BE': 'iop_pmodb_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_Rst': 'iop_pmodb_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_WriteDBus': 'iop_pmodb_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe': 'iop_pmodb_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_CE': 'iop_pmodb_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_DBus': 'iop_pmodb_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_Ready': 'iop_pmodb_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_UE': 'iop_pmodb_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl1_Wait': 'iop_pmodb_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_CE': 'iop_pmodb_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_DBus': 'iop_pmodb_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_Ready': 'iop_pmodb_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_UE': 'iop_pmodb_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_pmodb/lmb/lmb_bram_if_cntlr/Sl_Wait': 'iop_pmodb_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_pmodb/logic_1/dout': 'iop_pmodb_logic_1_dout',\n",
      " 'iop_pmodb/mb/Byte_Enable': 'iop_pmodb_lmb_dlmb_v10_M_BE',\n",
      " 'iop_pmodb/mb/Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/mb/DCE': 'iop_pmodb_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_pmodb/mb/DReady': 'iop_pmodb_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_pmodb/mb/DUE': 'iop_pmodb_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_pmodb/mb/DWait': 'iop_pmodb_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_pmodb/mb/D_AS': 'iop_pmodb_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_pmodb/mb/Data_Addr': 'iop_pmodb_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_pmodb/mb/Data_Read': 'iop_pmodb_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmodb/mb/Data_Write': 'iop_pmodb_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_pmodb/mb/Dbg_Capture': 'iop_pmodb_mb_Dbg_Capture',\n",
      " 'iop_pmodb/mb/Dbg_Clk': 'iop_pmodb_mb_Dbg_Clk',\n",
      " 'iop_pmodb/mb/Dbg_Disable': 'iop_pmodb_mb_Dbg_Disable',\n",
      " 'iop_pmodb/mb/Dbg_Reg_En': 'iop_pmodb_mb_Dbg_Reg_En',\n",
      " 'iop_pmodb/mb/Dbg_Shift': 'iop_pmodb_mb_Dbg_Shift',\n",
      " 'iop_pmodb/mb/Dbg_TDI': 'iop_pmodb_mb_Dbg_TDI',\n",
      " 'iop_pmodb/mb/Dbg_TDO': 'iop_pmodb_mb_Dbg_TDO',\n",
      " 'iop_pmodb/mb/Dbg_Update': 'iop_pmodb_mb_Dbg_Update',\n",
      " 'iop_pmodb/mb/Debug_Rst': 'iop_pmodb_mb_Debug_Rst',\n",
      " 'iop_pmodb/mb/ICE': 'iop_pmodb_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_pmodb/mb/IFetch': 'iop_pmodb_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_pmodb/mb/IReady': 'iop_pmodb_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_pmodb/mb/IUE': 'iop_pmodb_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_pmodb/mb/IWAIT': 'iop_pmodb_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_pmodb/mb/I_AS': 'iop_pmodb_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_pmodb/mb/Instr': 'iop_pmodb_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_pmodb/mb/Instr_Addr': 'iop_pmodb_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_pmodb/mb/Interrupt': 'iop_pmodb_intc_irq',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb/mb/M_AXI_DP_ARADDR': 'iop_pmodb_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_pmodb/mb/M_AXI_DP_ARPROT': 'iop_pmodb_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_pmodb/mb/M_AXI_DP_ARREADY': 'iop_pmodb_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_pmodb/mb/M_AXI_DP_ARVALID': 'iop_pmodb_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_pmodb/mb/M_AXI_DP_AWADDR': 'iop_pmodb_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_pmodb/mb/M_AXI_DP_AWPROT': 'iop_pmodb_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_pmodb/mb/M_AXI_DP_AWREADY': 'iop_pmodb_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_pmodb/mb/M_AXI_DP_AWVALID': 'iop_pmodb_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_pmodb/mb/M_AXI_DP_BREADY': 'iop_pmodb_mb_M_AXI_DP_BREADY',\n",
      " 'iop_pmodb/mb/M_AXI_DP_BRESP': 'iop_pmodb_mb_M_AXI_DP_BRESP',\n",
      " 'iop_pmodb/mb/M_AXI_DP_BVALID': 'iop_pmodb_mb_M_AXI_DP_BVALID',\n",
      " 'iop_pmodb/mb/M_AXI_DP_RDATA': 'iop_pmodb_mb_M_AXI_DP_RDATA',\n",
      " 'iop_pmodb/mb/M_AXI_DP_RREADY': 'iop_pmodb_mb_M_AXI_DP_RREADY',\n",
      " 'iop_pmodb/mb/M_AXI_DP_RRESP': 'iop_pmodb_mb_M_AXI_DP_RRESP',\n",
      " 'iop_pmodb/mb/M_AXI_DP_RVALID': 'iop_pmodb_mb_M_AXI_DP_RVALID',\n",
      " 'iop_pmodb/mb/M_AXI_DP_WDATA': 'iop_pmodb_mb_M_AXI_DP_WDATA',\n",
      " 'iop_pmodb/mb/M_AXI_DP_WREADY': 'iop_pmodb_mb_M_AXI_DP_WREADY',\n",
      " 'iop_pmodb/mb/M_AXI_DP_WSTRB': 'iop_pmodb_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_pmodb/mb/M_AXI_DP_WVALID': 'iop_pmodb_mb_M_AXI_DP_WVALID',\n",
      " 'iop_pmodb/mb/Read_Strobe': 'iop_pmodb_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_pmodb/mb/Reset': 'iop_pmodb_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_pmodb/mb/Write_Strobe': 'iop_pmodb_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_addr_a': 'iop_pmodb_lmb_lmb_bram_addrb',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_clk_a': 'iop_pmodb_lmb_lmb_bram_clkb',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_en_a': 'iop_pmodb_lmb_lmb_bram_enb',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_rddata_a': 'iop_pmodb_lmb_lmb_bram_doutb',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_rst_a': 'iop_pmodb_lmb_lmb_bram_rstb',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_we_a': 'iop_pmodb_lmb_lmb_bram_web',\n",
      " 'iop_pmodb/mb_bram_ctrl/bram_wrdata_a': 'iop_pmodb_lmb_lmb_bram_dinb',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_araddr': 'iop_pmodb_mb_bram_ctrl_s_axi_araddr',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arburst': 'iop_pmodb_mb_bram_ctrl_s_axi_arburst',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arcache': 'iop_pmodb_mb_bram_ctrl_s_axi_arcache',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arid': 'iop_pmodb_mb_bram_ctrl_s_axi_arid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arlen': 'iop_pmodb_mb_bram_ctrl_s_axi_arlen',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arlock': 'iop_pmodb_mb_bram_ctrl_s_axi_arlock',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arprot': 'iop_pmodb_mb_bram_ctrl_s_axi_arprot',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arready': 'iop_pmodb_mb_bram_ctrl_s_axi_arready',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arsize': 'iop_pmodb_mb_bram_ctrl_s_axi_arsize',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_arvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awaddr': 'iop_pmodb_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awburst': 'iop_pmodb_mb_bram_ctrl_s_axi_awburst',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awcache': 'iop_pmodb_mb_bram_ctrl_s_axi_awcache',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awid': 'iop_pmodb_mb_bram_ctrl_s_axi_awid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awlen': 'iop_pmodb_mb_bram_ctrl_s_axi_awlen',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awlock': 'iop_pmodb_mb_bram_ctrl_s_axi_awlock',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awprot': 'iop_pmodb_mb_bram_ctrl_s_axi_awprot',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awready': 'iop_pmodb_mb_bram_ctrl_s_axi_awready',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awsize': 'iop_pmodb_mb_bram_ctrl_s_axi_awsize',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_awvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_bid': 'iop_pmodb_mb_bram_ctrl_s_axi_bid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_bready': 'iop_pmodb_mb_bram_ctrl_s_axi_bready',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_bresp': 'iop_pmodb_mb_bram_ctrl_s_axi_bresp',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_bvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rdata': 'iop_pmodb_mb_bram_ctrl_s_axi_rdata',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rid': 'iop_pmodb_mb_bram_ctrl_s_axi_rid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rlast': 'iop_pmodb_mb_bram_ctrl_s_axi_rlast',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rready': 'iop_pmodb_mb_bram_ctrl_s_axi_rready',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rresp': 'iop_pmodb_mb_bram_ctrl_s_axi_rresp',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_rvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_wdata': 'iop_pmodb_mb_bram_ctrl_s_axi_wdata',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_wlast': 'iop_pmodb_mb_bram_ctrl_s_axi_wlast',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_wready': 'iop_pmodb_mb_bram_ctrl_s_axi_wready',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_wstrb': 'iop_pmodb_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'iop_pmodb/mb_bram_ctrl/s_axi_wvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_araddr': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_arready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_arvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_awaddr': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_awready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_awvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_bready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_bresp': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_bvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_rdata': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_rready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_rresp': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_rvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_wdata': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_wready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_wstrb': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M00_AXI_wvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_araddr': 'iop_pmodb_iic_s_axi_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_arready': 'iop_pmodb_iic_s_axi_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_arvalid': 'iop_pmodb_iic_s_axi_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awaddr': 'iop_pmodb_iic_s_axi_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awready': 'iop_pmodb_iic_s_axi_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_awvalid': 'iop_pmodb_iic_s_axi_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bready': 'iop_pmodb_iic_s_axi_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bresp': 'iop_pmodb_iic_s_axi_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_bvalid': 'iop_pmodb_iic_s_axi_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rdata': 'iop_pmodb_iic_s_axi_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rready': 'iop_pmodb_iic_s_axi_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rresp': 'iop_pmodb_iic_s_axi_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_rvalid': 'iop_pmodb_iic_s_axi_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wdata': 'iop_pmodb_iic_s_axi_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wready': 'iop_pmodb_iic_s_axi_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wstrb': 'iop_pmodb_iic_s_axi_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M01_AXI_wvalid': 'iop_pmodb_iic_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_araddr': 'iop_pmodb_io_switch_s_axi_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arprot': 'iop_pmodb_io_switch_s_axi_arprot',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arready': 'iop_pmodb_io_switch_s_axi_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_arvalid': 'iop_pmodb_io_switch_s_axi_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awaddr': 'iop_pmodb_io_switch_s_axi_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awprot': 'iop_pmodb_io_switch_s_axi_awprot',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awready': 'iop_pmodb_io_switch_s_axi_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_awvalid': 'iop_pmodb_io_switch_s_axi_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bready': 'iop_pmodb_io_switch_s_axi_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bresp': 'iop_pmodb_io_switch_s_axi_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_bvalid': 'iop_pmodb_io_switch_s_axi_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rdata': 'iop_pmodb_io_switch_s_axi_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rready': 'iop_pmodb_io_switch_s_axi_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rresp': 'iop_pmodb_io_switch_s_axi_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_rvalid': 'iop_pmodb_io_switch_s_axi_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wdata': 'iop_pmodb_io_switch_s_axi_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wready': 'iop_pmodb_io_switch_s_axi_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wstrb': 'iop_pmodb_io_switch_s_axi_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M02_AXI_wvalid': 'iop_pmodb_io_switch_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_araddr': 'iop_pmodb_gpio_s_axi_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_arready': 'iop_pmodb_gpio_s_axi_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_arvalid': 'iop_pmodb_gpio_s_axi_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awaddr': 'iop_pmodb_gpio_s_axi_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awready': 'iop_pmodb_gpio_s_axi_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_awvalid': 'iop_pmodb_gpio_s_axi_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bready': 'iop_pmodb_gpio_s_axi_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bresp': 'iop_pmodb_gpio_s_axi_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_bvalid': 'iop_pmodb_gpio_s_axi_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rdata': 'iop_pmodb_gpio_s_axi_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rready': 'iop_pmodb_gpio_s_axi_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rresp': 'iop_pmodb_gpio_s_axi_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_rvalid': 'iop_pmodb_gpio_s_axi_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wdata': 'iop_pmodb_gpio_s_axi_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wready': 'iop_pmodb_gpio_s_axi_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wstrb': 'iop_pmodb_gpio_s_axi_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M03_AXI_wvalid': 'iop_pmodb_gpio_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_araddr': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_arready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_arvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_awaddr': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_awready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_awvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_bready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_bresp': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_bvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_rdata': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_rready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_rresp': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_rvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_wdata': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_wready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_wstrb': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M04_AXI_wvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_araddr': 'iop_pmodb_intc_s_axi_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_arready': 'iop_pmodb_intc_s_axi_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_arvalid': 'iop_pmodb_intc_s_axi_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awaddr': 'iop_pmodb_intc_s_axi_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awready': 'iop_pmodb_intc_s_axi_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_awvalid': 'iop_pmodb_intc_s_axi_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bready': 'iop_pmodb_intc_s_axi_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bresp': 'iop_pmodb_intc_s_axi_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_bvalid': 'iop_pmodb_intc_s_axi_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rdata': 'iop_pmodb_intc_s_axi_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rready': 'iop_pmodb_intc_s_axi_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rresp': 'iop_pmodb_intc_s_axi_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_rvalid': 'iop_pmodb_intc_s_axi_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wdata': 'iop_pmodb_intc_s_axi_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wready': 'iop_pmodb_intc_s_axi_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wstrb': 'iop_pmodb_intc_s_axi_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M05_AXI_wvalid': 'iop_pmodb_intc_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_araddr': 'iop_pmodb_intr_s_axi_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_arready': 'iop_pmodb_intr_s_axi_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_arvalid': 'iop_pmodb_intr_s_axi_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awaddr': 'iop_pmodb_intr_s_axi_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awready': 'iop_pmodb_intr_s_axi_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_awvalid': 'iop_pmodb_intr_s_axi_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bready': 'iop_pmodb_intr_s_axi_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bresp': 'iop_pmodb_intr_s_axi_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_bvalid': 'iop_pmodb_intr_s_axi_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rdata': 'iop_pmodb_intr_s_axi_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rready': 'iop_pmodb_intr_s_axi_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rresp': 'iop_pmodb_intr_s_axi_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_rvalid': 'iop_pmodb_intr_s_axi_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wdata': 'iop_pmodb_intr_s_axi_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wready': 'iop_pmodb_intr_s_axi_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wstrb': 'iop_pmodb_intr_s_axi_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M06_AXI_wvalid': 'iop_pmodb_intr_s_axi_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_araddr': 'axi_interconnect_0_S01_AXI_araddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arburst': 'axi_interconnect_0_S01_AXI_arburst',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arcache': 'axi_interconnect_0_S01_AXI_arcache',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arlen': 'axi_interconnect_0_S01_AXI_arlen',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arlock': 'axi_interconnect_0_S01_AXI_arlock',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arprot': 'axi_interconnect_0_S01_AXI_arprot',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arqos': 'axi_interconnect_0_S01_AXI_arqos',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arready': 'axi_interconnect_0_S01_AXI_arready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arsize': 'axi_interconnect_0_S01_AXI_arsize',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_arvalid': 'axi_interconnect_0_S01_AXI_arvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awaddr': 'axi_interconnect_0_S01_AXI_awaddr',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awburst': 'axi_interconnect_0_S01_AXI_awburst',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awcache': 'axi_interconnect_0_S01_AXI_awcache',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awlen': 'axi_interconnect_0_S01_AXI_awlen',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awlock': 'axi_interconnect_0_S01_AXI_awlock',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awprot': 'axi_interconnect_0_S01_AXI_awprot',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awqos': 'axi_interconnect_0_S01_AXI_awqos',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awready': 'axi_interconnect_0_S01_AXI_awready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awsize': 'axi_interconnect_0_S01_AXI_awsize',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_awvalid': 'axi_interconnect_0_S01_AXI_awvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bready': 'axi_interconnect_0_S01_AXI_bready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bresp': 'axi_interconnect_0_S01_AXI_bresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_bvalid': 'axi_interconnect_0_S01_AXI_bvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rdata': 'axi_interconnect_0_S01_AXI_rdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rlast': 'axi_interconnect_0_S01_AXI_rlast',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rready': 'axi_interconnect_0_S01_AXI_rready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rresp': 'axi_interconnect_0_S01_AXI_rresp',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_rvalid': 'axi_interconnect_0_S01_AXI_rvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wdata': 'axi_interconnect_0_S01_AXI_wdata',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wlast': 'axi_interconnect_0_S01_AXI_wlast',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wready': 'axi_interconnect_0_S01_AXI_wready',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wstrb': 'axi_interconnect_0_S01_AXI_wstrb',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/M07_AXI_wvalid': 'axi_interconnect_0_S01_AXI_wvalid',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_ARESETN': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_araddr': 'iop_pmodb_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arprot': 'iop_pmodb_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arready': 'iop_pmodb_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_arvalid': 'iop_pmodb_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awaddr': 'iop_pmodb_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awprot': 'iop_pmodb_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awready': 'iop_pmodb_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_awvalid': 'iop_pmodb_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bready': 'iop_pmodb_mb_M_AXI_DP_BREADY',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bresp': 'iop_pmodb_mb_M_AXI_DP_BRESP',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_bvalid': 'iop_pmodb_mb_M_AXI_DP_BVALID',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rdata': 'iop_pmodb_mb_M_AXI_DP_RDATA',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rready': 'iop_pmodb_mb_M_AXI_DP_RREADY',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rresp': 'iop_pmodb_mb_M_AXI_DP_RRESP',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_rvalid': 'iop_pmodb_mb_M_AXI_DP_RVALID',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wdata': 'iop_pmodb_mb_M_AXI_DP_WDATA',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wready': 'iop_pmodb_mb_M_AXI_DP_WREADY',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wstrb': 'iop_pmodb_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_pmodb/microblaze_0_axi_periph/S00_AXI_wvalid': 'iop_pmodb_mb_M_AXI_DP_WVALID',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in': 'mb_iop_pmodb_reset_Dout',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/bus_struct_reset': 'iop_pmodb_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/ext_reset_in': 'iop_pmodb_logic_1_dout',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/interconnect_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/mb_debug_sys_rst': 'mdm_1_Debug_SYS_Rst',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/mb_reset': 'iop_pmodb_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/peripheral_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/rst_clk_wiz_1_100M/slowest_sync_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/spi/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/spi/io0_i': 'iop_pmodb_io_switch_mosi0_i',\n",
      " 'iop_pmodb/spi/io0_o': 'iop_pmodb_io_switch_mosi0_o',\n",
      " 'iop_pmodb/spi/io0_t': 'iop_pmodb_io_switch_mosi0_t',\n",
      " 'iop_pmodb/spi/io1_i': 'iop_pmodb_io_switch_miso0_i',\n",
      " 'iop_pmodb/spi/io1_o': 'iop_pmodb_io_switch_miso0_o',\n",
      " 'iop_pmodb/spi/io1_t': 'iop_pmodb_io_switch_miso0_t',\n",
      " 'iop_pmodb/spi/ip2intc_irpt': 'iop_pmodb_spi_ip2intc_irpt',\n",
      " 'iop_pmodb/spi/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/spi/s_axi_araddr': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_pmodb/spi/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_pmodb/spi/s_axi_arready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_pmodb/spi/s_axi_arvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_pmodb/spi/s_axi_awaddr': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_pmodb/spi/s_axi_awready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_pmodb/spi/s_axi_awvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_pmodb/spi/s_axi_bready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_pmodb/spi/s_axi_bresp': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_pmodb/spi/s_axi_bvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_pmodb/spi/s_axi_rdata': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_pmodb/spi/s_axi_rready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_pmodb/spi/s_axi_rresp': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_pmodb/spi/s_axi_rvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_pmodb/spi/s_axi_wdata': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_pmodb/spi/s_axi_wready': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_pmodb/spi/s_axi_wstrb': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_pmodb/spi/s_axi_wvalid': 'iop_pmodb_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_pmodb/spi/sck_i': 'iop_pmodb_io_switch_sck0_i',\n",
      " 'iop_pmodb/spi/sck_o': 'iop_pmodb_io_switch_sck0_o',\n",
      " 'iop_pmodb/spi/sck_t': 'iop_pmodb_io_switch_sck0_t',\n",
      " 'iop_pmodb/spi/ss_o': 'iop_pmodb_io_switch_ss0_o',\n",
      " 'iop_pmodb/spi/ss_t': 'iop_pmodb_io_switch_ss0_t',\n",
      " 'iop_pmodb/timer/capturetrig0': 'iop_pmodb_io_switch_timer_i',\n",
      " 'iop_pmodb/timer/generateout0': 'iop_pmodb_timer_generateout0',\n",
      " 'iop_pmodb/timer/interrupt': 'iop_pmodb_timer_interrupt',\n",
      " 'iop_pmodb/timer/pwm0': 'iop_pmodb_timer_pwm0',\n",
      " 'iop_pmodb/timer/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_pmodb/timer/s_axi_araddr': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_araddr',\n",
      " 'iop_pmodb/timer/s_axi_aresetn': 'iop_pmodb_rst_clk_wiz_1_100M_peripheral_aresetn',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_pmodb/timer/s_axi_arready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arready',\n",
      " 'iop_pmodb/timer/s_axi_arvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_arvalid',\n",
      " 'iop_pmodb/timer/s_axi_awaddr': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awaddr',\n",
      " 'iop_pmodb/timer/s_axi_awready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awready',\n",
      " 'iop_pmodb/timer/s_axi_awvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_awvalid',\n",
      " 'iop_pmodb/timer/s_axi_bready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bready',\n",
      " 'iop_pmodb/timer/s_axi_bresp': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bresp',\n",
      " 'iop_pmodb/timer/s_axi_bvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_bvalid',\n",
      " 'iop_pmodb/timer/s_axi_rdata': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rdata',\n",
      " 'iop_pmodb/timer/s_axi_rready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rready',\n",
      " 'iop_pmodb/timer/s_axi_rresp': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rresp',\n",
      " 'iop_pmodb/timer/s_axi_rvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_rvalid',\n",
      " 'iop_pmodb/timer/s_axi_wdata': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wdata',\n",
      " 'iop_pmodb/timer/s_axi_wready': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wready',\n",
      " 'iop_pmodb/timer/s_axi_wstrb': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wstrb',\n",
      " 'iop_pmodb/timer/s_axi_wvalid': 'iop_pmodb_microblaze_0_axi_periph_M04_AXI_wvalid',\n",
      " 'iop_rpi/dff_en_reset_vector_0/clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/dff_en_reset_vector_0/d': 'iop_rpi_logic_1_dout',\n",
      " 'iop_rpi/dff_en_reset_vector_0/en': 'iop_rpi_intr_gpio_io_o',\n",
      " 'iop_rpi/dff_en_reset_vector_0/q': 'iop_rpi_dff_en_reset_vector_0_q',\n",
      " 'iop_rpi/dff_en_reset_vector_0/reset': 'mb_iop_rpi_intr_ack_Dout',\n",
      " 'iop_rpi/iic_subsystem/iic_0/iic2intc_irpt': 'iop_rpi_iic_subsystem_iic_0_iic2intc_irpt',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_araddr': 'iop_rpi_iic_subsystem_iic_0_s_axi_araddr',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_arready': 'iop_rpi_iic_subsystem_iic_0_s_axi_arready',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_arvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_arvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_awaddr': 'iop_rpi_iic_subsystem_iic_0_s_axi_awaddr',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_awready': 'iop_rpi_iic_subsystem_iic_0_s_axi_awready',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_awvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_awvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_bready': 'iop_rpi_iic_subsystem_iic_0_s_axi_bready',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_bresp': 'iop_rpi_iic_subsystem_iic_0_s_axi_bresp',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_bvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_bvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_rdata': 'iop_rpi_iic_subsystem_iic_0_s_axi_rdata',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_rready': 'iop_rpi_iic_subsystem_iic_0_s_axi_rready',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_rresp': 'iop_rpi_iic_subsystem_iic_0_s_axi_rresp',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_rvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_rvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_wdata': 'iop_rpi_iic_subsystem_iic_0_s_axi_wdata',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_wready': 'iop_rpi_iic_subsystem_iic_0_s_axi_wready',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_wstrb': 'iop_rpi_iic_subsystem_iic_0_s_axi_wstrb',\n",
      " 'iop_rpi/iic_subsystem/iic_0/s_axi_wvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_wvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_0/scl_i': 'iop_rpi_iic_subsystem_iic_0_scl_i',\n",
      " 'iop_rpi/iic_subsystem/iic_0/scl_o': 'iop_rpi_iic_subsystem_iic_0_scl_o',\n",
      " 'iop_rpi/iic_subsystem/iic_0/scl_t': 'iop_rpi_iic_subsystem_iic_0_scl_t',\n",
      " 'iop_rpi/iic_subsystem/iic_0/sda_i': 'iop_rpi_iic_subsystem_iic_0_sda_i',\n",
      " 'iop_rpi/iic_subsystem/iic_0/sda_o': 'iop_rpi_iic_subsystem_iic_0_sda_o',\n",
      " 'iop_rpi/iic_subsystem/iic_0/sda_t': 'iop_rpi_iic_subsystem_iic_0_sda_t',\n",
      " 'iop_rpi/iic_subsystem/iic_1/iic2intc_irpt': 'iop_rpi_iic_subsystem_iic_1_iic2intc_irpt',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_araddr': 'iop_rpi_iic_subsystem_iic_1_s_axi_araddr',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_arready': 'iop_rpi_iic_subsystem_iic_1_s_axi_arready',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_arvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_arvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_awaddr': 'iop_rpi_iic_subsystem_iic_1_s_axi_awaddr',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_awready': 'iop_rpi_iic_subsystem_iic_1_s_axi_awready',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_awvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_awvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_bready': 'iop_rpi_iic_subsystem_iic_1_s_axi_bready',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_bresp': 'iop_rpi_iic_subsystem_iic_1_s_axi_bresp',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_bvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_bvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_rdata': 'iop_rpi_iic_subsystem_iic_1_s_axi_rdata',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_rready': 'iop_rpi_iic_subsystem_iic_1_s_axi_rready',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_rresp': 'iop_rpi_iic_subsystem_iic_1_s_axi_rresp',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_rvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_rvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_wdata': 'iop_rpi_iic_subsystem_iic_1_s_axi_wdata',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_wready': 'iop_rpi_iic_subsystem_iic_1_s_axi_wready',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_wstrb': 'iop_rpi_iic_subsystem_iic_1_s_axi_wstrb',\n",
      " 'iop_rpi/iic_subsystem/iic_1/s_axi_wvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_wvalid',\n",
      " 'iop_rpi/iic_subsystem/iic_1/scl_i': 'iop_rpi_iic_subsystem_iic_1_scl_i',\n",
      " 'iop_rpi/iic_subsystem/iic_1/scl_o': 'iop_rpi_iic_subsystem_iic_1_scl_o',\n",
      " 'iop_rpi/iic_subsystem/iic_1/scl_t': 'iop_rpi_iic_subsystem_iic_1_scl_t',\n",
      " 'iop_rpi/iic_subsystem/iic_1/sda_i': 'iop_rpi_iic_subsystem_iic_1_sda_i',\n",
      " 'iop_rpi/iic_subsystem/iic_1/sda_o': 'iop_rpi_iic_subsystem_iic_1_sda_o',\n",
      " 'iop_rpi/iic_subsystem/iic_1/sda_t': 'iop_rpi_iic_subsystem_iic_1_sda_t',\n",
      " 'iop_rpi/intc/intr': 'iop_rpi_intr_concat_dout',\n",
      " 'iop_rpi/intc/irq': 'iop_rpi_intc_irq',\n",
      " 'iop_rpi/intc/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/intc/s_axi_araddr': 'iop_rpi_intc_s_axi_araddr',\n",
      " 'iop_rpi/intc/s_axi_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/intc/s_axi_arready': 'iop_rpi_intc_s_axi_arready',\n",
      " 'iop_rpi/intc/s_axi_arvalid': 'iop_rpi_intc_s_axi_arvalid',\n",
      " 'iop_rpi/intc/s_axi_awaddr': 'iop_rpi_intc_s_axi_awaddr',\n",
      " 'iop_rpi/intc/s_axi_awready': 'iop_rpi_intc_s_axi_awready',\n",
      " 'iop_rpi/intc/s_axi_awvalid': 'iop_rpi_intc_s_axi_awvalid',\n",
      " 'iop_rpi/intc/s_axi_bready': 'iop_rpi_intc_s_axi_bready',\n",
      " 'iop_rpi/intc/s_axi_bresp': 'iop_rpi_intc_s_axi_bresp',\n",
      " 'iop_rpi/intc/s_axi_bvalid': 'iop_rpi_intc_s_axi_bvalid',\n",
      " 'iop_rpi/intc/s_axi_rdata': 'iop_rpi_intc_s_axi_rdata',\n",
      " 'iop_rpi/intc/s_axi_rready': 'iop_rpi_intc_s_axi_rready',\n",
      " 'iop_rpi/intc/s_axi_rresp': 'iop_rpi_intc_s_axi_rresp',\n",
      " 'iop_rpi/intc/s_axi_rvalid': 'iop_rpi_intc_s_axi_rvalid',\n",
      " 'iop_rpi/intc/s_axi_wdata': 'iop_rpi_intc_s_axi_wdata',\n",
      " 'iop_rpi/intc/s_axi_wready': 'iop_rpi_intc_s_axi_wready',\n",
      " 'iop_rpi/intc/s_axi_wstrb': 'iop_rpi_intc_s_axi_wstrb',\n",
      " 'iop_rpi/intc/s_axi_wvalid': 'iop_rpi_intc_s_axi_wvalid',\n",
      " 'iop_rpi/intr/gpio_io_o': 'iop_rpi_intr_gpio_io_o',\n",
      " 'iop_rpi/intr/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/intr/s_axi_araddr': 'iop_rpi_intr_s_axi_araddr',\n",
      " 'iop_rpi/intr/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/intr/s_axi_arready': 'iop_rpi_intr_s_axi_arready',\n",
      " 'iop_rpi/intr/s_axi_arvalid': 'iop_rpi_intr_s_axi_arvalid',\n",
      " 'iop_rpi/intr/s_axi_awaddr': 'iop_rpi_intr_s_axi_awaddr',\n",
      " 'iop_rpi/intr/s_axi_awready': 'iop_rpi_intr_s_axi_awready',\n",
      " 'iop_rpi/intr/s_axi_awvalid': 'iop_rpi_intr_s_axi_awvalid',\n",
      " 'iop_rpi/intr/s_axi_bready': 'iop_rpi_intr_s_axi_bready',\n",
      " 'iop_rpi/intr/s_axi_bresp': 'iop_rpi_intr_s_axi_bresp',\n",
      " 'iop_rpi/intr/s_axi_bvalid': 'iop_rpi_intr_s_axi_bvalid',\n",
      " 'iop_rpi/intr/s_axi_rdata': 'iop_rpi_intr_s_axi_rdata',\n",
      " 'iop_rpi/intr/s_axi_rready': 'iop_rpi_intr_s_axi_rready',\n",
      " 'iop_rpi/intr/s_axi_rresp': 'iop_rpi_intr_s_axi_rresp',\n",
      " 'iop_rpi/intr/s_axi_rvalid': 'iop_rpi_intr_s_axi_rvalid',\n",
      " 'iop_rpi/intr/s_axi_wdata': 'iop_rpi_intr_s_axi_wdata',\n",
      " 'iop_rpi/intr/s_axi_wready': 'iop_rpi_intr_s_axi_wready',\n",
      " 'iop_rpi/intr/s_axi_wstrb': 'iop_rpi_intr_s_axi_wstrb',\n",
      " 'iop_rpi/intr/s_axi_wvalid': 'iop_rpi_intr_s_axi_wvalid',\n",
      " 'iop_rpi/intr_concat/In0': 'iop_rpi_iic_subsystem_iic_0_iic2intc_irpt',\n",
      " 'iop_rpi/intr_concat/In1': 'iop_rpi_iic_subsystem_iic_1_iic2intc_irpt',\n",
      " 'iop_rpi/intr_concat/In2': 'iop_rpi_spi_subsystem_spi_0_ip2intc_irpt',\n",
      " 'iop_rpi/intr_concat/In3': 'iop_rpi_spi_subsystem_spi_1_ip2intc_irpt',\n",
      " 'iop_rpi/intr_concat/In4': 'iop_rpi_uartlite_interrupt',\n",
      " 'iop_rpi/intr_concat/In5': 'iop_rpi_rpi_gpio_ip2intc_irpt',\n",
      " 'iop_rpi/intr_concat/In6': 'iop_rpi_timers_subsystem_mb4_timers_interrupt_dout',\n",
      " 'iop_rpi/intr_concat/dout': 'iop_rpi_intr_concat_dout',\n",
      " 'iop_rpi/io_switch/gpio_data_i': 'iop_rpi_io_switch_gpio_data_i',\n",
      " 'iop_rpi/io_switch/gpio_data_o': 'iop_rpi_io_switch_gpio_data_o',\n",
      " 'iop_rpi/io_switch/gpio_tri_o': 'iop_rpi_io_switch_gpio_tri_o',\n",
      " 'iop_rpi/io_switch/io_data_i': 'iop_rpi_io_switch_io_data_i',\n",
      " 'iop_rpi/io_switch/io_data_o': 'iop_rpi_io_switch_io_data_o',\n",
      " 'iop_rpi/io_switch/io_tri_o': 'iop_rpi_io_switch_io_tri_o',\n",
      " 'iop_rpi/io_switch/miso0_i': 'iop_rpi_io_switch_miso0_i',\n",
      " 'iop_rpi/io_switch/miso0_o': 'iop_rpi_io_switch_miso0_o',\n",
      " 'iop_rpi/io_switch/miso0_t': 'iop_rpi_io_switch_miso0_t',\n",
      " 'iop_rpi/io_switch/miso1_i': 'iop_rpi_io_switch_miso1_i',\n",
      " 'iop_rpi/io_switch/miso1_o': 'iop_rpi_io_switch_miso1_o',\n",
      " 'iop_rpi/io_switch/miso1_t': 'iop_rpi_io_switch_miso1_t',\n",
      " 'iop_rpi/io_switch/mosi0_i': 'iop_rpi_io_switch_mosi0_i',\n",
      " 'iop_rpi/io_switch/mosi0_o': 'iop_rpi_io_switch_mosi0_o',\n",
      " 'iop_rpi/io_switch/mosi0_t': 'iop_rpi_io_switch_mosi0_t',\n",
      " 'iop_rpi/io_switch/mosi1_i': 'iop_rpi_io_switch_mosi1_i',\n",
      " 'iop_rpi/io_switch/mosi1_o': 'iop_rpi_io_switch_mosi1_o',\n",
      " 'iop_rpi/io_switch/mosi1_t': 'iop_rpi_io_switch_mosi1_t',\n",
      " 'iop_rpi/io_switch/pwm_o': 'iop_rpi_timers_subsystem_mb4_timer_pwm_dout',\n",
      " 'iop_rpi/io_switch/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/io_switch/s_axi_araddr': 'iop_rpi_io_switch_s_axi_araddr',\n",
      " 'iop_rpi/io_switch/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/io_switch/s_axi_arprot': 'iop_rpi_io_switch_s_axi_arprot',\n",
      " 'iop_rpi/io_switch/s_axi_arready': 'iop_rpi_io_switch_s_axi_arready',\n",
      " 'iop_rpi/io_switch/s_axi_arvalid': 'iop_rpi_io_switch_s_axi_arvalid',\n",
      " 'iop_rpi/io_switch/s_axi_awaddr': 'iop_rpi_io_switch_s_axi_awaddr',\n",
      " 'iop_rpi/io_switch/s_axi_awprot': 'iop_rpi_io_switch_s_axi_awprot',\n",
      " 'iop_rpi/io_switch/s_axi_awready': 'iop_rpi_io_switch_s_axi_awready',\n",
      " 'iop_rpi/io_switch/s_axi_awvalid': 'iop_rpi_io_switch_s_axi_awvalid',\n",
      " 'iop_rpi/io_switch/s_axi_bready': 'iop_rpi_io_switch_s_axi_bready',\n",
      " 'iop_rpi/io_switch/s_axi_bresp': 'iop_rpi_io_switch_s_axi_bresp',\n",
      " 'iop_rpi/io_switch/s_axi_bvalid': 'iop_rpi_io_switch_s_axi_bvalid',\n",
      " 'iop_rpi/io_switch/s_axi_rdata': 'iop_rpi_io_switch_s_axi_rdata',\n",
      " 'iop_rpi/io_switch/s_axi_rready': 'iop_rpi_io_switch_s_axi_rready',\n",
      " 'iop_rpi/io_switch/s_axi_rresp': 'iop_rpi_io_switch_s_axi_rresp',\n",
      " 'iop_rpi/io_switch/s_axi_rvalid': 'iop_rpi_io_switch_s_axi_rvalid',\n",
      " 'iop_rpi/io_switch/s_axi_wdata': 'iop_rpi_io_switch_s_axi_wdata',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi/io_switch/s_axi_wready': 'iop_rpi_io_switch_s_axi_wready',\n",
      " 'iop_rpi/io_switch/s_axi_wstrb': 'iop_rpi_io_switch_s_axi_wstrb',\n",
      " 'iop_rpi/io_switch/s_axi_wvalid': 'iop_rpi_io_switch_s_axi_wvalid',\n",
      " 'iop_rpi/io_switch/sck0_i': 'iop_rpi_io_switch_sck0_i',\n",
      " 'iop_rpi/io_switch/sck0_o': 'iop_rpi_io_switch_sck0_o',\n",
      " 'iop_rpi/io_switch/sck0_t': 'iop_rpi_io_switch_sck0_t',\n",
      " 'iop_rpi/io_switch/sck1_i': 'iop_rpi_io_switch_sck1_i',\n",
      " 'iop_rpi/io_switch/sck1_o': 'iop_rpi_io_switch_sck1_o',\n",
      " 'iop_rpi/io_switch/sck1_t': 'iop_rpi_io_switch_sck1_t',\n",
      " 'iop_rpi/io_switch/scl0_i': 'iop_rpi_iic_subsystem_iic_0_scl_i',\n",
      " 'iop_rpi/io_switch/scl0_o': 'iop_rpi_iic_subsystem_iic_0_scl_o',\n",
      " 'iop_rpi/io_switch/scl0_t': 'iop_rpi_iic_subsystem_iic_0_scl_t',\n",
      " 'iop_rpi/io_switch/scl1_i': 'iop_rpi_iic_subsystem_iic_1_scl_i',\n",
      " 'iop_rpi/io_switch/scl1_o': 'iop_rpi_iic_subsystem_iic_1_scl_o',\n",
      " 'iop_rpi/io_switch/scl1_t': 'iop_rpi_iic_subsystem_iic_1_scl_t',\n",
      " 'iop_rpi/io_switch/sda0_i': 'iop_rpi_iic_subsystem_iic_0_sda_i',\n",
      " 'iop_rpi/io_switch/sda0_o': 'iop_rpi_iic_subsystem_iic_0_sda_o',\n",
      " 'iop_rpi/io_switch/sda0_t': 'iop_rpi_iic_subsystem_iic_0_sda_t',\n",
      " 'iop_rpi/io_switch/sda1_i': 'iop_rpi_iic_subsystem_iic_1_sda_i',\n",
      " 'iop_rpi/io_switch/sda1_o': 'iop_rpi_iic_subsystem_iic_1_sda_o',\n",
      " 'iop_rpi/io_switch/sda1_t': 'iop_rpi_iic_subsystem_iic_1_sda_t',\n",
      " 'iop_rpi/io_switch/ss0_o': 'iop_rpi_io_switch_ss0_o',\n",
      " 'iop_rpi/io_switch/ss0_t': 'iop_rpi_io_switch_ss0_t',\n",
      " 'iop_rpi/io_switch/ss1_o': 'iop_rpi_io_switch_ss1_o',\n",
      " 'iop_rpi/io_switch/ss1_t': 'iop_rpi_io_switch_ss1_t',\n",
      " 'iop_rpi/io_switch/uart0_rx_i': 'iop_rpi_io_switch_uart0_rx_i',\n",
      " 'iop_rpi/io_switch/uart0_tx_o': 'iop_rpi_io_switch_uart0_tx_o',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_ABus': 'iop_rpi_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_AddrStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_BE': 'iop_rpi_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_CE': 'iop_rpi_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_ReadDBus': 'iop_rpi_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_ReadStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_Ready': 'iop_rpi_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_UE': 'iop_rpi_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_Wait': 'iop_rpi_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_WriteDBus': 'iop_rpi_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_rpi/lmb/dlmb_v10/LMB_WriteStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_ABus': 'iop_rpi_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_AddrStrobe': 'iop_rpi_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_BE': 'iop_rpi_lmb_dlmb_v10_M_BE',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_DBus': 'iop_rpi_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_ReadStrobe': 'iop_rpi_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/M_WriteStrobe': 'iop_rpi_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_rpi/lmb/dlmb_v10/SYS_Rst': 'iop_rpi_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_rpi/lmb/dlmb_v10/Sl_CE': 'iop_rpi_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_rpi/lmb/dlmb_v10/Sl_DBus': 'iop_rpi_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_rpi/lmb/dlmb_v10/Sl_Ready': 'iop_rpi_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_rpi/lmb/dlmb_v10/Sl_UE': 'iop_rpi_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_rpi/lmb/dlmb_v10/Sl_Wait': 'iop_rpi_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_ABus': 'iop_rpi_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_AddrStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_BE': 'iop_rpi_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_CE': 'iop_rpi_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_ReadDBus': 'iop_rpi_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_ReadStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_Ready': 'iop_rpi_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_UE': 'iop_rpi_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_Wait': 'iop_rpi_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_WriteDBus': 'iop_rpi_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_rpi/lmb/ilmb_v10/LMB_WriteStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_rpi/lmb/ilmb_v10/M_ABus': 'iop_rpi_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_rpi/lmb/ilmb_v10/M_AddrStrobe': 'iop_rpi_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_rpi/lmb/ilmb_v10/M_ReadStrobe': 'iop_rpi_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_rpi/lmb/ilmb_v10/SYS_Rst': 'iop_rpi_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_rpi/lmb/ilmb_v10/Sl_CE': 'iop_rpi_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_rpi/lmb/ilmb_v10/Sl_DBus': 'iop_rpi_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_rpi/lmb/ilmb_v10/Sl_Ready': 'iop_rpi_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_rpi/lmb/ilmb_v10/Sl_UE': 'iop_rpi_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_rpi/lmb/ilmb_v10/Sl_Wait': 'iop_rpi_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_rpi/lmb/lmb_bram/addra': 'iop_rpi_lmb_lmb_bram_addra',\n",
      " 'iop_rpi/lmb/lmb_bram/addrb': 'iop_rpi_lmb_lmb_bram_addrb',\n",
      " 'iop_rpi/lmb/lmb_bram/clka': 'iop_rpi_lmb_lmb_bram_clka',\n",
      " 'iop_rpi/lmb/lmb_bram/clkb': 'iop_rpi_lmb_lmb_bram_clkb',\n",
      " 'iop_rpi/lmb/lmb_bram/dina': 'iop_rpi_lmb_lmb_bram_dina',\n",
      " 'iop_rpi/lmb/lmb_bram/dinb': 'iop_rpi_lmb_lmb_bram_dinb',\n",
      " 'iop_rpi/lmb/lmb_bram/douta': 'iop_rpi_lmb_lmb_bram_douta',\n",
      " 'iop_rpi/lmb/lmb_bram/doutb': 'iop_rpi_lmb_lmb_bram_doutb',\n",
      " 'iop_rpi/lmb/lmb_bram/ena': 'iop_rpi_lmb_lmb_bram_ena',\n",
      " 'iop_rpi/lmb/lmb_bram/enb': 'iop_rpi_lmb_lmb_bram_enb',\n",
      " 'iop_rpi/lmb/lmb_bram/rsta': 'iop_rpi_lmb_lmb_bram_rsta',\n",
      " 'iop_rpi/lmb/lmb_bram/rstb': 'iop_rpi_lmb_lmb_bram_rstb',\n",
      " 'iop_rpi/lmb/lmb_bram/wea': 'iop_rpi_lmb_lmb_bram_wea',\n",
      " 'iop_rpi/lmb/lmb_bram/web': 'iop_rpi_lmb_lmb_bram_web',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Addr_A': 'iop_rpi_lmb_lmb_bram_addra',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Clk_A': 'iop_rpi_lmb_lmb_bram_clka',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Din_A': 'iop_rpi_lmb_lmb_bram_douta',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Dout_A': 'iop_rpi_lmb_lmb_bram_dina',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_EN_A': 'iop_rpi_lmb_lmb_bram_ena',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Rst_A': 'iop_rpi_lmb_lmb_bram_rsta',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_WEN_A': 'iop_rpi_lmb_lmb_bram_wea',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_ABus': 'iop_rpi_lmb_dlmb_v10_LMB_ABus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_AddrStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_AddrStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_BE': 'iop_rpi_lmb_dlmb_v10_LMB_BE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_ReadStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_ReadStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_WriteDBus': 'iop_rpi_lmb_dlmb_v10_LMB_WriteDBus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB1_WriteStrobe': 'iop_rpi_lmb_dlmb_v10_LMB_WriteStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_ABus': 'iop_rpi_lmb_ilmb_v10_LMB_ABus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_AddrStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_AddrStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_BE': 'iop_rpi_lmb_ilmb_v10_LMB_BE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_ReadStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_ReadStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_Rst': 'iop_rpi_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_WriteDBus': 'iop_rpi_lmb_ilmb_v10_LMB_WriteDBus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/LMB_WriteStrobe': 'iop_rpi_lmb_ilmb_v10_LMB_WriteStrobe',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_CE': 'iop_rpi_lmb_dlmb_v10_Sl_CE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_DBus': 'iop_rpi_lmb_dlmb_v10_Sl_DBus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_Ready': 'iop_rpi_lmb_dlmb_v10_Sl_Ready',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_UE': 'iop_rpi_lmb_dlmb_v10_Sl_UE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl1_Wait': 'iop_rpi_lmb_dlmb_v10_Sl_Wait',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_CE': 'iop_rpi_lmb_ilmb_v10_Sl_CE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_DBus': 'iop_rpi_lmb_ilmb_v10_Sl_DBus',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_Ready': 'iop_rpi_lmb_ilmb_v10_Sl_Ready',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_UE': 'iop_rpi_lmb_ilmb_v10_Sl_UE',\n",
      " 'iop_rpi/lmb/lmb_bram_if_cntlr/Sl_Wait': 'iop_rpi_lmb_ilmb_v10_Sl_Wait',\n",
      " 'iop_rpi/logic_1/dout': 'iop_rpi_logic_1_dout',\n",
      " 'iop_rpi/mb/Byte_Enable': 'iop_rpi_lmb_dlmb_v10_M_BE',\n",
      " 'iop_rpi/mb/Clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/mb/DCE': 'iop_rpi_lmb_dlmb_v10_LMB_CE',\n",
      " 'iop_rpi/mb/DReady': 'iop_rpi_lmb_dlmb_v10_LMB_Ready',\n",
      " 'iop_rpi/mb/DUE': 'iop_rpi_lmb_dlmb_v10_LMB_UE',\n",
      " 'iop_rpi/mb/DWait': 'iop_rpi_lmb_dlmb_v10_LMB_Wait',\n",
      " 'iop_rpi/mb/D_AS': 'iop_rpi_lmb_dlmb_v10_M_AddrStrobe',\n",
      " 'iop_rpi/mb/Data_Addr': 'iop_rpi_lmb_dlmb_v10_M_ABus',\n",
      " 'iop_rpi/mb/Data_Read': 'iop_rpi_lmb_dlmb_v10_LMB_ReadDBus',\n",
      " 'iop_rpi/mb/Data_Write': 'iop_rpi_lmb_dlmb_v10_M_DBus',\n",
      " 'iop_rpi/mb/Dbg_Capture': 'iop_rpi_mb_Dbg_Capture',\n",
      " 'iop_rpi/mb/Dbg_Clk': 'iop_rpi_mb_Dbg_Clk',\n",
      " 'iop_rpi/mb/Dbg_Disable': 'iop_rpi_mb_Dbg_Disable',\n",
      " 'iop_rpi/mb/Dbg_Reg_En': 'iop_rpi_mb_Dbg_Reg_En',\n",
      " 'iop_rpi/mb/Dbg_Shift': 'iop_rpi_mb_Dbg_Shift',\n",
      " 'iop_rpi/mb/Dbg_TDI': 'iop_rpi_mb_Dbg_TDI',\n",
      " 'iop_rpi/mb/Dbg_TDO': 'iop_rpi_mb_Dbg_TDO',\n",
      " 'iop_rpi/mb/Dbg_Update': 'iop_rpi_mb_Dbg_Update',\n",
      " 'iop_rpi/mb/Debug_Rst': 'iop_rpi_mb_Debug_Rst',\n",
      " 'iop_rpi/mb/ICE': 'iop_rpi_lmb_ilmb_v10_LMB_CE',\n",
      " 'iop_rpi/mb/IFetch': 'iop_rpi_lmb_ilmb_v10_M_ReadStrobe',\n",
      " 'iop_rpi/mb/IReady': 'iop_rpi_lmb_ilmb_v10_LMB_Ready',\n",
      " 'iop_rpi/mb/IUE': 'iop_rpi_lmb_ilmb_v10_LMB_UE',\n",
      " 'iop_rpi/mb/IWAIT': 'iop_rpi_lmb_ilmb_v10_LMB_Wait',\n",
      " 'iop_rpi/mb/I_AS': 'iop_rpi_lmb_ilmb_v10_M_AddrStrobe',\n",
      " 'iop_rpi/mb/Instr': 'iop_rpi_lmb_ilmb_v10_LMB_ReadDBus',\n",
      " 'iop_rpi/mb/Instr_Addr': 'iop_rpi_lmb_ilmb_v10_M_ABus',\n",
      " 'iop_rpi/mb/Interrupt': 'iop_rpi_intc_irq',\n",
      " 'iop_rpi/mb/M_AXI_DP_ARADDR': 'iop_rpi_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_rpi/mb/M_AXI_DP_ARPROT': 'iop_rpi_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_rpi/mb/M_AXI_DP_ARREADY': 'iop_rpi_mb_M_AXI_DP_ARREADY',\n",
      " 'iop_rpi/mb/M_AXI_DP_ARVALID': 'iop_rpi_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_rpi/mb/M_AXI_DP_AWADDR': 'iop_rpi_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_rpi/mb/M_AXI_DP_AWPROT': 'iop_rpi_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_rpi/mb/M_AXI_DP_AWREADY': 'iop_rpi_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_rpi/mb/M_AXI_DP_AWVALID': 'iop_rpi_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_rpi/mb/M_AXI_DP_BREADY': 'iop_rpi_mb_M_AXI_DP_BREADY',\n",
      " 'iop_rpi/mb/M_AXI_DP_BRESP': 'iop_rpi_mb_M_AXI_DP_BRESP',\n",
      " 'iop_rpi/mb/M_AXI_DP_BVALID': 'iop_rpi_mb_M_AXI_DP_BVALID',\n",
      " 'iop_rpi/mb/M_AXI_DP_RDATA': 'iop_rpi_mb_M_AXI_DP_RDATA',\n",
      " 'iop_rpi/mb/M_AXI_DP_RREADY': 'iop_rpi_mb_M_AXI_DP_RREADY',\n",
      " 'iop_rpi/mb/M_AXI_DP_RRESP': 'iop_rpi_mb_M_AXI_DP_RRESP',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi/mb/M_AXI_DP_RVALID': 'iop_rpi_mb_M_AXI_DP_RVALID',\n",
      " 'iop_rpi/mb/M_AXI_DP_WDATA': 'iop_rpi_mb_M_AXI_DP_WDATA',\n",
      " 'iop_rpi/mb/M_AXI_DP_WREADY': 'iop_rpi_mb_M_AXI_DP_WREADY',\n",
      " 'iop_rpi/mb/M_AXI_DP_WSTRB': 'iop_rpi_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_rpi/mb/M_AXI_DP_WVALID': 'iop_rpi_mb_M_AXI_DP_WVALID',\n",
      " 'iop_rpi/mb/Read_Strobe': 'iop_rpi_lmb_dlmb_v10_M_ReadStrobe',\n",
      " 'iop_rpi/mb/Reset': 'iop_rpi_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_rpi/mb/Write_Strobe': 'iop_rpi_lmb_dlmb_v10_M_WriteStrobe',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_addr_a': 'iop_rpi_lmb_lmb_bram_addrb',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_clk_a': 'iop_rpi_lmb_lmb_bram_clkb',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_en_a': 'iop_rpi_lmb_lmb_bram_enb',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_rddata_a': 'iop_rpi_lmb_lmb_bram_doutb',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_rst_a': 'iop_rpi_lmb_lmb_bram_rstb',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_we_a': 'iop_rpi_lmb_lmb_bram_web',\n",
      " 'iop_rpi/mb_bram_ctrl/bram_wrdata_a': 'iop_rpi_lmb_lmb_bram_dinb',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_araddr': 'iop_rpi_mb_bram_ctrl_s_axi_araddr',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arburst': 'iop_rpi_mb_bram_ctrl_s_axi_arburst',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arcache': 'iop_rpi_mb_bram_ctrl_s_axi_arcache',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arid': 'iop_rpi_mb_bram_ctrl_s_axi_arid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arlen': 'iop_rpi_mb_bram_ctrl_s_axi_arlen',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arlock': 'iop_rpi_mb_bram_ctrl_s_axi_arlock',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arprot': 'iop_rpi_mb_bram_ctrl_s_axi_arprot',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arready': 'iop_rpi_mb_bram_ctrl_s_axi_arready',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arsize': 'iop_rpi_mb_bram_ctrl_s_axi_arsize',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_arvalid': 'iop_rpi_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awaddr': 'iop_rpi_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awburst': 'iop_rpi_mb_bram_ctrl_s_axi_awburst',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awcache': 'iop_rpi_mb_bram_ctrl_s_axi_awcache',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awid': 'iop_rpi_mb_bram_ctrl_s_axi_awid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awlen': 'iop_rpi_mb_bram_ctrl_s_axi_awlen',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awlock': 'iop_rpi_mb_bram_ctrl_s_axi_awlock',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awprot': 'iop_rpi_mb_bram_ctrl_s_axi_awprot',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awready': 'iop_rpi_mb_bram_ctrl_s_axi_awready',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awsize': 'iop_rpi_mb_bram_ctrl_s_axi_awsize',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_awvalid': 'iop_rpi_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_bid': 'iop_rpi_mb_bram_ctrl_s_axi_bid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_bready': 'iop_rpi_mb_bram_ctrl_s_axi_bready',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_bresp': 'iop_rpi_mb_bram_ctrl_s_axi_bresp',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_bvalid': 'iop_rpi_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rdata': 'iop_rpi_mb_bram_ctrl_s_axi_rdata',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rid': 'iop_rpi_mb_bram_ctrl_s_axi_rid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rlast': 'iop_rpi_mb_bram_ctrl_s_axi_rlast',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rready': 'iop_rpi_mb_bram_ctrl_s_axi_rready',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rresp': 'iop_rpi_mb_bram_ctrl_s_axi_rresp',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_rvalid': 'iop_rpi_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_wdata': 'iop_rpi_mb_bram_ctrl_s_axi_wdata',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_wlast': 'iop_rpi_mb_bram_ctrl_s_axi_wlast',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_wready': 'iop_rpi_mb_bram_ctrl_s_axi_wready',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_wstrb': 'iop_rpi_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'iop_rpi/mb_bram_ctrl/s_axi_wvalid': 'iop_rpi_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M00_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_araddr': 'iop_rpi_iic_subsystem_iic_0_s_axi_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_arready': 'iop_rpi_iic_subsystem_iic_0_s_axi_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_arvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_awaddr': 'iop_rpi_iic_subsystem_iic_0_s_axi_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_awready': 'iop_rpi_iic_subsystem_iic_0_s_axi_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_awvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_bready': 'iop_rpi_iic_subsystem_iic_0_s_axi_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_bresp': 'iop_rpi_iic_subsystem_iic_0_s_axi_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_bvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_rdata': 'iop_rpi_iic_subsystem_iic_0_s_axi_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_rready': 'iop_rpi_iic_subsystem_iic_0_s_axi_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_rresp': 'iop_rpi_iic_subsystem_iic_0_s_axi_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_rvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_wdata': 'iop_rpi_iic_subsystem_iic_0_s_axi_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_wready': 'iop_rpi_iic_subsystem_iic_0_s_axi_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_wstrb': 'iop_rpi_iic_subsystem_iic_0_s_axi_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M01_AXI_wvalid': 'iop_rpi_iic_subsystem_iic_0_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_araddr': 'iop_rpi_io_switch_s_axi_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_arprot': 'iop_rpi_io_switch_s_axi_arprot',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_arready': 'iop_rpi_io_switch_s_axi_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_arvalid': 'iop_rpi_io_switch_s_axi_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_awaddr': 'iop_rpi_io_switch_s_axi_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_awprot': 'iop_rpi_io_switch_s_axi_awprot',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_awready': 'iop_rpi_io_switch_s_axi_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_awvalid': 'iop_rpi_io_switch_s_axi_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_bready': 'iop_rpi_io_switch_s_axi_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_bresp': 'iop_rpi_io_switch_s_axi_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_bvalid': 'iop_rpi_io_switch_s_axi_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_rdata': 'iop_rpi_io_switch_s_axi_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_rready': 'iop_rpi_io_switch_s_axi_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_rresp': 'iop_rpi_io_switch_s_axi_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_rvalid': 'iop_rpi_io_switch_s_axi_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_wdata': 'iop_rpi_io_switch_s_axi_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_wready': 'iop_rpi_io_switch_s_axi_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_wstrb': 'iop_rpi_io_switch_s_axi_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M02_AXI_wvalid': 'iop_rpi_io_switch_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_araddr': 'iop_rpi_intr_s_axi_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_arready': 'iop_rpi_intr_s_axi_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_arvalid': 'iop_rpi_intr_s_axi_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_awaddr': 'iop_rpi_intr_s_axi_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_awready': 'iop_rpi_intr_s_axi_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_awvalid': 'iop_rpi_intr_s_axi_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_bready': 'iop_rpi_intr_s_axi_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_bresp': 'iop_rpi_intr_s_axi_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_bvalid': 'iop_rpi_intr_s_axi_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_rdata': 'iop_rpi_intr_s_axi_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_rready': 'iop_rpi_intr_s_axi_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_rresp': 'iop_rpi_intr_s_axi_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_rvalid': 'iop_rpi_intr_s_axi_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_wdata': 'iop_rpi_intr_s_axi_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_wready': 'iop_rpi_intr_s_axi_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_wstrb': 'iop_rpi_intr_s_axi_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M03_AXI_wvalid': 'iop_rpi_intr_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_araddr': 'iop_rpi_intc_s_axi_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_arready': 'iop_rpi_intc_s_axi_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_arvalid': 'iop_rpi_intc_s_axi_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_awaddr': 'iop_rpi_intc_s_axi_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_awready': 'iop_rpi_intc_s_axi_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_awvalid': 'iop_rpi_intc_s_axi_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_bready': 'iop_rpi_intc_s_axi_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_bresp': 'iop_rpi_intc_s_axi_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_bvalid': 'iop_rpi_intc_s_axi_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_rdata': 'iop_rpi_intc_s_axi_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_rready': 'iop_rpi_intc_s_axi_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_rresp': 'iop_rpi_intc_s_axi_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_rvalid': 'iop_rpi_intc_s_axi_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_wdata': 'iop_rpi_intc_s_axi_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_wready': 'iop_rpi_intc_s_axi_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_wstrb': 'iop_rpi_intc_s_axi_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M04_AXI_wvalid': 'iop_rpi_intc_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awaddr',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M05_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M06_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_araddr': 'iop_rpi_iic_subsystem_iic_1_s_axi_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_arready': 'iop_rpi_iic_subsystem_iic_1_s_axi_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_arvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_awaddr': 'iop_rpi_iic_subsystem_iic_1_s_axi_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_awready': 'iop_rpi_iic_subsystem_iic_1_s_axi_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_awvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_bready': 'iop_rpi_iic_subsystem_iic_1_s_axi_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_bresp': 'iop_rpi_iic_subsystem_iic_1_s_axi_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_bvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_rdata': 'iop_rpi_iic_subsystem_iic_1_s_axi_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_rready': 'iop_rpi_iic_subsystem_iic_1_s_axi_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_rresp': 'iop_rpi_iic_subsystem_iic_1_s_axi_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_rvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_wdata': 'iop_rpi_iic_subsystem_iic_1_s_axi_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_wready': 'iop_rpi_iic_subsystem_iic_1_s_axi_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_wstrb': 'iop_rpi_iic_subsystem_iic_1_s_axi_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M07_AXI_wvalid': 'iop_rpi_iic_subsystem_iic_1_s_axi_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M08_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M09_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_araddr': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_arready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_arvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_awaddr': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_awready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_awvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_bready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_bresp': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_bvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_rdata': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_rready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_rresp': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_rvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_wdata': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_wready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_wstrb': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M10_AXI_wvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_araddr': 'axi_interconnect_0_S03_AXI_araddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arburst': 'axi_interconnect_0_S03_AXI_arburst',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arcache': 'axi_interconnect_0_S03_AXI_arcache',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arlen': 'axi_interconnect_0_S03_AXI_arlen',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arlock': 'axi_interconnect_0_S03_AXI_arlock',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arprot': 'axi_interconnect_0_S03_AXI_arprot',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arqos': 'axi_interconnect_0_S03_AXI_arqos',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arready': 'axi_interconnect_0_S03_AXI_arready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arsize': 'axi_interconnect_0_S03_AXI_arsize',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_arvalid': 'axi_interconnect_0_S03_AXI_arvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awaddr': 'axi_interconnect_0_S03_AXI_awaddr',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awburst': 'axi_interconnect_0_S03_AXI_awburst',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awcache': 'axi_interconnect_0_S03_AXI_awcache',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awlen': 'axi_interconnect_0_S03_AXI_awlen',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awlock': 'axi_interconnect_0_S03_AXI_awlock',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awprot': 'axi_interconnect_0_S03_AXI_awprot',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awqos': 'axi_interconnect_0_S03_AXI_awqos',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awready': 'axi_interconnect_0_S03_AXI_awready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awsize': 'axi_interconnect_0_S03_AXI_awsize',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_awvalid': 'axi_interconnect_0_S03_AXI_awvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_bready': 'axi_interconnect_0_S03_AXI_bready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_bresp': 'axi_interconnect_0_S03_AXI_bresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_bvalid': 'axi_interconnect_0_S03_AXI_bvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_rdata': 'axi_interconnect_0_S03_AXI_rdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_rlast': 'axi_interconnect_0_S03_AXI_rlast',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_rready': 'axi_interconnect_0_S03_AXI_rready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_rresp': 'axi_interconnect_0_S03_AXI_rresp',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_rvalid': 'axi_interconnect_0_S03_AXI_rvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_wdata': 'axi_interconnect_0_S03_AXI_wdata',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_wlast': 'axi_interconnect_0_S03_AXI_wlast',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_wready': 'axi_interconnect_0_S03_AXI_wready',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_wstrb': 'axi_interconnect_0_S03_AXI_wstrb',\n",
      " 'iop_rpi/microblaze_0_axi_periph/M11_AXI_wvalid': 'axi_interconnect_0_S03_AXI_wvalid',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_ARESETN': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_araddr': 'iop_rpi_mb_M_AXI_DP_ARADDR',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_arprot': 'iop_rpi_mb_M_AXI_DP_ARPROT',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_arready': 'iop_rpi_mb_M_AXI_DP_ARREADY',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_arvalid': 'iop_rpi_mb_M_AXI_DP_ARVALID',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awaddr': 'iop_rpi_mb_M_AXI_DP_AWADDR',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awprot': 'iop_rpi_mb_M_AXI_DP_AWPROT',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awready': 'iop_rpi_mb_M_AXI_DP_AWREADY',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_awvalid': 'iop_rpi_mb_M_AXI_DP_AWVALID',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_bready': 'iop_rpi_mb_M_AXI_DP_BREADY',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_bresp': 'iop_rpi_mb_M_AXI_DP_BRESP',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_bvalid': 'iop_rpi_mb_M_AXI_DP_BVALID',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_rdata': 'iop_rpi_mb_M_AXI_DP_RDATA',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_rready': 'iop_rpi_mb_M_AXI_DP_RREADY',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_rresp': 'iop_rpi_mb_M_AXI_DP_RRESP',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_rvalid': 'iop_rpi_mb_M_AXI_DP_RVALID',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_wdata': 'iop_rpi_mb_M_AXI_DP_WDATA',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_wready': 'iop_rpi_mb_M_AXI_DP_WREADY',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_wstrb': 'iop_rpi_mb_M_AXI_DP_WSTRB',\n",
      " 'iop_rpi/microblaze_0_axi_periph/S00_AXI_wvalid': 'iop_rpi_mb_M_AXI_DP_WVALID',\n",
      " 'iop_rpi/rpi_gpio/gpio_io_i': 'iop_rpi_io_switch_gpio_data_i',\n",
      " 'iop_rpi/rpi_gpio/gpio_io_o': 'iop_rpi_io_switch_gpio_data_o',\n",
      " 'iop_rpi/rpi_gpio/gpio_io_t': 'iop_rpi_io_switch_gpio_tri_o',\n",
      " 'iop_rpi/rpi_gpio/ip2intc_irpt': 'iop_rpi_rpi_gpio_ip2intc_irpt',\n",
      " 'iop_rpi/rpi_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/rpi_gpio/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_araddr',\n",
      " 'iop_rpi/rpi_gpio/s_axi_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/rpi_gpio/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arready',\n",
      " 'iop_rpi/rpi_gpio/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_arvalid',\n",
      " 'iop_rpi/rpi_gpio/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awaddr',\n",
      " 'iop_rpi/rpi_gpio/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awready',\n",
      " 'iop_rpi/rpi_gpio/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_awvalid',\n",
      " 'iop_rpi/rpi_gpio/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bready',\n",
      " 'iop_rpi/rpi_gpio/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bresp',\n",
      " 'iop_rpi/rpi_gpio/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_bvalid',\n",
      " 'iop_rpi/rpi_gpio/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rdata',\n",
      " 'iop_rpi/rpi_gpio/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rready',\n",
      " 'iop_rpi/rpi_gpio/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rresp',\n",
      " 'iop_rpi/rpi_gpio/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_rvalid',\n",
      " 'iop_rpi/rpi_gpio/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wdata',\n",
      " 'iop_rpi/rpi_gpio/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wready',\n",
      " 'iop_rpi/rpi_gpio/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wstrb',\n",
      " 'iop_rpi/rpi_gpio/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M05_AXI_wvalid',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in': 'mb_iop_rpi_reset_Dout',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/bus_struct_reset': 'iop_rpi_rst_clk_wiz_1_100M_bus_struct_reset',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/ext_reset_in': 'iop_rpi_logic_1_dout',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/interconnect_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_interconnect_aresetn',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/mb_debug_sys_rst': 'mdm_1_Debug_SYS_Rst',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/mb_reset': 'iop_rpi_rst_clk_wiz_1_100M_mb_reset',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/peripheral_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/rst_clk_wiz_1_100M/slowest_sync_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/spi_subsystem/spi_0/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io0_i': 'iop_rpi_io_switch_mosi0_i',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io0_o': 'iop_rpi_io_switch_mosi0_o',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io0_t': 'iop_rpi_io_switch_mosi0_t',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io1_i': 'iop_rpi_io_switch_miso0_i',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io1_o': 'iop_rpi_io_switch_miso0_o',\n",
      " 'iop_rpi/spi_subsystem/spi_0/io1_t': 'iop_rpi_io_switch_miso0_t',\n",
      " 'iop_rpi/spi_subsystem/spi_0/ip2intc_irpt': 'iop_rpi_spi_subsystem_spi_0_ip2intc_irpt',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_araddr',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arready',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_arvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awaddr',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awready',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_awvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bready',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bresp',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_bvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rdata',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rready',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rresp',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_rvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wdata',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wready',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wstrb',\n",
      " 'iop_rpi/spi_subsystem/spi_0/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M00_AXI_wvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_0/sck_i': 'iop_rpi_io_switch_sck0_i',\n",
      " 'iop_rpi/spi_subsystem/spi_0/sck_o': 'iop_rpi_io_switch_sck0_o',\n",
      " 'iop_rpi/spi_subsystem/spi_0/sck_t': 'iop_rpi_io_switch_sck0_t',\n",
      " 'iop_rpi/spi_subsystem/spi_0/ss_o': 'iop_rpi_io_switch_ss0_o',\n",
      " 'iop_rpi/spi_subsystem/spi_0/ss_t': 'iop_rpi_io_switch_ss0_t',\n",
      " 'iop_rpi/spi_subsystem/spi_1/ext_spi_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io0_i': 'iop_rpi_io_switch_mosi1_i',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io0_o': 'iop_rpi_io_switch_mosi1_o',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io0_t': 'iop_rpi_io_switch_mosi1_t',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io1_i': 'iop_rpi_io_switch_miso1_i',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io1_o': 'iop_rpi_io_switch_miso1_o',\n",
      " 'iop_rpi/spi_subsystem/spi_1/io1_t': 'iop_rpi_io_switch_miso1_t',\n",
      " 'iop_rpi/spi_subsystem/spi_1/ip2intc_irpt': 'iop_rpi_spi_subsystem_spi_1_ip2intc_irpt',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_araddr',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arready',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_arvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awaddr',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awready',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_awvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bready',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bresp',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_bvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rdata',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rready',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rresp',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_rvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wdata',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wready',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wstrb',\n",
      " 'iop_rpi/spi_subsystem/spi_1/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M06_AXI_wvalid',\n",
      " 'iop_rpi/spi_subsystem/spi_1/sck_i': 'iop_rpi_io_switch_sck1_i',\n",
      " 'iop_rpi/spi_subsystem/spi_1/sck_o': 'iop_rpi_io_switch_sck1_o',\n",
      " 'iop_rpi/spi_subsystem/spi_1/sck_t': 'iop_rpi_io_switch_sck1_t',\n",
      " 'iop_rpi/spi_subsystem/spi_1/ss_o': 'iop_rpi_io_switch_ss1_o',\n",
      " 'iop_rpi/spi_subsystem/spi_1/ss_t': 'iop_rpi_io_switch_ss1_t',\n",
      " 'iop_rpi/timers_subsystem/mb4_timer_pwm/In0': 'iop_rpi_timers_subsystem_timer_0_pwm0',\n",
      " 'iop_rpi/timers_subsystem/mb4_timer_pwm/In1': 'iop_rpi_timers_subsystem_timer_1_pwm0',\n",
      " 'iop_rpi/timers_subsystem/mb4_timer_pwm/dout': 'iop_rpi_timers_subsystem_mb4_timer_pwm_dout',\n",
      " 'iop_rpi/timers_subsystem/mb4_timers_interrupt/In0': 'iop_rpi_timers_subsystem_timer_0_interrupt',\n",
      " 'iop_rpi/timers_subsystem/mb4_timers_interrupt/In1': 'iop_rpi_timers_subsystem_timer_1_interrupt',\n",
      " 'iop_rpi/timers_subsystem/mb4_timers_interrupt/dout': 'iop_rpi_timers_subsystem_mb4_timers_interrupt_dout',\n",
      " 'iop_rpi/timers_subsystem/timer_0/interrupt': 'iop_rpi_timers_subsystem_timer_0_interrupt',\n",
      " 'iop_rpi/timers_subsystem/timer_0/pwm0': 'iop_rpi_timers_subsystem_timer_0_pwm0',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_araddr',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_aresetn': 'iop_rpi_rst_clk_wiz_1_100M_peripheral_aresetn',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arready',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_arvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awaddr',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awready',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_awvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bready',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bresp',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_bvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rdata',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rready',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rresp',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_rvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wdata',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wready',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wstrb',\n",
      " 'iop_rpi/timers_subsystem/timer_0/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M09_AXI_wvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_1/interrupt': 'iop_rpi_timers_subsystem_timer_1_interrupt',\n",
      " 'iop_rpi/timers_subsystem/timer_1/pwm0': 'iop_rpi_timers_subsystem_timer_1_pwm0',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_araddr',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arready',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_arvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awaddr',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awready',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_awvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bready',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bresp',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_bvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rdata',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rready',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rresp',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_rvalid',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wdata',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wready',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wstrb',\n",
      " 'iop_rpi/timers_subsystem/timer_1/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M10_AXI_wvalid',\n",
      " 'iop_rpi/uartlite/interrupt': 'iop_rpi_uartlite_interrupt',\n",
      " 'iop_rpi/uartlite/rx': 'iop_rpi_io_switch_uart0_rx_i',\n",
      " 'iop_rpi/uartlite/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'iop_rpi/uartlite/s_axi_araddr': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_araddr',\n",
      " 'iop_rpi/uartlite/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'iop_rpi/uartlite/s_axi_arready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arready',\n",
      " 'iop_rpi/uartlite/s_axi_arvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_arvalid',\n",
      " 'iop_rpi/uartlite/s_axi_awaddr': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awaddr',\n",
      " 'iop_rpi/uartlite/s_axi_awready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awready',\n",
      " 'iop_rpi/uartlite/s_axi_awvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_awvalid',\n",
      " 'iop_rpi/uartlite/s_axi_bready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bready',\n",
      " 'iop_rpi/uartlite/s_axi_bresp': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bresp',\n",
      " 'iop_rpi/uartlite/s_axi_bvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_bvalid',\n",
      " 'iop_rpi/uartlite/s_axi_rdata': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rdata',\n",
      " 'iop_rpi/uartlite/s_axi_rready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rready',\n",
      " 'iop_rpi/uartlite/s_axi_rresp': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rresp',\n",
      " 'iop_rpi/uartlite/s_axi_rvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_rvalid',\n",
      " 'iop_rpi/uartlite/s_axi_wdata': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wdata',\n",
      " 'iop_rpi/uartlite/s_axi_wready': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wready',\n",
      " 'iop_rpi/uartlite/s_axi_wstrb': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wstrb',\n",
      " 'iop_rpi/uartlite/s_axi_wvalid': 'iop_rpi_microblaze_0_axi_periph_M08_AXI_wvalid',\n",
      " 'iop_rpi/uartlite/tx': 'iop_rpi_io_switch_uart0_tx_o',\n",
      " 'leds_gpio/ip2intc_irpt': 'leds_gpio_ip2intc_irpt',\n",
      " 'leds_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'leds_gpio/s_axi_araddr': 'leds_gpio_s_axi_araddr',\n",
      " 'leds_gpio/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'leds_gpio/s_axi_arready': 'leds_gpio_s_axi_arready',\n",
      " 'leds_gpio/s_axi_arvalid': 'leds_gpio_s_axi_arvalid',\n",
      " 'leds_gpio/s_axi_awaddr': 'leds_gpio_s_axi_awaddr',\n",
      " 'leds_gpio/s_axi_awready': 'leds_gpio_s_axi_awready',\n",
      " 'leds_gpio/s_axi_awvalid': 'leds_gpio_s_axi_awvalid',\n",
      " 'leds_gpio/s_axi_bready': 'leds_gpio_s_axi_bready',\n",
      " 'leds_gpio/s_axi_bresp': 'leds_gpio_s_axi_bresp',\n",
      " 'leds_gpio/s_axi_bvalid': 'leds_gpio_s_axi_bvalid',\n",
      " 'leds_gpio/s_axi_rdata': 'leds_gpio_s_axi_rdata',\n",
      " 'leds_gpio/s_axi_rready': 'leds_gpio_s_axi_rready',\n",
      " 'leds_gpio/s_axi_rresp': 'leds_gpio_s_axi_rresp',\n",
      " 'leds_gpio/s_axi_rvalid': 'leds_gpio_s_axi_rvalid',\n",
      " 'leds_gpio/s_axi_wdata': 'leds_gpio_s_axi_wdata',\n",
      " 'leds_gpio/s_axi_wready': 'leds_gpio_s_axi_wready',\n",
      " 'leds_gpio/s_axi_wstrb': 'leds_gpio_s_axi_wstrb',\n",
      " 'leds_gpio/s_axi_wvalid': 'leds_gpio_s_axi_wvalid',\n",
      " 'logic_1/dout': 'logic_1_dout',\n",
      " 'mb_iop_arduino_intr_ack/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_arduino_intr_ack/Dout': 'mb_iop_arduino_intr_ack_Dout',\n",
      " 'mb_iop_arduino_reset/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_arduino_reset/Dout': 'mb_iop_arduino_reset_Dout',\n",
      " 'mb_iop_pmoda_intr_ack/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_pmoda_intr_ack/Dout': 'mb_iop_pmoda_intr_ack_Dout',\n",
      " 'mb_iop_pmoda_reset/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_pmoda_reset/Dout': 'mb_iop_pmoda_reset_Dout',\n",
      " 'mb_iop_pmodb_intr_ack/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_pmodb_intr_ack/Dout': 'mb_iop_pmodb_intr_ack_Dout',\n",
      " 'mb_iop_pmodb_reset/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_pmodb_reset/Dout': 'mb_iop_pmodb_reset_Dout',\n",
      " 'mb_iop_rpi_intr_ack/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_rpi_intr_ack/Dout': 'mb_iop_rpi_intr_ack_Dout',\n",
      " 'mb_iop_rpi_reset/Din': 'ps7_0_GPIO_O',\n",
      " 'mb_iop_rpi_reset/Dout': 'mb_iop_rpi_reset_Dout',\n",
      " 'mdm_1/Dbg_Capture_0': 'iop_pmoda_mb_Dbg_Capture',\n",
      " 'mdm_1/Dbg_Capture_1': 'iop_pmodb_mb_Dbg_Capture',\n",
      " 'mdm_1/Dbg_Capture_2': 'iop_arduino_mb_Dbg_Capture',\n",
      " 'mdm_1/Dbg_Capture_3': 'iop_rpi_mb_Dbg_Capture',\n",
      " 'mdm_1/Dbg_Clk_0': 'iop_pmoda_mb_Dbg_Clk',\n",
      " 'mdm_1/Dbg_Clk_1': 'iop_pmodb_mb_Dbg_Clk',\n",
      " 'mdm_1/Dbg_Clk_2': 'iop_arduino_mb_Dbg_Clk',\n",
      " 'mdm_1/Dbg_Clk_3': 'iop_rpi_mb_Dbg_Clk',\n",
      " 'mdm_1/Dbg_Disable_0': 'iop_pmoda_mb_Dbg_Disable',\n",
      " 'mdm_1/Dbg_Disable_1': 'iop_pmodb_mb_Dbg_Disable',\n",
      " 'mdm_1/Dbg_Disable_2': 'iop_arduino_mb_Dbg_Disable',\n",
      " 'mdm_1/Dbg_Disable_3': 'iop_rpi_mb_Dbg_Disable',\n",
      " 'mdm_1/Dbg_Reg_En_0': 'iop_pmoda_mb_Dbg_Reg_En',\n",
      " 'mdm_1/Dbg_Reg_En_1': 'iop_pmodb_mb_Dbg_Reg_En',\n",
      " 'mdm_1/Dbg_Reg_En_2': 'iop_arduino_mb_Dbg_Reg_En',\n",
      " 'mdm_1/Dbg_Reg_En_3': 'iop_rpi_mb_Dbg_Reg_En',\n",
      " 'mdm_1/Dbg_Rst_0': 'iop_pmoda_mb_Debug_Rst',\n",
      " 'mdm_1/Dbg_Rst_1': 'iop_pmodb_mb_Debug_Rst',\n",
      " 'mdm_1/Dbg_Rst_2': 'iop_arduino_mb_Debug_Rst',\n",
      " 'mdm_1/Dbg_Rst_3': 'iop_rpi_mb_Debug_Rst',\n",
      " 'mdm_1/Dbg_Shift_0': 'iop_pmoda_mb_Dbg_Shift',\n",
      " 'mdm_1/Dbg_Shift_1': 'iop_pmodb_mb_Dbg_Shift',\n",
      " 'mdm_1/Dbg_Shift_2': 'iop_arduino_mb_Dbg_Shift',\n",
      " 'mdm_1/Dbg_Shift_3': 'iop_rpi_mb_Dbg_Shift',\n",
      " 'mdm_1/Dbg_TDI_0': 'iop_pmoda_mb_Dbg_TDI',\n",
      " 'mdm_1/Dbg_TDI_1': 'iop_pmodb_mb_Dbg_TDI',\n",
      " 'mdm_1/Dbg_TDI_2': 'iop_arduino_mb_Dbg_TDI',\n",
      " 'mdm_1/Dbg_TDI_3': 'iop_rpi_mb_Dbg_TDI',\n",
      " 'mdm_1/Dbg_TDO_0': 'iop_pmoda_mb_Dbg_TDO',\n",
      " 'mdm_1/Dbg_TDO_1': 'iop_pmodb_mb_Dbg_TDO',\n",
      " 'mdm_1/Dbg_TDO_2': 'iop_arduino_mb_Dbg_TDO',\n",
      " 'mdm_1/Dbg_TDO_3': 'iop_rpi_mb_Dbg_TDO',\n",
      " 'mdm_1/Dbg_Update_0': 'iop_pmoda_mb_Dbg_Update',\n",
      " 'mdm_1/Dbg_Update_1': 'iop_pmodb_mb_Dbg_Update',\n",
      " 'mdm_1/Dbg_Update_2': 'iop_arduino_mb_Dbg_Update',\n",
      " 'mdm_1/Dbg_Update_3': 'iop_rpi_mb_Dbg_Update',\n",
      " 'mdm_1/Debug_SYS_Rst': 'mdm_1_Debug_SYS_Rst',\n",
      " 'pmoda_rp_pin_sel/Din': 'ps7_0_GPIO_O',\n",
      " 'pmoda_rp_pin_sel/Dout': 'pmoda_rp_pin_sel_Dout',\n",
      " 'ps7_0/FCLK_CLK0': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0/FCLK_CLK1': 'ps7_0_FCLK_CLK1',\n",
      " 'ps7_0/FCLK_CLK2': 'ps7_0_FCLK_CLK2',\n",
      " 'ps7_0/FCLK_CLK3': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0/FCLK_RESET0_N': 'ps7_0_FCLK_RESET0_N',\n",
      " 'ps7_0/GPIO_O': 'ps7_0_GPIO_O',\n",
      " 'ps7_0/IRQ_F2P': 'xlconcat_0_dout',\n",
      " 'ps7_0/M_AXI_GP0_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0/M_AXI_GP0_ARADDR': 'ps7_0_M_AXI_GP0_ARADDR',\n",
      " 'ps7_0/M_AXI_GP0_ARBURST': 'ps7_0_M_AXI_GP0_ARBURST',\n",
      " 'ps7_0/M_AXI_GP0_ARCACHE': 'ps7_0_M_AXI_GP0_ARCACHE',\n",
      " 'ps7_0/M_AXI_GP0_ARID': 'ps7_0_M_AXI_GP0_ARID',\n",
      " 'ps7_0/M_AXI_GP0_ARLEN': 'ps7_0_M_AXI_GP0_ARLEN',\n",
      " 'ps7_0/M_AXI_GP0_ARLOCK': 'ps7_0_M_AXI_GP0_ARLOCK',\n",
      " 'ps7_0/M_AXI_GP0_ARPROT': 'ps7_0_M_AXI_GP0_ARPROT',\n",
      " 'ps7_0/M_AXI_GP0_ARQOS': 'ps7_0_M_AXI_GP0_ARQOS',\n",
      " 'ps7_0/M_AXI_GP0_ARREADY': 'ps7_0_M_AXI_GP0_ARREADY',\n",
      " 'ps7_0/M_AXI_GP0_ARSIZE': 'ps7_0_M_AXI_GP0_ARSIZE',\n",
      " 'ps7_0/M_AXI_GP0_ARVALID': 'ps7_0_M_AXI_GP0_ARVALID',\n",
      " 'ps7_0/M_AXI_GP0_AWADDR': 'ps7_0_M_AXI_GP0_AWADDR',\n",
      " 'ps7_0/M_AXI_GP0_AWBURST': 'ps7_0_M_AXI_GP0_AWBURST',\n",
      " 'ps7_0/M_AXI_GP0_AWCACHE': 'ps7_0_M_AXI_GP0_AWCACHE',\n",
      " 'ps7_0/M_AXI_GP0_AWID': 'ps7_0_M_AXI_GP0_AWID',\n",
      " 'ps7_0/M_AXI_GP0_AWLEN': 'ps7_0_M_AXI_GP0_AWLEN',\n",
      " 'ps7_0/M_AXI_GP0_AWLOCK': 'ps7_0_M_AXI_GP0_AWLOCK',\n",
      " 'ps7_0/M_AXI_GP0_AWPROT': 'ps7_0_M_AXI_GP0_AWPROT',\n",
      " 'ps7_0/M_AXI_GP0_AWQOS': 'ps7_0_M_AXI_GP0_AWQOS',\n",
      " 'ps7_0/M_AXI_GP0_AWREADY': 'ps7_0_M_AXI_GP0_AWREADY',\n",
      " 'ps7_0/M_AXI_GP0_AWSIZE': 'ps7_0_M_AXI_GP0_AWSIZE',\n",
      " 'ps7_0/M_AXI_GP0_AWVALID': 'ps7_0_M_AXI_GP0_AWVALID',\n",
      " 'ps7_0/M_AXI_GP0_BID': 'ps7_0_M_AXI_GP0_BID',\n",
      " 'ps7_0/M_AXI_GP0_BREADY': 'ps7_0_M_AXI_GP0_BREADY',\n",
      " 'ps7_0/M_AXI_GP0_BRESP': 'ps7_0_M_AXI_GP0_BRESP',\n",
      " 'ps7_0/M_AXI_GP0_BVALID': 'ps7_0_M_AXI_GP0_BVALID',\n",
      " 'ps7_0/M_AXI_GP0_RDATA': 'ps7_0_M_AXI_GP0_RDATA',\n",
      " 'ps7_0/M_AXI_GP0_RID': 'ps7_0_M_AXI_GP0_RID',\n",
      " 'ps7_0/M_AXI_GP0_RLAST': 'ps7_0_M_AXI_GP0_RLAST',\n",
      " 'ps7_0/M_AXI_GP0_RREADY': 'ps7_0_M_AXI_GP0_RREADY',\n",
      " 'ps7_0/M_AXI_GP0_RRESP': 'ps7_0_M_AXI_GP0_RRESP',\n",
      " 'ps7_0/M_AXI_GP0_RVALID': 'ps7_0_M_AXI_GP0_RVALID',\n",
      " 'ps7_0/M_AXI_GP0_WDATA': 'ps7_0_M_AXI_GP0_WDATA',\n",
      " 'ps7_0/M_AXI_GP0_WID': 'ps7_0_M_AXI_GP0_WID',\n",
      " 'ps7_0/M_AXI_GP0_WLAST': 'ps7_0_M_AXI_GP0_WLAST',\n",
      " 'ps7_0/M_AXI_GP0_WREADY': 'ps7_0_M_AXI_GP0_WREADY',\n",
      " 'ps7_0/M_AXI_GP0_WSTRB': 'ps7_0_M_AXI_GP0_WSTRB',\n",
      " 'ps7_0/M_AXI_GP0_WVALID': 'ps7_0_M_AXI_GP0_WVALID',\n",
      " 'ps7_0/M_AXI_GP1_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0/M_AXI_GP1_ARADDR': 'ps7_0_M_AXI_GP1_ARADDR',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0/M_AXI_GP1_ARBURST': 'ps7_0_M_AXI_GP1_ARBURST',\n",
      " 'ps7_0/M_AXI_GP1_ARCACHE': 'ps7_0_M_AXI_GP1_ARCACHE',\n",
      " 'ps7_0/M_AXI_GP1_ARID': 'ps7_0_M_AXI_GP1_ARID',\n",
      " 'ps7_0/M_AXI_GP1_ARLEN': 'ps7_0_M_AXI_GP1_ARLEN',\n",
      " 'ps7_0/M_AXI_GP1_ARLOCK': 'ps7_0_M_AXI_GP1_ARLOCK',\n",
      " 'ps7_0/M_AXI_GP1_ARPROT': 'ps7_0_M_AXI_GP1_ARPROT',\n",
      " 'ps7_0/M_AXI_GP1_ARQOS': 'ps7_0_M_AXI_GP1_ARQOS',\n",
      " 'ps7_0/M_AXI_GP1_ARREADY': 'ps7_0_M_AXI_GP1_ARREADY',\n",
      " 'ps7_0/M_AXI_GP1_ARSIZE': 'ps7_0_M_AXI_GP1_ARSIZE',\n",
      " 'ps7_0/M_AXI_GP1_ARVALID': 'ps7_0_M_AXI_GP1_ARVALID',\n",
      " 'ps7_0/M_AXI_GP1_AWADDR': 'ps7_0_M_AXI_GP1_AWADDR',\n",
      " 'ps7_0/M_AXI_GP1_AWBURST': 'ps7_0_M_AXI_GP1_AWBURST',\n",
      " 'ps7_0/M_AXI_GP1_AWCACHE': 'ps7_0_M_AXI_GP1_AWCACHE',\n",
      " 'ps7_0/M_AXI_GP1_AWID': 'ps7_0_M_AXI_GP1_AWID',\n",
      " 'ps7_0/M_AXI_GP1_AWLEN': 'ps7_0_M_AXI_GP1_AWLEN',\n",
      " 'ps7_0/M_AXI_GP1_AWLOCK': 'ps7_0_M_AXI_GP1_AWLOCK',\n",
      " 'ps7_0/M_AXI_GP1_AWPROT': 'ps7_0_M_AXI_GP1_AWPROT',\n",
      " 'ps7_0/M_AXI_GP1_AWQOS': 'ps7_0_M_AXI_GP1_AWQOS',\n",
      " 'ps7_0/M_AXI_GP1_AWREADY': 'ps7_0_M_AXI_GP1_AWREADY',\n",
      " 'ps7_0/M_AXI_GP1_AWSIZE': 'ps7_0_M_AXI_GP1_AWSIZE',\n",
      " 'ps7_0/M_AXI_GP1_AWVALID': 'ps7_0_M_AXI_GP1_AWVALID',\n",
      " 'ps7_0/M_AXI_GP1_BID': 'ps7_0_M_AXI_GP1_BID',\n",
      " 'ps7_0/M_AXI_GP1_BREADY': 'ps7_0_M_AXI_GP1_BREADY',\n",
      " 'ps7_0/M_AXI_GP1_BRESP': 'ps7_0_M_AXI_GP1_BRESP',\n",
      " 'ps7_0/M_AXI_GP1_BVALID': 'ps7_0_M_AXI_GP1_BVALID',\n",
      " 'ps7_0/M_AXI_GP1_RDATA': 'ps7_0_M_AXI_GP1_RDATA',\n",
      " 'ps7_0/M_AXI_GP1_RID': 'ps7_0_M_AXI_GP1_RID',\n",
      " 'ps7_0/M_AXI_GP1_RLAST': 'ps7_0_M_AXI_GP1_RLAST',\n",
      " 'ps7_0/M_AXI_GP1_RREADY': 'ps7_0_M_AXI_GP1_RREADY',\n",
      " 'ps7_0/M_AXI_GP1_RRESP': 'ps7_0_M_AXI_GP1_RRESP',\n",
      " 'ps7_0/M_AXI_GP1_RVALID': 'ps7_0_M_AXI_GP1_RVALID',\n",
      " 'ps7_0/M_AXI_GP1_WDATA': 'ps7_0_M_AXI_GP1_WDATA',\n",
      " 'ps7_0/M_AXI_GP1_WID': 'ps7_0_M_AXI_GP1_WID',\n",
      " 'ps7_0/M_AXI_GP1_WLAST': 'ps7_0_M_AXI_GP1_WLAST',\n",
      " 'ps7_0/M_AXI_GP1_WREADY': 'ps7_0_M_AXI_GP1_WREADY',\n",
      " 'ps7_0/M_AXI_GP1_WSTRB': 'ps7_0_M_AXI_GP1_WSTRB',\n",
      " 'ps7_0/M_AXI_GP1_WVALID': 'ps7_0_M_AXI_GP1_WVALID',\n",
      " 'ps7_0/S_AXI_GP0_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0/S_AXI_GP0_ARADDR': 'axi_interconnect_0_M00_AXI_araddr',\n",
      " 'ps7_0/S_AXI_GP0_ARBURST': 'axi_interconnect_0_M00_AXI_arburst',\n",
      " 'ps7_0/S_AXI_GP0_ARCACHE': 'axi_interconnect_0_M00_AXI_arcache',\n",
      " 'ps7_0/S_AXI_GP0_ARLEN': 'axi_interconnect_0_M00_AXI_arlen',\n",
      " 'ps7_0/S_AXI_GP0_ARLOCK': 'axi_interconnect_0_M00_AXI_arlock',\n",
      " 'ps7_0/S_AXI_GP0_ARPROT': 'axi_interconnect_0_M00_AXI_arprot',\n",
      " 'ps7_0/S_AXI_GP0_ARQOS': 'axi_interconnect_0_M00_AXI_arqos',\n",
      " 'ps7_0/S_AXI_GP0_ARREADY': 'axi_interconnect_0_M00_AXI_arready',\n",
      " 'ps7_0/S_AXI_GP0_ARSIZE': 'axi_interconnect_0_M00_AXI_arsize',\n",
      " 'ps7_0/S_AXI_GP0_ARVALID': 'axi_interconnect_0_M00_AXI_arvalid',\n",
      " 'ps7_0/S_AXI_GP0_AWADDR': 'axi_interconnect_0_M00_AXI_awaddr',\n",
      " 'ps7_0/S_AXI_GP0_AWBURST': 'axi_interconnect_0_M00_AXI_awburst',\n",
      " 'ps7_0/S_AXI_GP0_AWCACHE': 'axi_interconnect_0_M00_AXI_awcache',\n",
      " 'ps7_0/S_AXI_GP0_AWLEN': 'axi_interconnect_0_M00_AXI_awlen',\n",
      " 'ps7_0/S_AXI_GP0_AWLOCK': 'axi_interconnect_0_M00_AXI_awlock',\n",
      " 'ps7_0/S_AXI_GP0_AWPROT': 'axi_interconnect_0_M00_AXI_awprot',\n",
      " 'ps7_0/S_AXI_GP0_AWQOS': 'axi_interconnect_0_M00_AXI_awqos',\n",
      " 'ps7_0/S_AXI_GP0_AWREADY': 'axi_interconnect_0_M00_AXI_awready',\n",
      " 'ps7_0/S_AXI_GP0_AWSIZE': 'axi_interconnect_0_M00_AXI_awsize',\n",
      " 'ps7_0/S_AXI_GP0_AWVALID': 'axi_interconnect_0_M00_AXI_awvalid',\n",
      " 'ps7_0/S_AXI_GP0_BREADY': 'axi_interconnect_0_M00_AXI_bready',\n",
      " 'ps7_0/S_AXI_GP0_BRESP': 'axi_interconnect_0_M00_AXI_bresp',\n",
      " 'ps7_0/S_AXI_GP0_BVALID': 'axi_interconnect_0_M00_AXI_bvalid',\n",
      " 'ps7_0/S_AXI_GP0_RDATA': 'axi_interconnect_0_M00_AXI_rdata',\n",
      " 'ps7_0/S_AXI_GP0_RLAST': 'axi_interconnect_0_M00_AXI_rlast',\n",
      " 'ps7_0/S_AXI_GP0_RREADY': 'axi_interconnect_0_M00_AXI_rready',\n",
      " 'ps7_0/S_AXI_GP0_RRESP': 'axi_interconnect_0_M00_AXI_rresp',\n",
      " 'ps7_0/S_AXI_GP0_RVALID': 'axi_interconnect_0_M00_AXI_rvalid',\n",
      " 'ps7_0/S_AXI_GP0_WDATA': 'axi_interconnect_0_M00_AXI_wdata',\n",
      " 'ps7_0/S_AXI_GP0_WLAST': 'axi_interconnect_0_M00_AXI_wlast',\n",
      " 'ps7_0/S_AXI_GP0_WREADY': 'axi_interconnect_0_M00_AXI_wready',\n",
      " 'ps7_0/S_AXI_GP0_WSTRB': 'axi_interconnect_0_M00_AXI_wstrb',\n",
      " 'ps7_0/S_AXI_GP0_WVALID': 'axi_interconnect_0_M00_AXI_wvalid',\n",
      " 'ps7_0/S_AXI_HP0_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'ps7_0/S_AXI_HP0_ARADDR': 'ps7_0_S_AXI_HP0_ARADDR',\n",
      " 'ps7_0/S_AXI_HP0_ARBURST': 'ps7_0_S_AXI_HP0_ARBURST',\n",
      " 'ps7_0/S_AXI_HP0_ARCACHE': 'ps7_0_S_AXI_HP0_ARCACHE',\n",
      " 'ps7_0/S_AXI_HP0_ARID': 'ps7_0_S_AXI_HP0_ARID',\n",
      " 'ps7_0/S_AXI_HP0_ARLEN': 'ps7_0_S_AXI_HP0_ARLEN',\n",
      " 'ps7_0/S_AXI_HP0_ARLOCK': 'ps7_0_S_AXI_HP0_ARLOCK',\n",
      " 'ps7_0/S_AXI_HP0_ARPROT': 'ps7_0_S_AXI_HP0_ARPROT',\n",
      " 'ps7_0/S_AXI_HP0_ARQOS': 'ps7_0_S_AXI_HP0_ARQOS',\n",
      " 'ps7_0/S_AXI_HP0_ARREADY': 'ps7_0_S_AXI_HP0_ARREADY',\n",
      " 'ps7_0/S_AXI_HP0_ARSIZE': 'ps7_0_S_AXI_HP0_ARSIZE',\n",
      " 'ps7_0/S_AXI_HP0_ARVALID': 'ps7_0_S_AXI_HP0_ARVALID',\n",
      " 'ps7_0/S_AXI_HP0_AWADDR': 'ps7_0_S_AXI_HP0_AWADDR',\n",
      " 'ps7_0/S_AXI_HP0_AWBURST': 'ps7_0_S_AXI_HP0_AWBURST',\n",
      " 'ps7_0/S_AXI_HP0_AWCACHE': 'ps7_0_S_AXI_HP0_AWCACHE',\n",
      " 'ps7_0/S_AXI_HP0_AWID': 'ps7_0_S_AXI_HP0_AWID',\n",
      " 'ps7_0/S_AXI_HP0_AWLEN': 'ps7_0_S_AXI_HP0_AWLEN',\n",
      " 'ps7_0/S_AXI_HP0_AWLOCK': 'ps7_0_S_AXI_HP0_AWLOCK',\n",
      " 'ps7_0/S_AXI_HP0_AWPROT': 'ps7_0_S_AXI_HP0_AWPROT',\n",
      " 'ps7_0/S_AXI_HP0_AWQOS': 'ps7_0_S_AXI_HP0_AWQOS',\n",
      " 'ps7_0/S_AXI_HP0_AWREADY': 'ps7_0_S_AXI_HP0_AWREADY',\n",
      " 'ps7_0/S_AXI_HP0_AWSIZE': 'ps7_0_S_AXI_HP0_AWSIZE',\n",
      " 'ps7_0/S_AXI_HP0_AWVALID': 'ps7_0_S_AXI_HP0_AWVALID',\n",
      " 'ps7_0/S_AXI_HP0_BID': 'ps7_0_S_AXI_HP0_BID',\n",
      " 'ps7_0/S_AXI_HP0_BREADY': 'ps7_0_S_AXI_HP0_BREADY',\n",
      " 'ps7_0/S_AXI_HP0_BRESP': 'ps7_0_S_AXI_HP0_BRESP',\n",
      " 'ps7_0/S_AXI_HP0_BVALID': 'ps7_0_S_AXI_HP0_BVALID',\n",
      " 'ps7_0/S_AXI_HP0_RDATA': 'ps7_0_S_AXI_HP0_RDATA',\n",
      " 'ps7_0/S_AXI_HP0_RID': 'ps7_0_S_AXI_HP0_RID',\n",
      " 'ps7_0/S_AXI_HP0_RLAST': 'ps7_0_S_AXI_HP0_RLAST',\n",
      " 'ps7_0/S_AXI_HP0_RREADY': 'ps7_0_S_AXI_HP0_RREADY',\n",
      " 'ps7_0/S_AXI_HP0_RRESP': 'ps7_0_S_AXI_HP0_RRESP',\n",
      " 'ps7_0/S_AXI_HP0_RVALID': 'ps7_0_S_AXI_HP0_RVALID',\n",
      " 'ps7_0/S_AXI_HP0_WDATA': 'ps7_0_S_AXI_HP0_WDATA',\n",
      " 'ps7_0/S_AXI_HP0_WID': 'ps7_0_S_AXI_HP0_WID',\n",
      " 'ps7_0/S_AXI_HP0_WLAST': 'ps7_0_S_AXI_HP0_WLAST',\n",
      " 'ps7_0/S_AXI_HP0_WREADY': 'ps7_0_S_AXI_HP0_WREADY',\n",
      " 'ps7_0/S_AXI_HP0_WSTRB': 'ps7_0_S_AXI_HP0_WSTRB',\n",
      " 'ps7_0/S_AXI_HP0_WVALID': 'ps7_0_S_AXI_HP0_WVALID',\n",
      " 'ps7_0/S_AXI_HP2_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0/S_AXI_HP2_ARADDR': 'axi_mem_intercon_M00_AXI_araddr',\n",
      " 'ps7_0/S_AXI_HP2_ARBURST': 'axi_mem_intercon_M00_AXI_arburst',\n",
      " 'ps7_0/S_AXI_HP2_ARCACHE': 'axi_mem_intercon_M00_AXI_arcache',\n",
      " 'ps7_0/S_AXI_HP2_ARID': 'axi_mem_intercon_M00_AXI_arid',\n",
      " 'ps7_0/S_AXI_HP2_ARLEN': 'axi_mem_intercon_M00_AXI_arlen',\n",
      " 'ps7_0/S_AXI_HP2_ARLOCK': 'axi_mem_intercon_M00_AXI_arlock',\n",
      " 'ps7_0/S_AXI_HP2_ARPROT': 'axi_mem_intercon_M00_AXI_arprot',\n",
      " 'ps7_0/S_AXI_HP2_ARQOS': 'axi_mem_intercon_M00_AXI_arqos',\n",
      " 'ps7_0/S_AXI_HP2_ARREADY': 'axi_mem_intercon_M00_AXI_arready',\n",
      " 'ps7_0/S_AXI_HP2_ARSIZE': 'axi_mem_intercon_M00_AXI_arsize',\n",
      " 'ps7_0/S_AXI_HP2_ARVALID': 'axi_mem_intercon_M00_AXI_arvalid',\n",
      " 'ps7_0/S_AXI_HP2_AWADDR': 'axi_mem_intercon_M00_AXI_awaddr',\n",
      " 'ps7_0/S_AXI_HP2_AWBURST': 'axi_mem_intercon_M00_AXI_awburst',\n",
      " 'ps7_0/S_AXI_HP2_AWCACHE': 'axi_mem_intercon_M00_AXI_awcache',\n",
      " 'ps7_0/S_AXI_HP2_AWID': 'axi_mem_intercon_M00_AXI_awid',\n",
      " 'ps7_0/S_AXI_HP2_AWLEN': 'axi_mem_intercon_M00_AXI_awlen',\n",
      " 'ps7_0/S_AXI_HP2_AWLOCK': 'axi_mem_intercon_M00_AXI_awlock',\n",
      " 'ps7_0/S_AXI_HP2_AWPROT': 'axi_mem_intercon_M00_AXI_awprot',\n",
      " 'ps7_0/S_AXI_HP2_AWQOS': 'axi_mem_intercon_M00_AXI_awqos',\n",
      " 'ps7_0/S_AXI_HP2_AWREADY': 'axi_mem_intercon_M00_AXI_awready',\n",
      " 'ps7_0/S_AXI_HP2_AWSIZE': 'axi_mem_intercon_M00_AXI_awsize',\n",
      " 'ps7_0/S_AXI_HP2_AWVALID': 'axi_mem_intercon_M00_AXI_awvalid',\n",
      " 'ps7_0/S_AXI_HP2_BID': 'axi_mem_intercon_M00_AXI_bid',\n",
      " 'ps7_0/S_AXI_HP2_BREADY': 'axi_mem_intercon_M00_AXI_bready',\n",
      " 'ps7_0/S_AXI_HP2_BRESP': 'axi_mem_intercon_M00_AXI_bresp',\n",
      " 'ps7_0/S_AXI_HP2_BVALID': 'axi_mem_intercon_M00_AXI_bvalid',\n",
      " 'ps7_0/S_AXI_HP2_RDATA': 'axi_mem_intercon_M00_AXI_rdata',\n",
      " 'ps7_0/S_AXI_HP2_RID': 'axi_mem_intercon_M00_AXI_rid',\n",
      " 'ps7_0/S_AXI_HP2_RLAST': 'axi_mem_intercon_M00_AXI_rlast',\n",
      " 'ps7_0/S_AXI_HP2_RREADY': 'axi_mem_intercon_M00_AXI_rready',\n",
      " 'ps7_0/S_AXI_HP2_RRESP': 'axi_mem_intercon_M00_AXI_rresp',\n",
      " 'ps7_0/S_AXI_HP2_RVALID': 'axi_mem_intercon_M00_AXI_rvalid',\n",
      " 'ps7_0/S_AXI_HP2_WDATA': 'axi_mem_intercon_M00_AXI_wdata',\n",
      " 'ps7_0/S_AXI_HP2_WID': 'axi_mem_intercon_M00_AXI_wid',\n",
      " 'ps7_0/S_AXI_HP2_WLAST': 'axi_mem_intercon_M00_AXI_wlast',\n",
      " 'ps7_0/S_AXI_HP2_WREADY': 'axi_mem_intercon_M00_AXI_wready',\n",
      " 'ps7_0/S_AXI_HP2_WSTRB': 'axi_mem_intercon_M00_AXI_wstrb',\n",
      " 'ps7_0/S_AXI_HP2_WVALID': 'axi_mem_intercon_M00_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/ARESETN': 'rst_ps7_0_fclk0_interconnect_aresetn',\n",
      " 'ps7_0_axi_periph/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M00_AXI_araddr': 'ps7_0_axi_periph_M00_AXI_araddr',\n",
      " 'ps7_0_axi_periph/M00_AXI_arready': 'ps7_0_axi_periph_M00_AXI_arready',\n",
      " 'ps7_0_axi_periph/M00_AXI_arvalid': 'ps7_0_axi_periph_M00_AXI_arvalid',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_axi_periph/M00_AXI_awaddr': 'ps7_0_axi_periph_M00_AXI_awaddr',\n",
      " 'ps7_0_axi_periph/M00_AXI_awready': 'ps7_0_axi_periph_M00_AXI_awready',\n",
      " 'ps7_0_axi_periph/M00_AXI_awvalid': 'ps7_0_axi_periph_M00_AXI_awvalid',\n",
      " 'ps7_0_axi_periph/M00_AXI_bready': 'ps7_0_axi_periph_M00_AXI_bready',\n",
      " 'ps7_0_axi_periph/M00_AXI_bresp': 'ps7_0_axi_periph_M00_AXI_bresp',\n",
      " 'ps7_0_axi_periph/M00_AXI_bvalid': 'ps7_0_axi_periph_M00_AXI_bvalid',\n",
      " 'ps7_0_axi_periph/M00_AXI_rdata': 'ps7_0_axi_periph_M00_AXI_rdata',\n",
      " 'ps7_0_axi_periph/M00_AXI_rready': 'ps7_0_axi_periph_M00_AXI_rready',\n",
      " 'ps7_0_axi_periph/M00_AXI_rresp': 'ps7_0_axi_periph_M00_AXI_rresp',\n",
      " 'ps7_0_axi_periph/M00_AXI_rvalid': 'ps7_0_axi_periph_M00_AXI_rvalid',\n",
      " 'ps7_0_axi_periph/M00_AXI_wdata': 'ps7_0_axi_periph_M00_AXI_wdata',\n",
      " 'ps7_0_axi_periph/M00_AXI_wready': 'ps7_0_axi_periph_M00_AXI_wready',\n",
      " 'ps7_0_axi_periph/M00_AXI_wstrb': 'ps7_0_axi_periph_M00_AXI_wstrb',\n",
      " 'ps7_0_axi_periph/M00_AXI_wvalid': 'ps7_0_axi_periph_M00_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M01_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M01_AXI_araddr': 'ps7_0_axi_periph_M01_AXI_araddr',\n",
      " 'ps7_0_axi_periph/M01_AXI_arburst': 'ps7_0_axi_periph_M01_AXI_arburst',\n",
      " 'ps7_0_axi_periph/M01_AXI_arcache': 'ps7_0_axi_periph_M01_AXI_arcache',\n",
      " 'ps7_0_axi_periph/M01_AXI_arid': 'ps7_0_axi_periph_M01_AXI_arid',\n",
      " 'ps7_0_axi_periph/M01_AXI_arlen': 'ps7_0_axi_periph_M01_AXI_arlen',\n",
      " 'ps7_0_axi_periph/M01_AXI_arlock': 'ps7_0_axi_periph_M01_AXI_arlock',\n",
      " 'ps7_0_axi_periph/M01_AXI_arprot': 'ps7_0_axi_periph_M01_AXI_arprot',\n",
      " 'ps7_0_axi_periph/M01_AXI_arqos': 'ps7_0_axi_periph_M01_AXI_arqos',\n",
      " 'ps7_0_axi_periph/M01_AXI_arready': 'ps7_0_axi_periph_M01_AXI_arready',\n",
      " 'ps7_0_axi_periph/M01_AXI_arregion': 'ps7_0_axi_periph_M01_AXI_arregion',\n",
      " 'ps7_0_axi_periph/M01_AXI_arsize': 'ps7_0_axi_periph_M01_AXI_arsize',\n",
      " 'ps7_0_axi_periph/M01_AXI_arvalid': 'ps7_0_axi_periph_M01_AXI_arvalid',\n",
      " 'ps7_0_axi_periph/M01_AXI_awaddr': 'ps7_0_axi_periph_M01_AXI_awaddr',\n",
      " 'ps7_0_axi_periph/M01_AXI_awburst': 'ps7_0_axi_periph_M01_AXI_awburst',\n",
      " 'ps7_0_axi_periph/M01_AXI_awcache': 'ps7_0_axi_periph_M01_AXI_awcache',\n",
      " 'ps7_0_axi_periph/M01_AXI_awid': 'ps7_0_axi_periph_M01_AXI_awid',\n",
      " 'ps7_0_axi_periph/M01_AXI_awlen': 'ps7_0_axi_periph_M01_AXI_awlen',\n",
      " 'ps7_0_axi_periph/M01_AXI_awlock': 'ps7_0_axi_periph_M01_AXI_awlock',\n",
      " 'ps7_0_axi_periph/M01_AXI_awprot': 'ps7_0_axi_periph_M01_AXI_awprot',\n",
      " 'ps7_0_axi_periph/M01_AXI_awqos': 'ps7_0_axi_periph_M01_AXI_awqos',\n",
      " 'ps7_0_axi_periph/M01_AXI_awready': 'ps7_0_axi_periph_M01_AXI_awready',\n",
      " 'ps7_0_axi_periph/M01_AXI_awregion': 'ps7_0_axi_periph_M01_AXI_awregion',\n",
      " 'ps7_0_axi_periph/M01_AXI_awsize': 'ps7_0_axi_periph_M01_AXI_awsize',\n",
      " 'ps7_0_axi_periph/M01_AXI_awvalid': 'ps7_0_axi_periph_M01_AXI_awvalid',\n",
      " 'ps7_0_axi_periph/M01_AXI_bid': 'ps7_0_axi_periph_M01_AXI_bid',\n",
      " 'ps7_0_axi_periph/M01_AXI_bready': 'ps7_0_axi_periph_M01_AXI_bready',\n",
      " 'ps7_0_axi_periph/M01_AXI_bresp': 'ps7_0_axi_periph_M01_AXI_bresp',\n",
      " 'ps7_0_axi_periph/M01_AXI_bvalid': 'ps7_0_axi_periph_M01_AXI_bvalid',\n",
      " 'ps7_0_axi_periph/M01_AXI_rdata': 'ps7_0_axi_periph_M01_AXI_rdata',\n",
      " 'ps7_0_axi_periph/M01_AXI_rid': 'ps7_0_axi_periph_M01_AXI_rid',\n",
      " 'ps7_0_axi_periph/M01_AXI_rlast': 'ps7_0_axi_periph_M01_AXI_rlast',\n",
      " 'ps7_0_axi_periph/M01_AXI_rready': 'ps7_0_axi_periph_M01_AXI_rready',\n",
      " 'ps7_0_axi_periph/M01_AXI_rresp': 'ps7_0_axi_periph_M01_AXI_rresp',\n",
      " 'ps7_0_axi_periph/M01_AXI_rvalid': 'ps7_0_axi_periph_M01_AXI_rvalid',\n",
      " 'ps7_0_axi_periph/M01_AXI_wdata': 'ps7_0_axi_periph_M01_AXI_wdata',\n",
      " 'ps7_0_axi_periph/M01_AXI_wlast': 'ps7_0_axi_periph_M01_AXI_wlast',\n",
      " 'ps7_0_axi_periph/M01_AXI_wready': 'ps7_0_axi_periph_M01_AXI_wready',\n",
      " 'ps7_0_axi_periph/M01_AXI_wstrb': 'ps7_0_axi_periph_M01_AXI_wstrb',\n",
      " 'ps7_0_axi_periph/M01_AXI_wvalid': 'ps7_0_axi_periph_M01_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M02_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M02_AXI_araddr': 'ps7_0_axi_periph_M02_AXI_araddr',\n",
      " 'ps7_0_axi_periph/M02_AXI_arready': 'ps7_0_axi_periph_M02_AXI_arready',\n",
      " 'ps7_0_axi_periph/M02_AXI_arvalid': 'ps7_0_axi_periph_M02_AXI_arvalid',\n",
      " 'ps7_0_axi_periph/M02_AXI_awaddr': 'ps7_0_axi_periph_M02_AXI_awaddr',\n",
      " 'ps7_0_axi_periph/M02_AXI_awready': 'ps7_0_axi_periph_M02_AXI_awready',\n",
      " 'ps7_0_axi_periph/M02_AXI_awvalid': 'ps7_0_axi_periph_M02_AXI_awvalid',\n",
      " 'ps7_0_axi_periph/M02_AXI_bready': 'ps7_0_axi_periph_M02_AXI_bready',\n",
      " 'ps7_0_axi_periph/M02_AXI_bresp': 'ps7_0_axi_periph_M02_AXI_bresp',\n",
      " 'ps7_0_axi_periph/M02_AXI_bvalid': 'ps7_0_axi_periph_M02_AXI_bvalid',\n",
      " 'ps7_0_axi_periph/M02_AXI_rdata': 'ps7_0_axi_periph_M02_AXI_rdata',\n",
      " 'ps7_0_axi_periph/M02_AXI_rready': 'ps7_0_axi_periph_M02_AXI_rready',\n",
      " 'ps7_0_axi_periph/M02_AXI_rresp': 'ps7_0_axi_periph_M02_AXI_rresp',\n",
      " 'ps7_0_axi_periph/M02_AXI_rvalid': 'ps7_0_axi_periph_M02_AXI_rvalid',\n",
      " 'ps7_0_axi_periph/M02_AXI_wdata': 'ps7_0_axi_periph_M02_AXI_wdata',\n",
      " 'ps7_0_axi_periph/M02_AXI_wready': 'ps7_0_axi_periph_M02_AXI_wready',\n",
      " 'ps7_0_axi_periph/M02_AXI_wstrb': 'ps7_0_axi_periph_M02_AXI_wstrb',\n",
      " 'ps7_0_axi_periph/M02_AXI_wvalid': 'ps7_0_axi_periph_M02_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M03_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M03_AXI_araddr': 'audio_codec_ctrl_0_s_axi_araddr',\n",
      " 'ps7_0_axi_periph/M03_AXI_arready': 'audio_codec_ctrl_0_s_axi_arready',\n",
      " 'ps7_0_axi_periph/M03_AXI_arvalid': 'audio_codec_ctrl_0_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph/M03_AXI_awaddr': 'audio_codec_ctrl_0_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph/M03_AXI_awready': 'audio_codec_ctrl_0_s_axi_awready',\n",
      " 'ps7_0_axi_periph/M03_AXI_awvalid': 'audio_codec_ctrl_0_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph/M03_AXI_bready': 'audio_codec_ctrl_0_s_axi_bready',\n",
      " 'ps7_0_axi_periph/M03_AXI_bresp': 'audio_codec_ctrl_0_s_axi_bresp',\n",
      " 'ps7_0_axi_periph/M03_AXI_bvalid': 'audio_codec_ctrl_0_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph/M03_AXI_rdata': 'audio_codec_ctrl_0_s_axi_rdata',\n",
      " 'ps7_0_axi_periph/M03_AXI_rready': 'audio_codec_ctrl_0_s_axi_rready',\n",
      " 'ps7_0_axi_periph/M03_AXI_rresp': 'audio_codec_ctrl_0_s_axi_rresp',\n",
      " 'ps7_0_axi_periph/M03_AXI_rvalid': 'audio_codec_ctrl_0_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph/M03_AXI_wdata': 'audio_codec_ctrl_0_s_axi_wdata',\n",
      " 'ps7_0_axi_periph/M03_AXI_wready': 'audio_codec_ctrl_0_s_axi_wready',\n",
      " 'ps7_0_axi_periph/M03_AXI_wstrb': 'audio_codec_ctrl_0_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph/M03_AXI_wvalid': 'audio_codec_ctrl_0_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M04_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M04_AXI_araddr': 'ps7_0_axi_periph_M04_AXI_araddr',\n",
      " 'ps7_0_axi_periph/M04_AXI_arready': 'ps7_0_axi_periph_M04_AXI_arready',\n",
      " 'ps7_0_axi_periph/M04_AXI_arvalid': 'ps7_0_axi_periph_M04_AXI_arvalid',\n",
      " 'ps7_0_axi_periph/M04_AXI_awaddr': 'ps7_0_axi_periph_M04_AXI_awaddr',\n",
      " 'ps7_0_axi_periph/M04_AXI_awready': 'ps7_0_axi_periph_M04_AXI_awready',\n",
      " 'ps7_0_axi_periph/M04_AXI_awvalid': 'ps7_0_axi_periph_M04_AXI_awvalid',\n",
      " 'ps7_0_axi_periph/M04_AXI_bready': 'ps7_0_axi_periph_M04_AXI_bready',\n",
      " 'ps7_0_axi_periph/M04_AXI_bresp': 'ps7_0_axi_periph_M04_AXI_bresp',\n",
      " 'ps7_0_axi_periph/M04_AXI_bvalid': 'ps7_0_axi_periph_M04_AXI_bvalid',\n",
      " 'ps7_0_axi_periph/M04_AXI_rdata': 'ps7_0_axi_periph_M04_AXI_rdata',\n",
      " 'ps7_0_axi_periph/M04_AXI_rready': 'ps7_0_axi_periph_M04_AXI_rready',\n",
      " 'ps7_0_axi_periph/M04_AXI_rresp': 'ps7_0_axi_periph_M04_AXI_rresp',\n",
      " 'ps7_0_axi_periph/M04_AXI_rvalid': 'ps7_0_axi_periph_M04_AXI_rvalid',\n",
      " 'ps7_0_axi_periph/M04_AXI_wdata': 'ps7_0_axi_periph_M04_AXI_wdata',\n",
      " 'ps7_0_axi_periph/M04_AXI_wready': 'ps7_0_axi_periph_M04_AXI_wready',\n",
      " 'ps7_0_axi_periph/M04_AXI_wstrb': 'ps7_0_axi_periph_M04_AXI_wstrb',\n",
      " 'ps7_0_axi_periph/M04_AXI_wvalid': 'ps7_0_axi_periph_M04_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M05_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M05_AXI_araddr': 'btns_gpio_s_axi_araddr',\n",
      " 'ps7_0_axi_periph/M05_AXI_arready': 'btns_gpio_s_axi_arready',\n",
      " 'ps7_0_axi_periph/M05_AXI_arvalid': 'btns_gpio_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph/M05_AXI_awaddr': 'btns_gpio_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph/M05_AXI_awready': 'btns_gpio_s_axi_awready',\n",
      " 'ps7_0_axi_periph/M05_AXI_awvalid': 'btns_gpio_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph/M05_AXI_bready': 'btns_gpio_s_axi_bready',\n",
      " 'ps7_0_axi_periph/M05_AXI_bresp': 'btns_gpio_s_axi_bresp',\n",
      " 'ps7_0_axi_periph/M05_AXI_bvalid': 'btns_gpio_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph/M05_AXI_rdata': 'btns_gpio_s_axi_rdata',\n",
      " 'ps7_0_axi_periph/M05_AXI_rready': 'btns_gpio_s_axi_rready',\n",
      " 'ps7_0_axi_periph/M05_AXI_rresp': 'btns_gpio_s_axi_rresp',\n",
      " 'ps7_0_axi_periph/M05_AXI_rvalid': 'btns_gpio_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph/M05_AXI_wdata': 'btns_gpio_s_axi_wdata',\n",
      " 'ps7_0_axi_periph/M05_AXI_wready': 'btns_gpio_s_axi_wready',\n",
      " 'ps7_0_axi_periph/M05_AXI_wstrb': 'btns_gpio_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph/M05_AXI_wvalid': 'btns_gpio_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph/M06_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M06_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M06_AXI_araddr': 'ps7_0_axi_periph_M06_AXI_araddr',\n",
      " 'ps7_0_axi_periph/M06_AXI_arburst': 'ps7_0_axi_periph_M06_AXI_arburst',\n",
      " 'ps7_0_axi_periph/M06_AXI_arcache': 'ps7_0_axi_periph_M06_AXI_arcache',\n",
      " 'ps7_0_axi_periph/M06_AXI_arid': 'ps7_0_axi_periph_M06_AXI_arid',\n",
      " 'ps7_0_axi_periph/M06_AXI_arlen': 'ps7_0_axi_periph_M06_AXI_arlen',\n",
      " 'ps7_0_axi_periph/M06_AXI_arlock': 'ps7_0_axi_periph_M06_AXI_arlock',\n",
      " 'ps7_0_axi_periph/M06_AXI_arprot': 'ps7_0_axi_periph_M06_AXI_arprot',\n",
      " 'ps7_0_axi_periph/M06_AXI_arqos': 'ps7_0_axi_periph_M06_AXI_arqos',\n",
      " 'ps7_0_axi_periph/M06_AXI_arready': 'ps7_0_axi_periph_M06_AXI_arready',\n",
      " 'ps7_0_axi_periph/M06_AXI_arregion': 'ps7_0_axi_periph_M06_AXI_arregion',\n",
      " 'ps7_0_axi_periph/M06_AXI_arsize': 'ps7_0_axi_periph_M06_AXI_arsize',\n",
      " 'ps7_0_axi_periph/M06_AXI_arvalid': 'ps7_0_axi_periph_M06_AXI_arvalid',\n",
      " 'ps7_0_axi_periph/M06_AXI_awaddr': 'ps7_0_axi_periph_M06_AXI_awaddr',\n",
      " 'ps7_0_axi_periph/M06_AXI_awburst': 'ps7_0_axi_periph_M06_AXI_awburst',\n",
      " 'ps7_0_axi_periph/M06_AXI_awcache': 'ps7_0_axi_periph_M06_AXI_awcache',\n",
      " 'ps7_0_axi_periph/M06_AXI_awid': 'ps7_0_axi_periph_M06_AXI_awid',\n",
      " 'ps7_0_axi_periph/M06_AXI_awlen': 'ps7_0_axi_periph_M06_AXI_awlen',\n",
      " 'ps7_0_axi_periph/M06_AXI_awlock': 'ps7_0_axi_periph_M06_AXI_awlock',\n",
      " 'ps7_0_axi_periph/M06_AXI_awprot': 'ps7_0_axi_periph_M06_AXI_awprot',\n",
      " 'ps7_0_axi_periph/M06_AXI_awqos': 'ps7_0_axi_periph_M06_AXI_awqos',\n",
      " 'ps7_0_axi_periph/M06_AXI_awready': 'ps7_0_axi_periph_M06_AXI_awready',\n",
      " 'ps7_0_axi_periph/M06_AXI_awregion': 'ps7_0_axi_periph_M06_AXI_awregion',\n",
      " 'ps7_0_axi_periph/M06_AXI_awsize': 'ps7_0_axi_periph_M06_AXI_awsize',\n",
      " 'ps7_0_axi_periph/M06_AXI_awvalid': 'ps7_0_axi_periph_M06_AXI_awvalid',\n",
      " 'ps7_0_axi_periph/M06_AXI_bid': 'ps7_0_axi_periph_M06_AXI_bid',\n",
      " 'ps7_0_axi_periph/M06_AXI_bready': 'ps7_0_axi_periph_M06_AXI_bready',\n",
      " 'ps7_0_axi_periph/M06_AXI_bresp': 'ps7_0_axi_periph_M06_AXI_bresp',\n",
      " 'ps7_0_axi_periph/M06_AXI_bvalid': 'ps7_0_axi_periph_M06_AXI_bvalid',\n",
      " 'ps7_0_axi_periph/M06_AXI_rdata': 'ps7_0_axi_periph_M06_AXI_rdata',\n",
      " 'ps7_0_axi_periph/M06_AXI_rid': 'ps7_0_axi_periph_M06_AXI_rid',\n",
      " 'ps7_0_axi_periph/M06_AXI_rlast': 'ps7_0_axi_periph_M06_AXI_rlast',\n",
      " 'ps7_0_axi_periph/M06_AXI_rready': 'ps7_0_axi_periph_M06_AXI_rready',\n",
      " 'ps7_0_axi_periph/M06_AXI_rresp': 'ps7_0_axi_periph_M06_AXI_rresp',\n",
      " 'ps7_0_axi_periph/M06_AXI_rvalid': 'ps7_0_axi_periph_M06_AXI_rvalid',\n",
      " 'ps7_0_axi_periph/M06_AXI_wdata': 'ps7_0_axi_periph_M06_AXI_wdata',\n",
      " 'ps7_0_axi_periph/M06_AXI_wlast': 'ps7_0_axi_periph_M06_AXI_wlast',\n",
      " 'ps7_0_axi_periph/M06_AXI_wready': 'ps7_0_axi_periph_M06_AXI_wready',\n",
      " 'ps7_0_axi_periph/M06_AXI_wstrb': 'ps7_0_axi_periph_M06_AXI_wstrb',\n",
      " 'ps7_0_axi_periph/M06_AXI_wvalid': 'ps7_0_axi_periph_M06_AXI_wvalid',\n",
      " 'ps7_0_axi_periph/M07_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/M07_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/M07_AXI_araddr': 'leds_gpio_s_axi_araddr',\n",
      " 'ps7_0_axi_periph/M07_AXI_arready': 'leds_gpio_s_axi_arready',\n",
      " 'ps7_0_axi_periph/M07_AXI_arvalid': 'leds_gpio_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph/M07_AXI_awaddr': 'leds_gpio_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph/M07_AXI_awready': 'leds_gpio_s_axi_awready',\n",
      " 'ps7_0_axi_periph/M07_AXI_awvalid': 'leds_gpio_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph/M07_AXI_bready': 'leds_gpio_s_axi_bready',\n",
      " 'ps7_0_axi_periph/M07_AXI_bresp': 'leds_gpio_s_axi_bresp',\n",
      " 'ps7_0_axi_periph/M07_AXI_bvalid': 'leds_gpio_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph/M07_AXI_rdata': 'leds_gpio_s_axi_rdata',\n",
      " 'ps7_0_axi_periph/M07_AXI_rready': 'leds_gpio_s_axi_rready',\n",
      " 'ps7_0_axi_periph/M07_AXI_rresp': 'leds_gpio_s_axi_rresp',\n",
      " 'ps7_0_axi_periph/M07_AXI_rvalid': 'leds_gpio_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph/M07_AXI_wdata': 'leds_gpio_s_axi_wdata',\n",
      " 'ps7_0_axi_periph/M07_AXI_wready': 'leds_gpio_s_axi_wready',\n",
      " 'ps7_0_axi_periph/M07_AXI_wstrb': 'leds_gpio_s_axi_wstrb',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_axi_periph/M07_AXI_wvalid': 'leds_gpio_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph/S00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph/S00_AXI_araddr': 'ps7_0_M_AXI_GP0_ARADDR',\n",
      " 'ps7_0_axi_periph/S00_AXI_arburst': 'ps7_0_M_AXI_GP0_ARBURST',\n",
      " 'ps7_0_axi_periph/S00_AXI_arcache': 'ps7_0_M_AXI_GP0_ARCACHE',\n",
      " 'ps7_0_axi_periph/S00_AXI_arid': 'ps7_0_M_AXI_GP0_ARID',\n",
      " 'ps7_0_axi_periph/S00_AXI_arlen': 'ps7_0_M_AXI_GP0_ARLEN',\n",
      " 'ps7_0_axi_periph/S00_AXI_arlock': 'ps7_0_M_AXI_GP0_ARLOCK',\n",
      " 'ps7_0_axi_periph/S00_AXI_arprot': 'ps7_0_M_AXI_GP0_ARPROT',\n",
      " 'ps7_0_axi_periph/S00_AXI_arqos': 'ps7_0_M_AXI_GP0_ARQOS',\n",
      " 'ps7_0_axi_periph/S00_AXI_arready': 'ps7_0_M_AXI_GP0_ARREADY',\n",
      " 'ps7_0_axi_periph/S00_AXI_arsize': 'ps7_0_M_AXI_GP0_ARSIZE',\n",
      " 'ps7_0_axi_periph/S00_AXI_arvalid': 'ps7_0_M_AXI_GP0_ARVALID',\n",
      " 'ps7_0_axi_periph/S00_AXI_awaddr': 'ps7_0_M_AXI_GP0_AWADDR',\n",
      " 'ps7_0_axi_periph/S00_AXI_awburst': 'ps7_0_M_AXI_GP0_AWBURST',\n",
      " 'ps7_0_axi_periph/S00_AXI_awcache': 'ps7_0_M_AXI_GP0_AWCACHE',\n",
      " 'ps7_0_axi_periph/S00_AXI_awid': 'ps7_0_M_AXI_GP0_AWID',\n",
      " 'ps7_0_axi_periph/S00_AXI_awlen': 'ps7_0_M_AXI_GP0_AWLEN',\n",
      " 'ps7_0_axi_periph/S00_AXI_awlock': 'ps7_0_M_AXI_GP0_AWLOCK',\n",
      " 'ps7_0_axi_periph/S00_AXI_awprot': 'ps7_0_M_AXI_GP0_AWPROT',\n",
      " 'ps7_0_axi_periph/S00_AXI_awqos': 'ps7_0_M_AXI_GP0_AWQOS',\n",
      " 'ps7_0_axi_periph/S00_AXI_awready': 'ps7_0_M_AXI_GP0_AWREADY',\n",
      " 'ps7_0_axi_periph/S00_AXI_awsize': 'ps7_0_M_AXI_GP0_AWSIZE',\n",
      " 'ps7_0_axi_periph/S00_AXI_awvalid': 'ps7_0_M_AXI_GP0_AWVALID',\n",
      " 'ps7_0_axi_periph/S00_AXI_bid': 'ps7_0_M_AXI_GP0_BID',\n",
      " 'ps7_0_axi_periph/S00_AXI_bready': 'ps7_0_M_AXI_GP0_BREADY',\n",
      " 'ps7_0_axi_periph/S00_AXI_bresp': 'ps7_0_M_AXI_GP0_BRESP',\n",
      " 'ps7_0_axi_periph/S00_AXI_bvalid': 'ps7_0_M_AXI_GP0_BVALID',\n",
      " 'ps7_0_axi_periph/S00_AXI_rdata': 'ps7_0_M_AXI_GP0_RDATA',\n",
      " 'ps7_0_axi_periph/S00_AXI_rid': 'ps7_0_M_AXI_GP0_RID',\n",
      " 'ps7_0_axi_periph/S00_AXI_rlast': 'ps7_0_M_AXI_GP0_RLAST',\n",
      " 'ps7_0_axi_periph/S00_AXI_rready': 'ps7_0_M_AXI_GP0_RREADY',\n",
      " 'ps7_0_axi_periph/S00_AXI_rresp': 'ps7_0_M_AXI_GP0_RRESP',\n",
      " 'ps7_0_axi_periph/S00_AXI_rvalid': 'ps7_0_M_AXI_GP0_RVALID',\n",
      " 'ps7_0_axi_periph/S00_AXI_wdata': 'ps7_0_M_AXI_GP0_WDATA',\n",
      " 'ps7_0_axi_periph/S00_AXI_wid': 'ps7_0_M_AXI_GP0_WID',\n",
      " 'ps7_0_axi_periph/S00_AXI_wlast': 'ps7_0_M_AXI_GP0_WLAST',\n",
      " 'ps7_0_axi_periph/S00_AXI_wready': 'ps7_0_M_AXI_GP0_WREADY',\n",
      " 'ps7_0_axi_periph/S00_AXI_wstrb': 'ps7_0_M_AXI_GP0_WSTRB',\n",
      " 'ps7_0_axi_periph/S00_AXI_wvalid': 'ps7_0_M_AXI_GP0_WVALID',\n",
      " 'ps7_0_axi_periph1/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/ARESETN': 'rst_ps7_0_fclk0_interconnect_aresetn',\n",
      " 'ps7_0_axi_periph1/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/M00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph1/M00_AXI_araddr': 'iop_pmoda_mb_bram_ctrl_s_axi_araddr',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arburst': 'iop_pmoda_mb_bram_ctrl_s_axi_arburst',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arcache': 'iop_pmoda_mb_bram_ctrl_s_axi_arcache',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arid': 'iop_pmoda_mb_bram_ctrl_s_axi_arid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arlen': 'iop_pmoda_mb_bram_ctrl_s_axi_arlen',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arlock': 'iop_pmoda_mb_bram_ctrl_s_axi_arlock',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arprot': 'iop_pmoda_mb_bram_ctrl_s_axi_arprot',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arready': 'iop_pmoda_mb_bram_ctrl_s_axi_arready',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arsize': 'iop_pmoda_mb_bram_ctrl_s_axi_arsize',\n",
      " 'ps7_0_axi_periph1/M00_AXI_arvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awaddr': 'iop_pmoda_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awburst': 'iop_pmoda_mb_bram_ctrl_s_axi_awburst',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awcache': 'iop_pmoda_mb_bram_ctrl_s_axi_awcache',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awid': 'iop_pmoda_mb_bram_ctrl_s_axi_awid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awlen': 'iop_pmoda_mb_bram_ctrl_s_axi_awlen',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awlock': 'iop_pmoda_mb_bram_ctrl_s_axi_awlock',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awprot': 'iop_pmoda_mb_bram_ctrl_s_axi_awprot',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awready': 'iop_pmoda_mb_bram_ctrl_s_axi_awready',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awsize': 'iop_pmoda_mb_bram_ctrl_s_axi_awsize',\n",
      " 'ps7_0_axi_periph1/M00_AXI_awvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_bid': 'iop_pmoda_mb_bram_ctrl_s_axi_bid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_bready': 'iop_pmoda_mb_bram_ctrl_s_axi_bready',\n",
      " 'ps7_0_axi_periph1/M00_AXI_bresp': 'iop_pmoda_mb_bram_ctrl_s_axi_bresp',\n",
      " 'ps7_0_axi_periph1/M00_AXI_bvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rdata': 'iop_pmoda_mb_bram_ctrl_s_axi_rdata',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rid': 'iop_pmoda_mb_bram_ctrl_s_axi_rid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rlast': 'iop_pmoda_mb_bram_ctrl_s_axi_rlast',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rready': 'iop_pmoda_mb_bram_ctrl_s_axi_rready',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rresp': 'iop_pmoda_mb_bram_ctrl_s_axi_rresp',\n",
      " 'ps7_0_axi_periph1/M00_AXI_rvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph1/M00_AXI_wdata': 'iop_pmoda_mb_bram_ctrl_s_axi_wdata',\n",
      " 'ps7_0_axi_periph1/M00_AXI_wlast': 'iop_pmoda_mb_bram_ctrl_s_axi_wlast',\n",
      " 'ps7_0_axi_periph1/M00_AXI_wready': 'iop_pmoda_mb_bram_ctrl_s_axi_wready',\n",
      " 'ps7_0_axi_periph1/M00_AXI_wstrb': 'iop_pmoda_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph1/M00_AXI_wvalid': 'iop_pmoda_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph1/M01_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/M01_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph1/M01_AXI_araddr': 'iop_pmodb_mb_bram_ctrl_s_axi_araddr',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arburst': 'iop_pmodb_mb_bram_ctrl_s_axi_arburst',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arcache': 'iop_pmodb_mb_bram_ctrl_s_axi_arcache',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arid': 'iop_pmodb_mb_bram_ctrl_s_axi_arid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arlen': 'iop_pmodb_mb_bram_ctrl_s_axi_arlen',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arlock': 'iop_pmodb_mb_bram_ctrl_s_axi_arlock',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arprot': 'iop_pmodb_mb_bram_ctrl_s_axi_arprot',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arready': 'iop_pmodb_mb_bram_ctrl_s_axi_arready',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arsize': 'iop_pmodb_mb_bram_ctrl_s_axi_arsize',\n",
      " 'ps7_0_axi_periph1/M01_AXI_arvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awaddr': 'iop_pmodb_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awburst': 'iop_pmodb_mb_bram_ctrl_s_axi_awburst',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awcache': 'iop_pmodb_mb_bram_ctrl_s_axi_awcache',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awid': 'iop_pmodb_mb_bram_ctrl_s_axi_awid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awlen': 'iop_pmodb_mb_bram_ctrl_s_axi_awlen',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awlock': 'iop_pmodb_mb_bram_ctrl_s_axi_awlock',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awprot': 'iop_pmodb_mb_bram_ctrl_s_axi_awprot',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awready': 'iop_pmodb_mb_bram_ctrl_s_axi_awready',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awsize': 'iop_pmodb_mb_bram_ctrl_s_axi_awsize',\n",
      " 'ps7_0_axi_periph1/M01_AXI_awvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_bid': 'iop_pmodb_mb_bram_ctrl_s_axi_bid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_bready': 'iop_pmodb_mb_bram_ctrl_s_axi_bready',\n",
      " 'ps7_0_axi_periph1/M01_AXI_bresp': 'iop_pmodb_mb_bram_ctrl_s_axi_bresp',\n",
      " 'ps7_0_axi_periph1/M01_AXI_bvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rdata': 'iop_pmodb_mb_bram_ctrl_s_axi_rdata',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rid': 'iop_pmodb_mb_bram_ctrl_s_axi_rid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rlast': 'iop_pmodb_mb_bram_ctrl_s_axi_rlast',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rready': 'iop_pmodb_mb_bram_ctrl_s_axi_rready',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rresp': 'iop_pmodb_mb_bram_ctrl_s_axi_rresp',\n",
      " 'ps7_0_axi_periph1/M01_AXI_rvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph1/M01_AXI_wdata': 'iop_pmodb_mb_bram_ctrl_s_axi_wdata',\n",
      " 'ps7_0_axi_periph1/M01_AXI_wlast': 'iop_pmodb_mb_bram_ctrl_s_axi_wlast',\n",
      " 'ps7_0_axi_periph1/M01_AXI_wready': 'iop_pmodb_mb_bram_ctrl_s_axi_wready',\n",
      " 'ps7_0_axi_periph1/M01_AXI_wstrb': 'iop_pmodb_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph1/M01_AXI_wvalid': 'iop_pmodb_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph1/M02_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/M02_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph1/M02_AXI_araddr': 'iop_arduino_mb_bram_ctrl_s_axi_araddr',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arburst': 'iop_arduino_mb_bram_ctrl_s_axi_arburst',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arcache': 'iop_arduino_mb_bram_ctrl_s_axi_arcache',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arid': 'iop_arduino_mb_bram_ctrl_s_axi_arid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arlen': 'iop_arduino_mb_bram_ctrl_s_axi_arlen',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arlock': 'iop_arduino_mb_bram_ctrl_s_axi_arlock',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arprot': 'iop_arduino_mb_bram_ctrl_s_axi_arprot',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arready': 'iop_arduino_mb_bram_ctrl_s_axi_arready',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arsize': 'iop_arduino_mb_bram_ctrl_s_axi_arsize',\n",
      " 'ps7_0_axi_periph1/M02_AXI_arvalid': 'iop_arduino_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awaddr': 'iop_arduino_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awburst': 'iop_arduino_mb_bram_ctrl_s_axi_awburst',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awcache': 'iop_arduino_mb_bram_ctrl_s_axi_awcache',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awid': 'iop_arduino_mb_bram_ctrl_s_axi_awid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awlen': 'iop_arduino_mb_bram_ctrl_s_axi_awlen',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awlock': 'iop_arduino_mb_bram_ctrl_s_axi_awlock',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awprot': 'iop_arduino_mb_bram_ctrl_s_axi_awprot',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awready': 'iop_arduino_mb_bram_ctrl_s_axi_awready',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awsize': 'iop_arduino_mb_bram_ctrl_s_axi_awsize',\n",
      " 'ps7_0_axi_periph1/M02_AXI_awvalid': 'iop_arduino_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_bid': 'iop_arduino_mb_bram_ctrl_s_axi_bid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_bready': 'iop_arduino_mb_bram_ctrl_s_axi_bready',\n",
      " 'ps7_0_axi_periph1/M02_AXI_bresp': 'iop_arduino_mb_bram_ctrl_s_axi_bresp',\n",
      " 'ps7_0_axi_periph1/M02_AXI_bvalid': 'iop_arduino_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rdata': 'iop_arduino_mb_bram_ctrl_s_axi_rdata',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rid': 'iop_arduino_mb_bram_ctrl_s_axi_rid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rlast': 'iop_arduino_mb_bram_ctrl_s_axi_rlast',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rready': 'iop_arduino_mb_bram_ctrl_s_axi_rready',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rresp': 'iop_arduino_mb_bram_ctrl_s_axi_rresp',\n",
      " 'ps7_0_axi_periph1/M02_AXI_rvalid': 'iop_arduino_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph1/M02_AXI_wdata': 'iop_arduino_mb_bram_ctrl_s_axi_wdata',\n",
      " 'ps7_0_axi_periph1/M02_AXI_wlast': 'iop_arduino_mb_bram_ctrl_s_axi_wlast',\n",
      " 'ps7_0_axi_periph1/M02_AXI_wready': 'iop_arduino_mb_bram_ctrl_s_axi_wready',\n",
      " 'ps7_0_axi_periph1/M02_AXI_wstrb': 'iop_arduino_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph1/M02_AXI_wvalid': 'iop_arduino_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph1/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/M03_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph1/M03_AXI_araddr': 'iop_rpi_mb_bram_ctrl_s_axi_araddr',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arburst': 'iop_rpi_mb_bram_ctrl_s_axi_arburst',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arcache': 'iop_rpi_mb_bram_ctrl_s_axi_arcache',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arid': 'iop_rpi_mb_bram_ctrl_s_axi_arid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arlen': 'iop_rpi_mb_bram_ctrl_s_axi_arlen',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arlock': 'iop_rpi_mb_bram_ctrl_s_axi_arlock',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arprot': 'iop_rpi_mb_bram_ctrl_s_axi_arprot',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arready': 'iop_rpi_mb_bram_ctrl_s_axi_arready',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arsize': 'iop_rpi_mb_bram_ctrl_s_axi_arsize',\n",
      " 'ps7_0_axi_periph1/M03_AXI_arvalid': 'iop_rpi_mb_bram_ctrl_s_axi_arvalid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awaddr': 'iop_rpi_mb_bram_ctrl_s_axi_awaddr',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awburst': 'iop_rpi_mb_bram_ctrl_s_axi_awburst',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awcache': 'iop_rpi_mb_bram_ctrl_s_axi_awcache',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awid': 'iop_rpi_mb_bram_ctrl_s_axi_awid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awlen': 'iop_rpi_mb_bram_ctrl_s_axi_awlen',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awlock': 'iop_rpi_mb_bram_ctrl_s_axi_awlock',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awprot': 'iop_rpi_mb_bram_ctrl_s_axi_awprot',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awready': 'iop_rpi_mb_bram_ctrl_s_axi_awready',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awsize': 'iop_rpi_mb_bram_ctrl_s_axi_awsize',\n",
      " 'ps7_0_axi_periph1/M03_AXI_awvalid': 'iop_rpi_mb_bram_ctrl_s_axi_awvalid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_bid': 'iop_rpi_mb_bram_ctrl_s_axi_bid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_bready': 'iop_rpi_mb_bram_ctrl_s_axi_bready',\n",
      " 'ps7_0_axi_periph1/M03_AXI_bresp': 'iop_rpi_mb_bram_ctrl_s_axi_bresp',\n",
      " 'ps7_0_axi_periph1/M03_AXI_bvalid': 'iop_rpi_mb_bram_ctrl_s_axi_bvalid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rdata': 'iop_rpi_mb_bram_ctrl_s_axi_rdata',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rid': 'iop_rpi_mb_bram_ctrl_s_axi_rid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rlast': 'iop_rpi_mb_bram_ctrl_s_axi_rlast',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rready': 'iop_rpi_mb_bram_ctrl_s_axi_rready',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rresp': 'iop_rpi_mb_bram_ctrl_s_axi_rresp',\n",
      " 'ps7_0_axi_periph1/M03_AXI_rvalid': 'iop_rpi_mb_bram_ctrl_s_axi_rvalid',\n",
      " 'ps7_0_axi_periph1/M03_AXI_wdata': 'iop_rpi_mb_bram_ctrl_s_axi_wdata',\n",
      " 'ps7_0_axi_periph1/M03_AXI_wlast': 'iop_rpi_mb_bram_ctrl_s_axi_wlast',\n",
      " 'ps7_0_axi_periph1/M03_AXI_wready': 'iop_rpi_mb_bram_ctrl_s_axi_wready',\n",
      " 'ps7_0_axi_periph1/M03_AXI_wstrb': 'iop_rpi_mb_bram_ctrl_s_axi_wstrb',\n",
      " 'ps7_0_axi_periph1/M03_AXI_wvalid': 'iop_rpi_mb_bram_ctrl_s_axi_wvalid',\n",
      " 'ps7_0_axi_periph1/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'ps7_0_axi_periph1/S00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph1/S00_AXI_araddr': 'ps7_0_axi_periph_M06_AXI_araddr',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arburst': 'ps7_0_axi_periph_M06_AXI_arburst',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arcache': 'ps7_0_axi_periph_M06_AXI_arcache',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_axi_periph1/S00_AXI_arid': 'ps7_0_axi_periph_M06_AXI_arid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arlen': 'ps7_0_axi_periph_M06_AXI_arlen',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arlock': 'ps7_0_axi_periph_M06_AXI_arlock',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arprot': 'ps7_0_axi_periph_M06_AXI_arprot',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arqos': 'ps7_0_axi_periph_M06_AXI_arqos',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arready': 'ps7_0_axi_periph_M06_AXI_arready',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arregion': 'ps7_0_axi_periph_M06_AXI_arregion',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arsize': 'ps7_0_axi_periph_M06_AXI_arsize',\n",
      " 'ps7_0_axi_periph1/S00_AXI_arvalid': 'ps7_0_axi_periph_M06_AXI_arvalid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awaddr': 'ps7_0_axi_periph_M06_AXI_awaddr',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awburst': 'ps7_0_axi_periph_M06_AXI_awburst',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awcache': 'ps7_0_axi_periph_M06_AXI_awcache',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awid': 'ps7_0_axi_periph_M06_AXI_awid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awlen': 'ps7_0_axi_periph_M06_AXI_awlen',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awlock': 'ps7_0_axi_periph_M06_AXI_awlock',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awprot': 'ps7_0_axi_periph_M06_AXI_awprot',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awqos': 'ps7_0_axi_periph_M06_AXI_awqos',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awready': 'ps7_0_axi_periph_M06_AXI_awready',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awregion': 'ps7_0_axi_periph_M06_AXI_awregion',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awsize': 'ps7_0_axi_periph_M06_AXI_awsize',\n",
      " 'ps7_0_axi_periph1/S00_AXI_awvalid': 'ps7_0_axi_periph_M06_AXI_awvalid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_bid': 'ps7_0_axi_periph_M06_AXI_bid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_bready': 'ps7_0_axi_periph_M06_AXI_bready',\n",
      " 'ps7_0_axi_periph1/S00_AXI_bresp': 'ps7_0_axi_periph_M06_AXI_bresp',\n",
      " 'ps7_0_axi_periph1/S00_AXI_bvalid': 'ps7_0_axi_periph_M06_AXI_bvalid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rdata': 'ps7_0_axi_periph_M06_AXI_rdata',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rid': 'ps7_0_axi_periph_M06_AXI_rid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rlast': 'ps7_0_axi_periph_M06_AXI_rlast',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rready': 'ps7_0_axi_periph_M06_AXI_rready',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rresp': 'ps7_0_axi_periph_M06_AXI_rresp',\n",
      " 'ps7_0_axi_periph1/S00_AXI_rvalid': 'ps7_0_axi_periph_M06_AXI_rvalid',\n",
      " 'ps7_0_axi_periph1/S00_AXI_wdata': 'ps7_0_axi_periph_M06_AXI_wdata',\n",
      " 'ps7_0_axi_periph1/S00_AXI_wlast': 'ps7_0_axi_periph_M06_AXI_wlast',\n",
      " 'ps7_0_axi_periph1/S00_AXI_wready': 'ps7_0_axi_periph_M06_AXI_wready',\n",
      " 'ps7_0_axi_periph1/S00_AXI_wstrb': 'ps7_0_axi_periph_M06_AXI_wstrb',\n",
      " 'ps7_0_axi_periph1/S00_AXI_wvalid': 'ps7_0_axi_periph_M06_AXI_wvalid',\n",
      " 'ps7_0_axi_periph_1/ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/ARESETN': 'rst_ps7_0_fclk3_interconnect_aresetn',\n",
      " 'ps7_0_axi_periph_1/M00_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/M00_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_araddr': 'ps7_0_axi_periph_1_M00_AXI_araddr',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_arready': 'ps7_0_axi_periph_1_M00_AXI_arready',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_arvalid': 'ps7_0_axi_periph_1_M00_AXI_arvalid',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_awaddr': 'ps7_0_axi_periph_1_M00_AXI_awaddr',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_awready': 'ps7_0_axi_periph_1_M00_AXI_awready',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_awvalid': 'ps7_0_axi_periph_1_M00_AXI_awvalid',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_bready': 'ps7_0_axi_periph_1_M00_AXI_bready',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_bresp': 'ps7_0_axi_periph_1_M00_AXI_bresp',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_bvalid': 'ps7_0_axi_periph_1_M00_AXI_bvalid',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_rdata': 'ps7_0_axi_periph_1_M00_AXI_rdata',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_rready': 'ps7_0_axi_periph_1_M00_AXI_rready',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_rresp': 'ps7_0_axi_periph_1_M00_AXI_rresp',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_rvalid': 'ps7_0_axi_periph_1_M00_AXI_rvalid',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_wdata': 'ps7_0_axi_periph_1_M00_AXI_wdata',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_wready': 'ps7_0_axi_periph_1_M00_AXI_wready',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_wstrb': 'ps7_0_axi_periph_1_M00_AXI_wstrb',\n",
      " 'ps7_0_axi_periph_1/M00_AXI_wvalid': 'ps7_0_axi_periph_1_M00_AXI_wvalid',\n",
      " 'ps7_0_axi_periph_1/M01_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/M01_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_araddr': 'ps7_0_axi_periph_1_M01_AXI_araddr',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_arready': 'ps7_0_axi_periph_1_M01_AXI_arready',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_arvalid': 'ps7_0_axi_periph_1_M01_AXI_arvalid',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_awaddr': 'ps7_0_axi_periph_1_M01_AXI_awaddr',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_awready': 'ps7_0_axi_periph_1_M01_AXI_awready',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_awvalid': 'ps7_0_axi_periph_1_M01_AXI_awvalid',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_bready': 'ps7_0_axi_periph_1_M01_AXI_bready',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_bresp': 'ps7_0_axi_periph_1_M01_AXI_bresp',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_bvalid': 'ps7_0_axi_periph_1_M01_AXI_bvalid',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_rdata': 'ps7_0_axi_periph_1_M01_AXI_rdata',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_rready': 'ps7_0_axi_periph_1_M01_AXI_rready',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_rresp': 'ps7_0_axi_periph_1_M01_AXI_rresp',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_rvalid': 'ps7_0_axi_periph_1_M01_AXI_rvalid',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_wdata': 'ps7_0_axi_periph_1_M01_AXI_wdata',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_wready': 'ps7_0_axi_periph_1_M01_AXI_wready',\n",
      " 'ps7_0_axi_periph_1/M01_AXI_wvalid': 'ps7_0_axi_periph_1_M01_AXI_wvalid',\n",
      " 'ps7_0_axi_periph_1/M02_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/M02_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_araddr': 'ps7_0_axi_periph_1_M02_AXI_araddr',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_arready': 'ps7_0_axi_periph_1_M02_AXI_arready',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_arvalid': 'ps7_0_axi_periph_1_M02_AXI_arvalid',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_awaddr': 'ps7_0_axi_periph_1_M02_AXI_awaddr',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_awready': 'ps7_0_axi_periph_1_M02_AXI_awready',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_awvalid': 'ps7_0_axi_periph_1_M02_AXI_awvalid',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_bready': 'ps7_0_axi_periph_1_M02_AXI_bready',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_bresp': 'ps7_0_axi_periph_1_M02_AXI_bresp',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_bvalid': 'ps7_0_axi_periph_1_M02_AXI_bvalid',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_rdata': 'ps7_0_axi_periph_1_M02_AXI_rdata',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_rready': 'ps7_0_axi_periph_1_M02_AXI_rready',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_rresp': 'ps7_0_axi_periph_1_M02_AXI_rresp',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_rvalid': 'ps7_0_axi_periph_1_M02_AXI_rvalid',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_wdata': 'ps7_0_axi_periph_1_M02_AXI_wdata',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_wready': 'ps7_0_axi_periph_1_M02_AXI_wready',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_wstrb': 'ps7_0_axi_periph_1_M02_AXI_wstrb',\n",
      " 'ps7_0_axi_periph_1/M02_AXI_wvalid': 'ps7_0_axi_periph_1_M02_AXI_wvalid',\n",
      " 'ps7_0_axi_periph_1/M03_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/M03_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_araddr': 'ps7_0_axi_periph_1_M03_AXI_araddr',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_arready': 'ps7_0_axi_periph_1_M03_AXI_arready',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_arvalid': 'ps7_0_axi_periph_1_M03_AXI_arvalid',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_awaddr': 'ps7_0_axi_periph_1_M03_AXI_awaddr',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_awready': 'ps7_0_axi_periph_1_M03_AXI_awready',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_awvalid': 'ps7_0_axi_periph_1_M03_AXI_awvalid',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_bready': 'ps7_0_axi_periph_1_M03_AXI_bready',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_bresp': 'ps7_0_axi_periph_1_M03_AXI_bresp',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_bvalid': 'ps7_0_axi_periph_1_M03_AXI_bvalid',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_rdata': 'ps7_0_axi_periph_1_M03_AXI_rdata',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_rready': 'ps7_0_axi_periph_1_M03_AXI_rready',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_rresp': 'ps7_0_axi_periph_1_M03_AXI_rresp',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_rvalid': 'ps7_0_axi_periph_1_M03_AXI_rvalid',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_wdata': 'ps7_0_axi_periph_1_M03_AXI_wdata',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_wready': 'ps7_0_axi_periph_1_M03_AXI_wready',\n",
      " 'ps7_0_axi_periph_1/M03_AXI_wvalid': 'ps7_0_axi_periph_1_M03_AXI_wvalid',\n",
      " 'ps7_0_axi_periph_1/S00_ACLK': 'ps7_0_FCLK_CLK3',\n",
      " 'ps7_0_axi_periph_1/S00_ARESETN': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_araddr': 'ps7_0_M_AXI_GP1_ARADDR',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arburst': 'ps7_0_M_AXI_GP1_ARBURST',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arcache': 'ps7_0_M_AXI_GP1_ARCACHE',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arid': 'ps7_0_M_AXI_GP1_ARID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arlen': 'ps7_0_M_AXI_GP1_ARLEN',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arlock': 'ps7_0_M_AXI_GP1_ARLOCK',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arprot': 'ps7_0_M_AXI_GP1_ARPROT',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arqos': 'ps7_0_M_AXI_GP1_ARQOS',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arready': 'ps7_0_M_AXI_GP1_ARREADY',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arsize': 'ps7_0_M_AXI_GP1_ARSIZE',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_arvalid': 'ps7_0_M_AXI_GP1_ARVALID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awaddr': 'ps7_0_M_AXI_GP1_AWADDR',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awburst': 'ps7_0_M_AXI_GP1_AWBURST',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awcache': 'ps7_0_M_AXI_GP1_AWCACHE',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awid': 'ps7_0_M_AXI_GP1_AWID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awlen': 'ps7_0_M_AXI_GP1_AWLEN',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awlock': 'ps7_0_M_AXI_GP1_AWLOCK',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awprot': 'ps7_0_M_AXI_GP1_AWPROT',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awqos': 'ps7_0_M_AXI_GP1_AWQOS',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awready': 'ps7_0_M_AXI_GP1_AWREADY',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awsize': 'ps7_0_M_AXI_GP1_AWSIZE',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_awvalid': 'ps7_0_M_AXI_GP1_AWVALID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_bid': 'ps7_0_M_AXI_GP1_BID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_bready': 'ps7_0_M_AXI_GP1_BREADY',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_bresp': 'ps7_0_M_AXI_GP1_BRESP',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_bvalid': 'ps7_0_M_AXI_GP1_BVALID',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'ps7_0_axi_periph_1/S00_AXI_rdata': 'ps7_0_M_AXI_GP1_RDATA',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_rid': 'ps7_0_M_AXI_GP1_RID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_rlast': 'ps7_0_M_AXI_GP1_RLAST',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_rready': 'ps7_0_M_AXI_GP1_RREADY',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_rresp': 'ps7_0_M_AXI_GP1_RRESP',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_rvalid': 'ps7_0_M_AXI_GP1_RVALID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wdata': 'ps7_0_M_AXI_GP1_WDATA',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wid': 'ps7_0_M_AXI_GP1_WID',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wlast': 'ps7_0_M_AXI_GP1_WLAST',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wready': 'ps7_0_M_AXI_GP1_WREADY',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wstrb': 'ps7_0_M_AXI_GP1_WSTRB',\n",
      " 'ps7_0_axi_periph_1/S00_AXI_wvalid': 'ps7_0_M_AXI_GP1_WVALID',\n",
      " 'rgbleds_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'rgbleds_gpio/s_axi_araddr': 'ps7_0_axi_periph_M02_AXI_araddr',\n",
      " 'rgbleds_gpio/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'rgbleds_gpio/s_axi_arready': 'ps7_0_axi_periph_M02_AXI_arready',\n",
      " 'rgbleds_gpio/s_axi_arvalid': 'ps7_0_axi_periph_M02_AXI_arvalid',\n",
      " 'rgbleds_gpio/s_axi_awaddr': 'ps7_0_axi_periph_M02_AXI_awaddr',\n",
      " 'rgbleds_gpio/s_axi_awready': 'ps7_0_axi_periph_M02_AXI_awready',\n",
      " 'rgbleds_gpio/s_axi_awvalid': 'ps7_0_axi_periph_M02_AXI_awvalid',\n",
      " 'rgbleds_gpio/s_axi_bready': 'ps7_0_axi_periph_M02_AXI_bready',\n",
      " 'rgbleds_gpio/s_axi_bresp': 'ps7_0_axi_periph_M02_AXI_bresp',\n",
      " 'rgbleds_gpio/s_axi_bvalid': 'ps7_0_axi_periph_M02_AXI_bvalid',\n",
      " 'rgbleds_gpio/s_axi_rdata': 'ps7_0_axi_periph_M02_AXI_rdata',\n",
      " 'rgbleds_gpio/s_axi_rready': 'ps7_0_axi_periph_M02_AXI_rready',\n",
      " 'rgbleds_gpio/s_axi_rresp': 'ps7_0_axi_periph_M02_AXI_rresp',\n",
      " 'rgbleds_gpio/s_axi_rvalid': 'ps7_0_axi_periph_M02_AXI_rvalid',\n",
      " 'rgbleds_gpio/s_axi_wdata': 'ps7_0_axi_periph_M02_AXI_wdata',\n",
      " 'rgbleds_gpio/s_axi_wready': 'ps7_0_axi_periph_M02_AXI_wready',\n",
      " 'rgbleds_gpio/s_axi_wstrb': 'ps7_0_axi_periph_M02_AXI_wstrb',\n",
      " 'rgbleds_gpio/s_axi_wvalid': 'ps7_0_axi_periph_M02_AXI_wvalid',\n",
      " 'rst_ps7_0_fclk0/ext_reset_in': 'ps7_0_FCLK_RESET0_N',\n",
      " 'rst_ps7_0_fclk0/interconnect_aresetn': 'rst_ps7_0_fclk0_interconnect_aresetn',\n",
      " 'rst_ps7_0_fclk0/peripheral_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'rst_ps7_0_fclk0/slowest_sync_clk': 'ps7_0_FCLK_CLK0',\n",
      " 'rst_ps7_0_fclk1/ext_reset_in': 'ps7_0_FCLK_RESET0_N',\n",
      " 'rst_ps7_0_fclk1/interconnect_aresetn': 'rst_ps7_0_fclk1_interconnect_aresetn',\n",
      " 'rst_ps7_0_fclk1/peripheral_aresetn': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'rst_ps7_0_fclk1/slowest_sync_clk': 'ps7_0_FCLK_CLK1',\n",
      " 'rst_ps7_0_fclk3/ext_reset_in': 'ps7_0_FCLK_RESET0_N',\n",
      " 'rst_ps7_0_fclk3/interconnect_aresetn': 'rst_ps7_0_fclk3_interconnect_aresetn',\n",
      " 'rst_ps7_0_fclk3/peripheral_aresetn': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'rst_ps7_0_fclk3/slowest_sync_clk': 'ps7_0_FCLK_CLK3',\n",
      " 'slice_pmodb_gpio/gpio_i': 'slice_pmodb_gpio_gpio_i',\n",
      " 'slice_pmodb_gpio/gpio_t': 'slice_pmodb_gpio_gpio_t',\n",
      " 'switches_gpio/ip2intc_irpt': 'switches_gpio_ip2intc_irpt',\n",
      " 'switches_gpio/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'switches_gpio/s_axi_araddr': 'ps7_0_axi_periph_M04_AXI_araddr',\n",
      " 'switches_gpio/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'switches_gpio/s_axi_arready': 'ps7_0_axi_periph_M04_AXI_arready',\n",
      " 'switches_gpio/s_axi_arvalid': 'ps7_0_axi_periph_M04_AXI_arvalid',\n",
      " 'switches_gpio/s_axi_awaddr': 'ps7_0_axi_periph_M04_AXI_awaddr',\n",
      " 'switches_gpio/s_axi_awready': 'ps7_0_axi_periph_M04_AXI_awready',\n",
      " 'switches_gpio/s_axi_awvalid': 'ps7_0_axi_periph_M04_AXI_awvalid',\n",
      " 'switches_gpio/s_axi_bready': 'ps7_0_axi_periph_M04_AXI_bready',\n",
      " 'switches_gpio/s_axi_bresp': 'ps7_0_axi_periph_M04_AXI_bresp',\n",
      " 'switches_gpio/s_axi_bvalid': 'ps7_0_axi_periph_M04_AXI_bvalid',\n",
      " 'switches_gpio/s_axi_rdata': 'ps7_0_axi_periph_M04_AXI_rdata',\n",
      " 'switches_gpio/s_axi_rready': 'ps7_0_axi_periph_M04_AXI_rready',\n",
      " 'switches_gpio/s_axi_rresp': 'ps7_0_axi_periph_M04_AXI_rresp',\n",
      " 'switches_gpio/s_axi_rvalid': 'ps7_0_axi_periph_M04_AXI_rvalid',\n",
      " 'switches_gpio/s_axi_wdata': 'ps7_0_axi_periph_M04_AXI_wdata',\n",
      " 'switches_gpio/s_axi_wready': 'ps7_0_axi_periph_M04_AXI_wready',\n",
      " 'switches_gpio/s_axi_wstrb': 'ps7_0_axi_periph_M04_AXI_wstrb',\n",
      " 'switches_gpio/s_axi_wvalid': 'ps7_0_axi_periph_M04_AXI_wvalid',\n",
      " 'system_interrupts/intr': 'concat_interrupts_dout',\n",
      " 'system_interrupts/irq': 'system_interrupts_irq',\n",
      " 'system_interrupts/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'system_interrupts/s_axi_araddr': 'ps7_0_axi_periph_M00_AXI_araddr',\n",
      " 'system_interrupts/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'system_interrupts/s_axi_arready': 'ps7_0_axi_periph_M00_AXI_arready',\n",
      " 'system_interrupts/s_axi_arvalid': 'ps7_0_axi_periph_M00_AXI_arvalid',\n",
      " 'system_interrupts/s_axi_awaddr': 'ps7_0_axi_periph_M00_AXI_awaddr',\n",
      " 'system_interrupts/s_axi_awready': 'ps7_0_axi_periph_M00_AXI_awready',\n",
      " 'system_interrupts/s_axi_awvalid': 'ps7_0_axi_periph_M00_AXI_awvalid',\n",
      " 'system_interrupts/s_axi_bready': 'ps7_0_axi_periph_M00_AXI_bready',\n",
      " 'system_interrupts/s_axi_bresp': 'ps7_0_axi_periph_M00_AXI_bresp',\n",
      " 'system_interrupts/s_axi_bvalid': 'ps7_0_axi_periph_M00_AXI_bvalid',\n",
      " 'system_interrupts/s_axi_rdata': 'ps7_0_axi_periph_M00_AXI_rdata',\n",
      " 'system_interrupts/s_axi_rready': 'ps7_0_axi_periph_M00_AXI_rready',\n",
      " 'system_interrupts/s_axi_rresp': 'ps7_0_axi_periph_M00_AXI_rresp',\n",
      " 'system_interrupts/s_axi_rvalid': 'ps7_0_axi_periph_M00_AXI_rvalid',\n",
      " 'system_interrupts/s_axi_wdata': 'ps7_0_axi_periph_M00_AXI_wdata',\n",
      " 'system_interrupts/s_axi_wready': 'ps7_0_axi_periph_M00_AXI_wready',\n",
      " 'system_interrupts/s_axi_wstrb': 'ps7_0_axi_periph_M00_AXI_wstrb',\n",
      " 'system_interrupts/s_axi_wvalid': 'ps7_0_axi_periph_M00_AXI_wvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/axi_resetn': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awaddr': 'axi_mem_intercon_S01_AXI_awaddr',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awburst': 'axi_mem_intercon_S01_AXI_awburst',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awcache': 'axi_mem_intercon_S01_AXI_awcache',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awlen': 'axi_mem_intercon_S01_AXI_awlen',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awprot': 'axi_mem_intercon_S01_AXI_awprot',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awready': 'axi_mem_intercon_S01_AXI_awready',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awsize': 'axi_mem_intercon_S01_AXI_awsize',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_awvalid': 'axi_mem_intercon_S01_AXI_awvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bready': 'axi_mem_intercon_S01_AXI_bready',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bresp': 'axi_mem_intercon_S01_AXI_bresp',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_bvalid': 'axi_mem_intercon_S01_AXI_bvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wdata': 'axi_mem_intercon_S01_AXI_wdata',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wlast': 'axi_mem_intercon_S01_AXI_wlast',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wready': 'axi_mem_intercon_S01_AXI_wready',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wstrb': 'axi_mem_intercon_S01_AXI_wstrb',\n",
      " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_wvalid': 'axi_mem_intercon_S01_AXI_wvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s2mm_introut': 'trace_analyzer_pi_axi_dma_0_s2mm_introut',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_araddr': 'ps7_0_axi_periph_1_M03_AXI_araddr',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_arready': 'ps7_0_axi_periph_1_M03_AXI_arready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_arvalid': 'ps7_0_axi_periph_1_M03_AXI_arvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_awaddr': 'ps7_0_axi_periph_1_M03_AXI_awaddr',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_awready': 'ps7_0_axi_periph_1_M03_AXI_awready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_awvalid': 'ps7_0_axi_periph_1_M03_AXI_awvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_bready': 'ps7_0_axi_periph_1_M03_AXI_bready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_bresp': 'ps7_0_axi_periph_1_M03_AXI_bresp',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_bvalid': 'ps7_0_axi_periph_1_M03_AXI_bvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_rdata': 'ps7_0_axi_periph_1_M03_AXI_rdata',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_rready': 'ps7_0_axi_periph_1_M03_AXI_rready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_rresp': 'ps7_0_axi_periph_1_M03_AXI_rresp',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_rvalid': 'ps7_0_axi_periph_1_M03_AXI_rvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_wdata': 'ps7_0_axi_periph_1_M03_AXI_wdata',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_wready': 'ps7_0_axi_periph_1_M03_AXI_wready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_wvalid': 'ps7_0_axi_periph_1_M03_AXI_wvalid',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tdata': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tdata',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tkeep': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tkeep',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tlast': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tlast',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tready': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tready',\n",
      " 'trace_analyzer_pi/axi_dma_0/s_axis_s2mm_tvalid': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tvalid',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/m_axis_tdata': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tdata',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/m_axis_tkeep': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tkeep',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/m_axis_tlast': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tlast',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/m_axis_tready': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tready',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/m_axis_tvalid': 'trace_analyzer_pi_axi_dma_0_s_axis_s2mm_tvalid',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_aresetn': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tdata': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdata',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tdest': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdest',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tid': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tid',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tkeep': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tkeep',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tlast': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tlast',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tready': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tready',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tstrb': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tstrb',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tuser': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tuser',\n",
      " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_tvalid': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tvalid',\n",
      " 'trace_analyzer_pi/constant_tkeep_tstrb/dout': 'trace_analyzer_pi_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/ap_clk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/ap_rst_n': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TDATA': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdata',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TDEST': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tdest',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TID': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TKEEP': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tkeep',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TLAST': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tlast',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TREADY': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tready',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TSTRB': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tstrb',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TUSER': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tuser',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/capture_64_TVALID': 'trace_analyzer_pi_axis_data_fifo_0_s_axis_tvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARADDR': 'ps7_0_axi_periph_1_M02_AXI_araddr',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARREADY': 'ps7_0_axi_periph_1_M02_AXI_arready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_ARVALID': 'ps7_0_axi_periph_1_M02_AXI_arvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWADDR': 'ps7_0_axi_periph_1_M02_AXI_awaddr',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWREADY': 'ps7_0_axi_periph_1_M02_AXI_awready',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_AWVALID': 'ps7_0_axi_periph_1_M02_AXI_awvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BREADY': 'ps7_0_axi_periph_1_M02_AXI_bready',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BRESP': 'ps7_0_axi_periph_1_M02_AXI_bresp',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_BVALID': 'ps7_0_axi_periph_1_M02_AXI_bvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RDATA': 'ps7_0_axi_periph_1_M02_AXI_rdata',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RREADY': 'ps7_0_axi_periph_1_M02_AXI_rready',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RRESP': 'ps7_0_axi_periph_1_M02_AXI_rresp',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_RVALID': 'ps7_0_axi_periph_1_M02_AXI_rvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WDATA': 'ps7_0_axi_periph_1_M02_AXI_wdata',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WREADY': 'ps7_0_axi_periph_1_M02_AXI_wready',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WSTRB': 'ps7_0_axi_periph_1_M02_AXI_wstrb',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/s_axi_trace_cntrl_WVALID': 'ps7_0_axi_periph_1_M02_AXI_wvalid',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TDATA': 'concat_rp_dout',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TKEEP': 'trace_analyzer_pi_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TSTRB': 'trace_analyzer_pi_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TVALID': 'logic_1_dout',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/axi_resetn': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awaddr': 'axi_mem_intercon_S00_AXI_awaddr',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awburst': 'axi_mem_intercon_S00_AXI_awburst',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awcache': 'axi_mem_intercon_S00_AXI_awcache',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awlen': 'axi_mem_intercon_S00_AXI_awlen',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awprot': 'axi_mem_intercon_S00_AXI_awprot',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awready': 'axi_mem_intercon_S00_AXI_awready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awsize': 'axi_mem_intercon_S00_AXI_awsize',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_awvalid': 'axi_mem_intercon_S00_AXI_awvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bready': 'axi_mem_intercon_S00_AXI_bready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bresp': 'axi_mem_intercon_S00_AXI_bresp',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_bvalid': 'axi_mem_intercon_S00_AXI_bvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wdata': 'axi_mem_intercon_S00_AXI_wdata',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wlast': 'axi_mem_intercon_S00_AXI_wlast',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wready': 'axi_mem_intercon_S00_AXI_wready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wstrb': 'axi_mem_intercon_S00_AXI_wstrb',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_wvalid': 'axi_mem_intercon_S00_AXI_wvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut': 'trace_analyzer_pmodb_axi_dma_0_s2mm_introut',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_araddr': 'ps7_0_axi_periph_1_M01_AXI_araddr',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_arready': 'ps7_0_axi_periph_1_M01_AXI_arready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_arvalid': 'ps7_0_axi_periph_1_M01_AXI_arvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awaddr': 'ps7_0_axi_periph_1_M01_AXI_awaddr',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awready': 'ps7_0_axi_periph_1_M01_AXI_awready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_awvalid': 'ps7_0_axi_periph_1_M01_AXI_awvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bready': 'ps7_0_axi_periph_1_M01_AXI_bready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bresp': 'ps7_0_axi_periph_1_M01_AXI_bresp',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_bvalid': 'ps7_0_axi_periph_1_M01_AXI_bvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rdata': 'ps7_0_axi_periph_1_M01_AXI_rdata',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rready': 'ps7_0_axi_periph_1_M01_AXI_rready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rresp': 'ps7_0_axi_periph_1_M01_AXI_rresp',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_rvalid': 'ps7_0_axi_periph_1_M01_AXI_rvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wdata': 'ps7_0_axi_periph_1_M01_AXI_wdata',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wready': 'ps7_0_axi_periph_1_M01_AXI_wready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_wvalid': 'ps7_0_axi_periph_1_M01_AXI_wvalid',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tdata': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tdata',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tkeep': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tkeep',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tlast': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tlast',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tready': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tready',\n",
      " 'trace_analyzer_pmodb/axi_dma_0/s_axis_s2mm_tvalid': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tvalid',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tdata': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tdata',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tkeep': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tkeep',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tlast': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tlast',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tready': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tready',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/m_axis_tvalid': 'trace_analyzer_pmodb_axi_dma_0_s_axis_s2mm_tvalid',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aclk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aresetn': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tdata': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdata',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tdest': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdest',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tid': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tid',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tkeep': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tkeep',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tlast': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tlast',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tready': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tready',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tstrb': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tstrb',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tuser': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tuser',\n",
      " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_tvalid': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tvalid',\n",
      " 'trace_analyzer_pmodb/constant_tkeep_tstrb/dout': 'trace_analyzer_pmodb_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/ap_clk': 'ps7_0_FCLK_CLK3',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/ap_rst_n': 'rst_ps7_0_fclk3_peripheral_aresetn',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TDATA': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdata',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TDEST': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tdest',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TID': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TKEEP': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tkeep',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TLAST': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tlast',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TREADY': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TSTRB': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tstrb',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TUSER': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tuser',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/capture_32_TVALID': 'trace_analyzer_pmodb_axis_data_fifo_0_s_axis_tvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARADDR': 'ps7_0_axi_periph_1_M00_AXI_araddr',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARREADY': 'ps7_0_axi_periph_1_M00_AXI_arready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_ARVALID': 'ps7_0_axi_periph_1_M00_AXI_arvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWADDR': 'ps7_0_axi_periph_1_M00_AXI_awaddr',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWREADY': 'ps7_0_axi_periph_1_M00_AXI_awready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_AWVALID': 'ps7_0_axi_periph_1_M00_AXI_awvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BREADY': 'ps7_0_axi_periph_1_M00_AXI_bready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BRESP': 'ps7_0_axi_periph_1_M00_AXI_bresp',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_BVALID': 'ps7_0_axi_periph_1_M00_AXI_bvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RDATA': 'ps7_0_axi_periph_1_M00_AXI_rdata',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RREADY': 'ps7_0_axi_periph_1_M00_AXI_rready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RRESP': 'ps7_0_axi_periph_1_M00_AXI_rresp',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_RVALID': 'ps7_0_axi_periph_1_M00_AXI_rvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WDATA': 'ps7_0_axi_periph_1_M00_AXI_wdata',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WREADY': 'ps7_0_axi_periph_1_M00_AXI_wready',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WSTRB': 'ps7_0_axi_periph_1_M00_AXI_wstrb',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/s_axi_trace_cntrl_WVALID': 'ps7_0_axi_periph_1_M00_AXI_wvalid',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TDATA': 'concat_pmodb_dout',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TKEEP': 'trace_analyzer_pmodb_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TSTRB': 'trace_analyzer_pmodb_constant_tkeep_tstrb_dout',\n",
      " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TVALID': 'logic_1_dout',\n",
      " 'video/axi_interconnect_0/ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/ARESETN': 'rst_ps7_0_fclk0_interconnect_aresetn',\n",
      " 'video/axi_interconnect_0/M00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M00_AXI_araddr': 'video_axi_interconnect_0_M00_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M00_AXI_arready': 'video_axi_interconnect_0_M00_AXI_arready',\n",
      " 'video/axi_interconnect_0/M00_AXI_arvalid': 'video_axi_interconnect_0_M00_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M00_AXI_awaddr': 'video_axi_interconnect_0_M00_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M00_AXI_awready': 'video_axi_interconnect_0_M00_AXI_awready',\n",
      " 'video/axi_interconnect_0/M00_AXI_awvalid': 'video_axi_interconnect_0_M00_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M00_AXI_bready': 'video_axi_interconnect_0_M00_AXI_bready',\n",
      " 'video/axi_interconnect_0/M00_AXI_bresp': 'video_axi_interconnect_0_M00_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M00_AXI_bvalid': 'video_axi_interconnect_0_M00_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M00_AXI_rdata': 'video_axi_interconnect_0_M00_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M00_AXI_rready': 'video_axi_interconnect_0_M00_AXI_rready',\n",
      " 'video/axi_interconnect_0/M00_AXI_rresp': 'video_axi_interconnect_0_M00_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M00_AXI_rvalid': 'video_axi_interconnect_0_M00_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M00_AXI_wdata': 'video_axi_interconnect_0_M00_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M00_AXI_wready': 'video_axi_interconnect_0_M00_AXI_wready',\n",
      " 'video/axi_interconnect_0/M00_AXI_wvalid': 'video_axi_interconnect_0_M00_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M01_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_interconnect_0/M01_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M01_AXI_araddr': 'video_axi_interconnect_0_M01_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M01_AXI_arready': 'video_axi_interconnect_0_M01_AXI_arready',\n",
      " 'video/axi_interconnect_0/M01_AXI_arvalid': 'video_axi_interconnect_0_M01_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M01_AXI_awaddr': 'video_axi_interconnect_0_M01_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M01_AXI_awready': 'video_axi_interconnect_0_M01_AXI_awready',\n",
      " 'video/axi_interconnect_0/M01_AXI_awvalid': 'video_axi_interconnect_0_M01_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M01_AXI_bready': 'video_axi_interconnect_0_M01_AXI_bready',\n",
      " 'video/axi_interconnect_0/M01_AXI_bresp': 'video_axi_interconnect_0_M01_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M01_AXI_bvalid': 'video_axi_interconnect_0_M01_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M01_AXI_rdata': 'video_axi_interconnect_0_M01_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M01_AXI_rready': 'video_axi_interconnect_0_M01_AXI_rready',\n",
      " 'video/axi_interconnect_0/M01_AXI_rresp': 'video_axi_interconnect_0_M01_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M01_AXI_rvalid': 'video_axi_interconnect_0_M01_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M01_AXI_wdata': 'video_axi_interconnect_0_M01_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M01_AXI_wready': 'video_axi_interconnect_0_M01_AXI_wready',\n",
      " 'video/axi_interconnect_0/M01_AXI_wstrb': 'video_axi_interconnect_0_M01_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M01_AXI_wvalid': 'video_axi_interconnect_0_M01_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M02_ACLK': 'ps7_0_FCLK_CLK1',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video/axi_interconnect_0/M02_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M02_AXI_araddr': 'video_axi_interconnect_0_M02_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M02_AXI_arready': 'video_axi_interconnect_0_M02_AXI_arready',\n",
      " 'video/axi_interconnect_0/M02_AXI_arvalid': 'video_axi_interconnect_0_M02_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M02_AXI_awaddr': 'video_axi_interconnect_0_M02_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M02_AXI_awready': 'video_axi_interconnect_0_M02_AXI_awready',\n",
      " 'video/axi_interconnect_0/M02_AXI_awvalid': 'video_axi_interconnect_0_M02_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M02_AXI_bready': 'video_axi_interconnect_0_M02_AXI_bready',\n",
      " 'video/axi_interconnect_0/M02_AXI_bresp': 'video_axi_interconnect_0_M02_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M02_AXI_bvalid': 'video_axi_interconnect_0_M02_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M02_AXI_rdata': 'video_axi_interconnect_0_M02_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M02_AXI_rready': 'video_axi_interconnect_0_M02_AXI_rready',\n",
      " 'video/axi_interconnect_0/M02_AXI_rresp': 'video_axi_interconnect_0_M02_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M02_AXI_rvalid': 'video_axi_interconnect_0_M02_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M02_AXI_wdata': 'video_axi_interconnect_0_M02_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M02_AXI_wready': 'video_axi_interconnect_0_M02_AXI_wready',\n",
      " 'video/axi_interconnect_0/M02_AXI_wstrb': 'video_axi_interconnect_0_M02_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M02_AXI_wvalid': 'video_axi_interconnect_0_M02_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M03_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M03_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M03_AXI_araddr': 'video_axi_interconnect_0_M03_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M03_AXI_arprot': 'video_axi_interconnect_0_M03_AXI_arprot',\n",
      " 'video/axi_interconnect_0/M03_AXI_arready': 'video_axi_interconnect_0_M03_AXI_arready',\n",
      " 'video/axi_interconnect_0/M03_AXI_arvalid': 'video_axi_interconnect_0_M03_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M03_AXI_awaddr': 'video_axi_interconnect_0_M03_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M03_AXI_awprot': 'video_axi_interconnect_0_M03_AXI_awprot',\n",
      " 'video/axi_interconnect_0/M03_AXI_awready': 'video_axi_interconnect_0_M03_AXI_awready',\n",
      " 'video/axi_interconnect_0/M03_AXI_awvalid': 'video_axi_interconnect_0_M03_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M03_AXI_bready': 'video_axi_interconnect_0_M03_AXI_bready',\n",
      " 'video/axi_interconnect_0/M03_AXI_bresp': 'video_axi_interconnect_0_M03_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M03_AXI_bvalid': 'video_axi_interconnect_0_M03_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M03_AXI_rdata': 'video_axi_interconnect_0_M03_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M03_AXI_rready': 'video_axi_interconnect_0_M03_AXI_rready',\n",
      " 'video/axi_interconnect_0/M03_AXI_rresp': 'video_axi_interconnect_0_M03_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M03_AXI_rvalid': 'video_axi_interconnect_0_M03_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M03_AXI_wdata': 'video_axi_interconnect_0_M03_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M03_AXI_wready': 'video_axi_interconnect_0_M03_AXI_wready',\n",
      " 'video/axi_interconnect_0/M03_AXI_wstrb': 'video_axi_interconnect_0_M03_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M03_AXI_wvalid': 'video_axi_interconnect_0_M03_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M04_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M04_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M04_AXI_araddr': 'video_axi_interconnect_0_M04_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M04_AXI_arready': 'video_axi_interconnect_0_M04_AXI_arready',\n",
      " 'video/axi_interconnect_0/M04_AXI_arvalid': 'video_axi_interconnect_0_M04_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M04_AXI_awaddr': 'video_axi_interconnect_0_M04_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M04_AXI_awready': 'video_axi_interconnect_0_M04_AXI_awready',\n",
      " 'video/axi_interconnect_0/M04_AXI_awvalid': 'video_axi_interconnect_0_M04_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M04_AXI_bready': 'video_axi_interconnect_0_M04_AXI_bready',\n",
      " 'video/axi_interconnect_0/M04_AXI_bresp': 'video_axi_interconnect_0_M04_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M04_AXI_bvalid': 'video_axi_interconnect_0_M04_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M04_AXI_rdata': 'video_axi_interconnect_0_M04_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M04_AXI_rready': 'video_axi_interconnect_0_M04_AXI_rready',\n",
      " 'video/axi_interconnect_0/M04_AXI_rresp': 'video_axi_interconnect_0_M04_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M04_AXI_rvalid': 'video_axi_interconnect_0_M04_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M04_AXI_wdata': 'video_axi_interconnect_0_M04_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M04_AXI_wready': 'video_axi_interconnect_0_M04_AXI_wready',\n",
      " 'video/axi_interconnect_0/M04_AXI_wstrb': 'video_axi_interconnect_0_M04_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M04_AXI_wvalid': 'video_axi_interconnect_0_M04_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M05_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M05_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M05_AXI_araddr': 'video_axi_interconnect_0_M05_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M05_AXI_arready': 'video_axi_interconnect_0_M05_AXI_arready',\n",
      " 'video/axi_interconnect_0/M05_AXI_arvalid': 'video_axi_interconnect_0_M05_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M05_AXI_awaddr': 'video_axi_interconnect_0_M05_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M05_AXI_awready': 'video_axi_interconnect_0_M05_AXI_awready',\n",
      " 'video/axi_interconnect_0/M05_AXI_awvalid': 'video_axi_interconnect_0_M05_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M05_AXI_bready': 'video_axi_interconnect_0_M05_AXI_bready',\n",
      " 'video/axi_interconnect_0/M05_AXI_bresp': 'video_axi_interconnect_0_M05_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M05_AXI_bvalid': 'video_axi_interconnect_0_M05_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M05_AXI_rdata': 'video_axi_interconnect_0_M05_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M05_AXI_rready': 'video_axi_interconnect_0_M05_AXI_rready',\n",
      " 'video/axi_interconnect_0/M05_AXI_rresp': 'video_axi_interconnect_0_M05_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M05_AXI_rvalid': 'video_axi_interconnect_0_M05_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M05_AXI_wdata': 'video_axi_interconnect_0_M05_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M05_AXI_wready': 'video_axi_interconnect_0_M05_AXI_wready',\n",
      " 'video/axi_interconnect_0/M05_AXI_wstrb': 'video_axi_interconnect_0_M05_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M05_AXI_wvalid': 'video_axi_interconnect_0_M05_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M06_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_interconnect_0/M06_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M06_AXI_araddr': 'video_axi_interconnect_0_M06_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M06_AXI_arready': 'video_axi_interconnect_0_M06_AXI_arready',\n",
      " 'video/axi_interconnect_0/M06_AXI_arvalid': 'video_axi_interconnect_0_M06_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M06_AXI_awaddr': 'video_axi_interconnect_0_M06_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M06_AXI_awready': 'video_axi_interconnect_0_M06_AXI_awready',\n",
      " 'video/axi_interconnect_0/M06_AXI_awvalid': 'video_axi_interconnect_0_M06_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M06_AXI_bready': 'video_axi_interconnect_0_M06_AXI_bready',\n",
      " 'video/axi_interconnect_0/M06_AXI_bresp': 'video_axi_interconnect_0_M06_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M06_AXI_bvalid': 'video_axi_interconnect_0_M06_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M06_AXI_rdata': 'video_axi_interconnect_0_M06_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M06_AXI_rready': 'video_axi_interconnect_0_M06_AXI_rready',\n",
      " 'video/axi_interconnect_0/M06_AXI_rresp': 'video_axi_interconnect_0_M06_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M06_AXI_rvalid': 'video_axi_interconnect_0_M06_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M06_AXI_wdata': 'video_axi_interconnect_0_M06_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M06_AXI_wready': 'video_axi_interconnect_0_M06_AXI_wready',\n",
      " 'video/axi_interconnect_0/M06_AXI_wstrb': 'video_axi_interconnect_0_M06_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M06_AXI_wvalid': 'video_axi_interconnect_0_M06_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M07_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_interconnect_0/M07_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M07_AXI_araddr': 'video_axi_interconnect_0_M07_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M07_AXI_arready': 'video_axi_interconnect_0_M07_AXI_arready',\n",
      " 'video/axi_interconnect_0/M07_AXI_arvalid': 'video_axi_interconnect_0_M07_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M07_AXI_awaddr': 'video_axi_interconnect_0_M07_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M07_AXI_awready': 'video_axi_interconnect_0_M07_AXI_awready',\n",
      " 'video/axi_interconnect_0/M07_AXI_awvalid': 'video_axi_interconnect_0_M07_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M07_AXI_bready': 'video_axi_interconnect_0_M07_AXI_bready',\n",
      " 'video/axi_interconnect_0/M07_AXI_bresp': 'video_axi_interconnect_0_M07_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M07_AXI_bvalid': 'video_axi_interconnect_0_M07_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M07_AXI_rdata': 'video_axi_interconnect_0_M07_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M07_AXI_rready': 'video_axi_interconnect_0_M07_AXI_rready',\n",
      " 'video/axi_interconnect_0/M07_AXI_rresp': 'video_axi_interconnect_0_M07_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M07_AXI_rvalid': 'video_axi_interconnect_0_M07_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M07_AXI_wdata': 'video_axi_interconnect_0_M07_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M07_AXI_wready': 'video_axi_interconnect_0_M07_AXI_wready',\n",
      " 'video/axi_interconnect_0/M07_AXI_wstrb': 'video_axi_interconnect_0_M07_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M07_AXI_wvalid': 'video_axi_interconnect_0_M07_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M08_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M08_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M08_AXI_araddr': 'video_axi_interconnect_0_M08_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M08_AXI_arready': 'video_axi_interconnect_0_M08_AXI_arready',\n",
      " 'video/axi_interconnect_0/M08_AXI_arvalid': 'video_axi_interconnect_0_M08_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M08_AXI_awaddr': 'video_axi_interconnect_0_M08_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M08_AXI_awready': 'video_axi_interconnect_0_M08_AXI_awready',\n",
      " 'video/axi_interconnect_0/M08_AXI_awvalid': 'video_axi_interconnect_0_M08_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M08_AXI_bready': 'video_axi_interconnect_0_M08_AXI_bready',\n",
      " 'video/axi_interconnect_0/M08_AXI_bresp': 'video_axi_interconnect_0_M08_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M08_AXI_bvalid': 'video_axi_interconnect_0_M08_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M08_AXI_rdata': 'video_axi_interconnect_0_M08_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M08_AXI_rready': 'video_axi_interconnect_0_M08_AXI_rready',\n",
      " 'video/axi_interconnect_0/M08_AXI_rresp': 'video_axi_interconnect_0_M08_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M08_AXI_rvalid': 'video_axi_interconnect_0_M08_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/M08_AXI_wdata': 'video_axi_interconnect_0_M08_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M08_AXI_wready': 'video_axi_interconnect_0_M08_AXI_wready',\n",
      " 'video/axi_interconnect_0/M08_AXI_wstrb': 'video_axi_interconnect_0_M08_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M08_AXI_wvalid': 'video_axi_interconnect_0_M08_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/M09_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/M09_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/M09_AXI_araddr': 'video_axi_interconnect_0_M09_AXI_araddr',\n",
      " 'video/axi_interconnect_0/M09_AXI_arready': 'video_axi_interconnect_0_M09_AXI_arready',\n",
      " 'video/axi_interconnect_0/M09_AXI_arvalid': 'video_axi_interconnect_0_M09_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/M09_AXI_awaddr': 'video_axi_interconnect_0_M09_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/M09_AXI_awready': 'video_axi_interconnect_0_M09_AXI_awready',\n",
      " 'video/axi_interconnect_0/M09_AXI_awvalid': 'video_axi_interconnect_0_M09_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/M09_AXI_bready': 'video_axi_interconnect_0_M09_AXI_bready',\n",
      " 'video/axi_interconnect_0/M09_AXI_bresp': 'video_axi_interconnect_0_M09_AXI_bresp',\n",
      " 'video/axi_interconnect_0/M09_AXI_bvalid': 'video_axi_interconnect_0_M09_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/M09_AXI_rdata': 'video_axi_interconnect_0_M09_AXI_rdata',\n",
      " 'video/axi_interconnect_0/M09_AXI_rready': 'video_axi_interconnect_0_M09_AXI_rready',\n",
      " 'video/axi_interconnect_0/M09_AXI_rresp': 'video_axi_interconnect_0_M09_AXI_rresp',\n",
      " 'video/axi_interconnect_0/M09_AXI_rvalid': 'video_axi_interconnect_0_M09_AXI_rvalid',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video/axi_interconnect_0/M09_AXI_wdata': 'video_axi_interconnect_0_M09_AXI_wdata',\n",
      " 'video/axi_interconnect_0/M09_AXI_wready': 'video_axi_interconnect_0_M09_AXI_wready',\n",
      " 'video/axi_interconnect_0/M09_AXI_wstrb': 'video_axi_interconnect_0_M09_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/M09_AXI_wvalid': 'video_axi_interconnect_0_M09_AXI_wvalid',\n",
      " 'video/axi_interconnect_0/S00_ACLK': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_interconnect_0/S00_ARESETN': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_interconnect_0/S00_AXI_araddr': 'ps7_0_axi_periph_M01_AXI_araddr',\n",
      " 'video/axi_interconnect_0/S00_AXI_arburst': 'ps7_0_axi_periph_M01_AXI_arburst',\n",
      " 'video/axi_interconnect_0/S00_AXI_arcache': 'ps7_0_axi_periph_M01_AXI_arcache',\n",
      " 'video/axi_interconnect_0/S00_AXI_arid': 'ps7_0_axi_periph_M01_AXI_arid',\n",
      " 'video/axi_interconnect_0/S00_AXI_arlen': 'ps7_0_axi_periph_M01_AXI_arlen',\n",
      " 'video/axi_interconnect_0/S00_AXI_arlock': 'ps7_0_axi_periph_M01_AXI_arlock',\n",
      " 'video/axi_interconnect_0/S00_AXI_arprot': 'ps7_0_axi_periph_M01_AXI_arprot',\n",
      " 'video/axi_interconnect_0/S00_AXI_arqos': 'ps7_0_axi_periph_M01_AXI_arqos',\n",
      " 'video/axi_interconnect_0/S00_AXI_arready': 'ps7_0_axi_periph_M01_AXI_arready',\n",
      " 'video/axi_interconnect_0/S00_AXI_arregion': 'ps7_0_axi_periph_M01_AXI_arregion',\n",
      " 'video/axi_interconnect_0/S00_AXI_arsize': 'ps7_0_axi_periph_M01_AXI_arsize',\n",
      " 'video/axi_interconnect_0/S00_AXI_arvalid': 'ps7_0_axi_periph_M01_AXI_arvalid',\n",
      " 'video/axi_interconnect_0/S00_AXI_awaddr': 'ps7_0_axi_periph_M01_AXI_awaddr',\n",
      " 'video/axi_interconnect_0/S00_AXI_awburst': 'ps7_0_axi_periph_M01_AXI_awburst',\n",
      " 'video/axi_interconnect_0/S00_AXI_awcache': 'ps7_0_axi_periph_M01_AXI_awcache',\n",
      " 'video/axi_interconnect_0/S00_AXI_awid': 'ps7_0_axi_periph_M01_AXI_awid',\n",
      " 'video/axi_interconnect_0/S00_AXI_awlen': 'ps7_0_axi_periph_M01_AXI_awlen',\n",
      " 'video/axi_interconnect_0/S00_AXI_awlock': 'ps7_0_axi_periph_M01_AXI_awlock',\n",
      " 'video/axi_interconnect_0/S00_AXI_awprot': 'ps7_0_axi_periph_M01_AXI_awprot',\n",
      " 'video/axi_interconnect_0/S00_AXI_awqos': 'ps7_0_axi_periph_M01_AXI_awqos',\n",
      " 'video/axi_interconnect_0/S00_AXI_awready': 'ps7_0_axi_periph_M01_AXI_awready',\n",
      " 'video/axi_interconnect_0/S00_AXI_awregion': 'ps7_0_axi_periph_M01_AXI_awregion',\n",
      " 'video/axi_interconnect_0/S00_AXI_awsize': 'ps7_0_axi_periph_M01_AXI_awsize',\n",
      " 'video/axi_interconnect_0/S00_AXI_awvalid': 'ps7_0_axi_periph_M01_AXI_awvalid',\n",
      " 'video/axi_interconnect_0/S00_AXI_bid': 'ps7_0_axi_periph_M01_AXI_bid',\n",
      " 'video/axi_interconnect_0/S00_AXI_bready': 'ps7_0_axi_periph_M01_AXI_bready',\n",
      " 'video/axi_interconnect_0/S00_AXI_bresp': 'ps7_0_axi_periph_M01_AXI_bresp',\n",
      " 'video/axi_interconnect_0/S00_AXI_bvalid': 'ps7_0_axi_periph_M01_AXI_bvalid',\n",
      " 'video/axi_interconnect_0/S00_AXI_rdata': 'ps7_0_axi_periph_M01_AXI_rdata',\n",
      " 'video/axi_interconnect_0/S00_AXI_rid': 'ps7_0_axi_periph_M01_AXI_rid',\n",
      " 'video/axi_interconnect_0/S00_AXI_rlast': 'ps7_0_axi_periph_M01_AXI_rlast',\n",
      " 'video/axi_interconnect_0/S00_AXI_rready': 'ps7_0_axi_periph_M01_AXI_rready',\n",
      " 'video/axi_interconnect_0/S00_AXI_rresp': 'ps7_0_axi_periph_M01_AXI_rresp',\n",
      " 'video/axi_interconnect_0/S00_AXI_rvalid': 'ps7_0_axi_periph_M01_AXI_rvalid',\n",
      " 'video/axi_interconnect_0/S00_AXI_wdata': 'ps7_0_axi_periph_M01_AXI_wdata',\n",
      " 'video/axi_interconnect_0/S00_AXI_wlast': 'ps7_0_axi_periph_M01_AXI_wlast',\n",
      " 'video/axi_interconnect_0/S00_AXI_wready': 'ps7_0_axi_periph_M01_AXI_wready',\n",
      " 'video/axi_interconnect_0/S00_AXI_wstrb': 'ps7_0_axi_periph_M01_AXI_wstrb',\n",
      " 'video/axi_interconnect_0/S00_AXI_wvalid': 'ps7_0_axi_periph_M01_AXI_wvalid',\n",
      " 'video/axi_mem_intercon/ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_mem_intercon/ARESETN': 'rst_ps7_0_fclk1_interconnect_aresetn',\n",
      " 'video/axi_mem_intercon/M00_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_mem_intercon/M00_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_mem_intercon/M00_AXI_araddr': 'ps7_0_S_AXI_HP0_ARADDR',\n",
      " 'video/axi_mem_intercon/M00_AXI_arburst': 'ps7_0_S_AXI_HP0_ARBURST',\n",
      " 'video/axi_mem_intercon/M00_AXI_arcache': 'ps7_0_S_AXI_HP0_ARCACHE',\n",
      " 'video/axi_mem_intercon/M00_AXI_arid': 'ps7_0_S_AXI_HP0_ARID',\n",
      " 'video/axi_mem_intercon/M00_AXI_arlen': 'ps7_0_S_AXI_HP0_ARLEN',\n",
      " 'video/axi_mem_intercon/M00_AXI_arlock': 'ps7_0_S_AXI_HP0_ARLOCK',\n",
      " 'video/axi_mem_intercon/M00_AXI_arprot': 'ps7_0_S_AXI_HP0_ARPROT',\n",
      " 'video/axi_mem_intercon/M00_AXI_arqos': 'ps7_0_S_AXI_HP0_ARQOS',\n",
      " 'video/axi_mem_intercon/M00_AXI_arready': 'ps7_0_S_AXI_HP0_ARREADY',\n",
      " 'video/axi_mem_intercon/M00_AXI_arsize': 'ps7_0_S_AXI_HP0_ARSIZE',\n",
      " 'video/axi_mem_intercon/M00_AXI_arvalid': 'ps7_0_S_AXI_HP0_ARVALID',\n",
      " 'video/axi_mem_intercon/M00_AXI_awaddr': 'ps7_0_S_AXI_HP0_AWADDR',\n",
      " 'video/axi_mem_intercon/M00_AXI_awburst': 'ps7_0_S_AXI_HP0_AWBURST',\n",
      " 'video/axi_mem_intercon/M00_AXI_awcache': 'ps7_0_S_AXI_HP0_AWCACHE',\n",
      " 'video/axi_mem_intercon/M00_AXI_awid': 'ps7_0_S_AXI_HP0_AWID',\n",
      " 'video/axi_mem_intercon/M00_AXI_awlen': 'ps7_0_S_AXI_HP0_AWLEN',\n",
      " 'video/axi_mem_intercon/M00_AXI_awlock': 'ps7_0_S_AXI_HP0_AWLOCK',\n",
      " 'video/axi_mem_intercon/M00_AXI_awprot': 'ps7_0_S_AXI_HP0_AWPROT',\n",
      " 'video/axi_mem_intercon/M00_AXI_awqos': 'ps7_0_S_AXI_HP0_AWQOS',\n",
      " 'video/axi_mem_intercon/M00_AXI_awready': 'ps7_0_S_AXI_HP0_AWREADY',\n",
      " 'video/axi_mem_intercon/M00_AXI_awsize': 'ps7_0_S_AXI_HP0_AWSIZE',\n",
      " 'video/axi_mem_intercon/M00_AXI_awvalid': 'ps7_0_S_AXI_HP0_AWVALID',\n",
      " 'video/axi_mem_intercon/M00_AXI_bid': 'ps7_0_S_AXI_HP0_BID',\n",
      " 'video/axi_mem_intercon/M00_AXI_bready': 'ps7_0_S_AXI_HP0_BREADY',\n",
      " 'video/axi_mem_intercon/M00_AXI_bresp': 'ps7_0_S_AXI_HP0_BRESP',\n",
      " 'video/axi_mem_intercon/M00_AXI_bvalid': 'ps7_0_S_AXI_HP0_BVALID',\n",
      " 'video/axi_mem_intercon/M00_AXI_rdata': 'ps7_0_S_AXI_HP0_RDATA',\n",
      " 'video/axi_mem_intercon/M00_AXI_rid': 'ps7_0_S_AXI_HP0_RID',\n",
      " 'video/axi_mem_intercon/M00_AXI_rlast': 'ps7_0_S_AXI_HP0_RLAST',\n",
      " 'video/axi_mem_intercon/M00_AXI_rready': 'ps7_0_S_AXI_HP0_RREADY',\n",
      " 'video/axi_mem_intercon/M00_AXI_rresp': 'ps7_0_S_AXI_HP0_RRESP',\n",
      " 'video/axi_mem_intercon/M00_AXI_rvalid': 'ps7_0_S_AXI_HP0_RVALID',\n",
      " 'video/axi_mem_intercon/M00_AXI_wdata': 'ps7_0_S_AXI_HP0_WDATA',\n",
      " 'video/axi_mem_intercon/M00_AXI_wid': 'ps7_0_S_AXI_HP0_WID',\n",
      " 'video/axi_mem_intercon/M00_AXI_wlast': 'ps7_0_S_AXI_HP0_WLAST',\n",
      " 'video/axi_mem_intercon/M00_AXI_wready': 'ps7_0_S_AXI_HP0_WREADY',\n",
      " 'video/axi_mem_intercon/M00_AXI_wstrb': 'ps7_0_S_AXI_HP0_WSTRB',\n",
      " 'video/axi_mem_intercon/M00_AXI_wvalid': 'ps7_0_S_AXI_HP0_WVALID',\n",
      " 'video/axi_mem_intercon/S00_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_mem_intercon/S00_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_mem_intercon/S00_AXI_awaddr': 'video_axi_mem_intercon_S00_AXI_awaddr',\n",
      " 'video/axi_mem_intercon/S00_AXI_awburst': 'video_axi_mem_intercon_S00_AXI_awburst',\n",
      " 'video/axi_mem_intercon/S00_AXI_awcache': 'video_axi_mem_intercon_S00_AXI_awcache',\n",
      " 'video/axi_mem_intercon/S00_AXI_awlen': 'video_axi_mem_intercon_S00_AXI_awlen',\n",
      " 'video/axi_mem_intercon/S00_AXI_awprot': 'video_axi_mem_intercon_S00_AXI_awprot',\n",
      " 'video/axi_mem_intercon/S00_AXI_awready': 'video_axi_mem_intercon_S00_AXI_awready',\n",
      " 'video/axi_mem_intercon/S00_AXI_awsize': 'video_axi_mem_intercon_S00_AXI_awsize',\n",
      " 'video/axi_mem_intercon/S00_AXI_awvalid': 'video_axi_mem_intercon_S00_AXI_awvalid',\n",
      " 'video/axi_mem_intercon/S00_AXI_bready': 'video_axi_mem_intercon_S00_AXI_bready',\n",
      " 'video/axi_mem_intercon/S00_AXI_bresp': 'video_axi_mem_intercon_S00_AXI_bresp',\n",
      " 'video/axi_mem_intercon/S00_AXI_bvalid': 'video_axi_mem_intercon_S00_AXI_bvalid',\n",
      " 'video/axi_mem_intercon/S00_AXI_wdata': 'video_axi_mem_intercon_S00_AXI_wdata',\n",
      " 'video/axi_mem_intercon/S00_AXI_wlast': 'video_axi_mem_intercon_S00_AXI_wlast',\n",
      " 'video/axi_mem_intercon/S00_AXI_wready': 'video_axi_mem_intercon_S00_AXI_wready',\n",
      " 'video/axi_mem_intercon/S00_AXI_wstrb': 'video_axi_mem_intercon_S00_AXI_wstrb',\n",
      " 'video/axi_mem_intercon/S00_AXI_wvalid': 'video_axi_mem_intercon_S00_AXI_wvalid',\n",
      " 'video/axi_mem_intercon/S01_ACLK': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_mem_intercon/S01_ARESETN': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/axi_mem_intercon/S01_AXI_araddr': 'video_axi_mem_intercon_S01_AXI_araddr',\n",
      " 'video/axi_mem_intercon/S01_AXI_arburst': 'video_axi_mem_intercon_S01_AXI_arburst',\n",
      " 'video/axi_mem_intercon/S01_AXI_arcache': 'video_axi_mem_intercon_S01_AXI_arcache',\n",
      " 'video/axi_mem_intercon/S01_AXI_arlen': 'video_axi_mem_intercon_S01_AXI_arlen',\n",
      " 'video/axi_mem_intercon/S01_AXI_arprot': 'video_axi_mem_intercon_S01_AXI_arprot',\n",
      " 'video/axi_mem_intercon/S01_AXI_arready': 'video_axi_mem_intercon_S01_AXI_arready',\n",
      " 'video/axi_mem_intercon/S01_AXI_arsize': 'video_axi_mem_intercon_S01_AXI_arsize',\n",
      " 'video/axi_mem_intercon/S01_AXI_arvalid': 'video_axi_mem_intercon_S01_AXI_arvalid',\n",
      " 'video/axi_mem_intercon/S01_AXI_rdata': 'video_axi_mem_intercon_S01_AXI_rdata',\n",
      " 'video/axi_mem_intercon/S01_AXI_rlast': 'video_axi_mem_intercon_S01_AXI_rlast',\n",
      " 'video/axi_mem_intercon/S01_AXI_rready': 'video_axi_mem_intercon_S01_AXI_rready',\n",
      " 'video/axi_mem_intercon/S01_AXI_rresp': 'video_axi_mem_intercon_S01_AXI_rresp',\n",
      " 'video/axi_mem_intercon/S01_AXI_rvalid': 'video_axi_mem_intercon_S01_AXI_rvalid',\n",
      " 'video/axi_vdma/axi_resetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/axi_vdma/m_axi_mm2s_aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_vdma/m_axi_mm2s_araddr': 'video_axi_mem_intercon_S01_AXI_araddr',\n",
      " 'video/axi_vdma/m_axi_mm2s_arburst': 'video_axi_mem_intercon_S01_AXI_arburst',\n",
      " 'video/axi_vdma/m_axi_mm2s_arcache': 'video_axi_mem_intercon_S01_AXI_arcache',\n",
      " 'video/axi_vdma/m_axi_mm2s_arlen': 'video_axi_mem_intercon_S01_AXI_arlen',\n",
      " 'video/axi_vdma/m_axi_mm2s_arprot': 'video_axi_mem_intercon_S01_AXI_arprot',\n",
      " 'video/axi_vdma/m_axi_mm2s_arready': 'video_axi_mem_intercon_S01_AXI_arready',\n",
      " 'video/axi_vdma/m_axi_mm2s_arsize': 'video_axi_mem_intercon_S01_AXI_arsize',\n",
      " 'video/axi_vdma/m_axi_mm2s_arvalid': 'video_axi_mem_intercon_S01_AXI_arvalid',\n",
      " 'video/axi_vdma/m_axi_mm2s_rdata': 'video_axi_mem_intercon_S01_AXI_rdata',\n",
      " 'video/axi_vdma/m_axi_mm2s_rlast': 'video_axi_mem_intercon_S01_AXI_rlast',\n",
      " 'video/axi_vdma/m_axi_mm2s_rready': 'video_axi_mem_intercon_S01_AXI_rready',\n",
      " 'video/axi_vdma/m_axi_mm2s_rresp': 'video_axi_mem_intercon_S01_AXI_rresp',\n",
      " 'video/axi_vdma/m_axi_mm2s_rvalid': 'video_axi_mem_intercon_S01_AXI_rvalid',\n",
      " 'video/axi_vdma/m_axi_s2mm_aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_vdma/m_axi_s2mm_awaddr': 'video_axi_mem_intercon_S00_AXI_awaddr',\n",
      " 'video/axi_vdma/m_axi_s2mm_awburst': 'video_axi_mem_intercon_S00_AXI_awburst',\n",
      " 'video/axi_vdma/m_axi_s2mm_awcache': 'video_axi_mem_intercon_S00_AXI_awcache',\n",
      " 'video/axi_vdma/m_axi_s2mm_awlen': 'video_axi_mem_intercon_S00_AXI_awlen',\n",
      " 'video/axi_vdma/m_axi_s2mm_awprot': 'video_axi_mem_intercon_S00_AXI_awprot',\n",
      " 'video/axi_vdma/m_axi_s2mm_awready': 'video_axi_mem_intercon_S00_AXI_awready',\n",
      " 'video/axi_vdma/m_axi_s2mm_awsize': 'video_axi_mem_intercon_S00_AXI_awsize',\n",
      " 'video/axi_vdma/m_axi_s2mm_awvalid': 'video_axi_mem_intercon_S00_AXI_awvalid',\n",
      " 'video/axi_vdma/m_axi_s2mm_bready': 'video_axi_mem_intercon_S00_AXI_bready',\n",
      " 'video/axi_vdma/m_axi_s2mm_bresp': 'video_axi_mem_intercon_S00_AXI_bresp',\n",
      " 'video/axi_vdma/m_axi_s2mm_bvalid': 'video_axi_mem_intercon_S00_AXI_bvalid',\n",
      " 'video/axi_vdma/m_axi_s2mm_wdata': 'video_axi_mem_intercon_S00_AXI_wdata',\n",
      " 'video/axi_vdma/m_axi_s2mm_wlast': 'video_axi_mem_intercon_S00_AXI_wlast',\n",
      " 'video/axi_vdma/m_axi_s2mm_wready': 'video_axi_mem_intercon_S00_AXI_wready',\n",
      " 'video/axi_vdma/m_axi_s2mm_wstrb': 'video_axi_mem_intercon_S00_AXI_wstrb',\n",
      " 'video/axi_vdma/m_axi_s2mm_wvalid': 'video_axi_mem_intercon_S00_AXI_wvalid',\n",
      " 'video/axi_vdma/m_axis_mm2s_aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_vdma/m_axis_mm2s_tdata': 'video_axi_vdma_m_axis_mm2s_tdata',\n",
      " 'video/axi_vdma/m_axis_mm2s_tlast': 'video_axi_vdma_m_axis_mm2s_tlast',\n",
      " 'video/axi_vdma/m_axis_mm2s_tready': 'video_axi_vdma_m_axis_mm2s_tready',\n",
      " 'video/axi_vdma/m_axis_mm2s_tuser': 'video_axi_vdma_m_axis_mm2s_tuser',\n",
      " 'video/axi_vdma/m_axis_mm2s_tvalid': 'video_axi_vdma_m_axis_mm2s_tvalid',\n",
      " 'video/axi_vdma/mm2s_introut': 'video_axi_vdma_mm2s_introut',\n",
      " 'video/axi_vdma/s2mm_introut': 'video_axi_vdma_s2mm_introut',\n",
      " 'video/axi_vdma/s_axi_lite_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/axi_vdma/s_axi_lite_araddr': 'video_axi_interconnect_0_M00_AXI_araddr',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video/axi_vdma/s_axi_lite_arready': 'video_axi_interconnect_0_M00_AXI_arready',\n",
      " 'video/axi_vdma/s_axi_lite_arvalid': 'video_axi_interconnect_0_M00_AXI_arvalid',\n",
      " 'video/axi_vdma/s_axi_lite_awaddr': 'video_axi_interconnect_0_M00_AXI_awaddr',\n",
      " 'video/axi_vdma/s_axi_lite_awready': 'video_axi_interconnect_0_M00_AXI_awready',\n",
      " 'video/axi_vdma/s_axi_lite_awvalid': 'video_axi_interconnect_0_M00_AXI_awvalid',\n",
      " 'video/axi_vdma/s_axi_lite_bready': 'video_axi_interconnect_0_M00_AXI_bready',\n",
      " 'video/axi_vdma/s_axi_lite_bresp': 'video_axi_interconnect_0_M00_AXI_bresp',\n",
      " 'video/axi_vdma/s_axi_lite_bvalid': 'video_axi_interconnect_0_M00_AXI_bvalid',\n",
      " 'video/axi_vdma/s_axi_lite_rdata': 'video_axi_interconnect_0_M00_AXI_rdata',\n",
      " 'video/axi_vdma/s_axi_lite_rready': 'video_axi_interconnect_0_M00_AXI_rready',\n",
      " 'video/axi_vdma/s_axi_lite_rresp': 'video_axi_interconnect_0_M00_AXI_rresp',\n",
      " 'video/axi_vdma/s_axi_lite_rvalid': 'video_axi_interconnect_0_M00_AXI_rvalid',\n",
      " 'video/axi_vdma/s_axi_lite_wdata': 'video_axi_interconnect_0_M00_AXI_wdata',\n",
      " 'video/axi_vdma/s_axi_lite_wready': 'video_axi_interconnect_0_M00_AXI_wready',\n",
      " 'video/axi_vdma/s_axi_lite_wvalid': 'video_axi_interconnect_0_M00_AXI_wvalid',\n",
      " 'video/axi_vdma/s_axis_s2mm_aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/axi_vdma/s_axis_s2mm_tdata': 'video_axi_vdma_s_axis_s2mm_tdata',\n",
      " 'video/axi_vdma/s_axis_s2mm_tlast': 'video_axi_vdma_s_axis_s2mm_tlast',\n",
      " 'video/axi_vdma/s_axis_s2mm_tready': 'video_axi_vdma_s_axis_s2mm_tready',\n",
      " 'video/axi_vdma/s_axis_s2mm_tuser': 'video_axi_vdma_s_axis_s2mm_tuser',\n",
      " 'video/axi_vdma/s_axis_s2mm_tvalid': 'video_axi_vdma_s_axis_s2mm_tvalid',\n",
      " 'video/hdmi_in/axis_register_slice_0/aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/axis_register_slice_0/aresetn': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_in/axis_register_slice_0/m_axis_tdata': 'video_hdmi_in_axis_register_slice_0_m_axis_tdata',\n",
      " 'video/hdmi_in/axis_register_slice_0/m_axis_tlast': 'video_hdmi_in_axis_register_slice_0_m_axis_tlast',\n",
      " 'video/hdmi_in/axis_register_slice_0/m_axis_tready': 'video_hdmi_in_axis_register_slice_0_m_axis_tready',\n",
      " 'video/hdmi_in/axis_register_slice_0/m_axis_tuser': 'video_hdmi_in_axis_register_slice_0_m_axis_tuser',\n",
      " 'video/hdmi_in/axis_register_slice_0/m_axis_tvalid': 'video_hdmi_in_axis_register_slice_0_m_axis_tvalid',\n",
      " 'video/hdmi_in/axis_register_slice_0/s_axis_tdata': 'video_hdmi_in_axis_register_slice_0_s_axis_tdata',\n",
      " 'video/hdmi_in/axis_register_slice_0/s_axis_tlast': 'video_hdmi_in_axis_register_slice_0_s_axis_tlast',\n",
      " 'video/hdmi_in/axis_register_slice_0/s_axis_tready': 'video_hdmi_in_axis_register_slice_0_s_axis_tready',\n",
      " 'video/hdmi_in/axis_register_slice_0/s_axis_tuser': 'video_hdmi_in_axis_register_slice_0_s_axis_tuser',\n",
      " 'video/hdmi_in/axis_register_slice_0/s_axis_tvalid': 'video_hdmi_in_axis_register_slice_0_s_axis_tvalid',\n",
      " 'video/hdmi_in/color_convert/ap_clk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/color_convert/ap_rst_n': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_in/color_convert/ap_rst_n_control': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_in/color_convert/control': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_ARADDR': 'video_axi_interconnect_0_M06_AXI_araddr',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_ARREADY': 'video_axi_interconnect_0_M06_AXI_arready',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_ARVALID': 'video_axi_interconnect_0_M06_AXI_arvalid',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_AWADDR': 'video_axi_interconnect_0_M06_AXI_awaddr',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_AWREADY': 'video_axi_interconnect_0_M06_AXI_awready',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_AWVALID': 'video_axi_interconnect_0_M06_AXI_awvalid',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_BREADY': 'video_axi_interconnect_0_M06_AXI_bready',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_BRESP': 'video_axi_interconnect_0_M06_AXI_bresp',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_BVALID': 'video_axi_interconnect_0_M06_AXI_bvalid',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_RDATA': 'video_axi_interconnect_0_M06_AXI_rdata',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_RREADY': 'video_axi_interconnect_0_M06_AXI_rready',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_RRESP': 'video_axi_interconnect_0_M06_AXI_rresp',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_RVALID': 'video_axi_interconnect_0_M06_AXI_rvalid',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_WDATA': 'video_axi_interconnect_0_M06_AXI_wdata',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_WREADY': 'video_axi_interconnect_0_M06_AXI_wready',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_WSTRB': 'video_axi_interconnect_0_M06_AXI_wstrb',\n",
      " 'video/hdmi_in/color_convert/s_axi_AXILiteS_WVALID': 'video_axi_interconnect_0_M06_AXI_wvalid',\n",
      " 'video/hdmi_in/color_convert/stream_in_24_TDATA': 'video_hdmi_in_color_convert_stream_in_24_TDATA',\n",
      " 'video/hdmi_in/color_convert/stream_in_24_TLAST': 'video_hdmi_in_color_convert_stream_in_24_TLAST',\n",
      " 'video/hdmi_in/color_convert/stream_in_24_TREADY': 'video_hdmi_in_color_convert_stream_in_24_TREADY',\n",
      " 'video/hdmi_in/color_convert/stream_in_24_TUSER': 'video_hdmi_in_color_convert_stream_in_24_TUSER',\n",
      " 'video/hdmi_in/color_convert/stream_in_24_TVALID': 'video_hdmi_in_color_convert_stream_in_24_TVALID',\n",
      " 'video/hdmi_in/color_convert/stream_out_24_TDATA': 'video_hdmi_in_axis_register_slice_0_s_axis_tdata',\n",
      " 'video/hdmi_in/color_convert/stream_out_24_TLAST': 'video_hdmi_in_axis_register_slice_0_s_axis_tlast',\n",
      " 'video/hdmi_in/color_convert/stream_out_24_TREADY': 'video_hdmi_in_axis_register_slice_0_s_axis_tready',\n",
      " 'video/hdmi_in/color_convert/stream_out_24_TUSER': 'video_hdmi_in_axis_register_slice_0_s_axis_tuser',\n",
      " 'video/hdmi_in/color_convert/stream_out_24_TVALID': 'video_hdmi_in_axis_register_slice_0_s_axis_tvalid',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/gpio2_io_i': 'video_hdmi_in_frontend_dvi2rgb_0_aPixelClkLckd',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/gpio_io_o': 'video_hdmi_in_frontend_axi_gpio_hdmiin_gpio_io_o',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/ip2intc_irpt': 'video_hdmi_in_frontend_axi_gpio_hdmiin_ip2intc_irpt',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_araddr': 'video_axi_interconnect_0_M08_AXI_araddr',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_arready': 'video_axi_interconnect_0_M08_AXI_arready',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_arvalid': 'video_axi_interconnect_0_M08_AXI_arvalid',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awaddr': 'video_axi_interconnect_0_M08_AXI_awaddr',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awready': 'video_axi_interconnect_0_M08_AXI_awready',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_awvalid': 'video_axi_interconnect_0_M08_AXI_awvalid',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bready': 'video_axi_interconnect_0_M08_AXI_bready',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bresp': 'video_axi_interconnect_0_M08_AXI_bresp',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_bvalid': 'video_axi_interconnect_0_M08_AXI_bvalid',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rdata': 'video_axi_interconnect_0_M08_AXI_rdata',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rready': 'video_axi_interconnect_0_M08_AXI_rready',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rresp': 'video_axi_interconnect_0_M08_AXI_rresp',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_rvalid': 'video_axi_interconnect_0_M08_AXI_rvalid',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wdata': 'video_axi_interconnect_0_M08_AXI_wdata',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wready': 'video_axi_interconnect_0_M08_AXI_wready',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wstrb': 'video_axi_interconnect_0_M08_AXI_wstrb',\n",
      " 'video/hdmi_in/frontend/axi_gpio_hdmiin/s_axi_wvalid': 'video_axi_interconnect_0_M08_AXI_wvalid',\n",
      " 'video/hdmi_in/frontend/color_swap_0/hsync_in': 'video_hdmi_in_frontend_color_swap_0_hsync_in',\n",
      " 'video/hdmi_in/frontend/color_swap_0/hsync_out': 'video_hdmi_in_frontend_color_swap_0_hsync_out',\n",
      " 'video/hdmi_in/frontend/color_swap_0/pixel_in': 'video_hdmi_in_frontend_color_swap_0_pixel_in',\n",
      " 'video/hdmi_in/frontend/color_swap_0/pixel_out': 'video_hdmi_in_frontend_color_swap_0_pixel_out',\n",
      " 'video/hdmi_in/frontend/color_swap_0/vde_in': 'video_hdmi_in_frontend_color_swap_0_vde_in',\n",
      " 'video/hdmi_in/frontend/color_swap_0/vde_out': 'video_hdmi_in_frontend_color_swap_0_vde_out',\n",
      " 'video/hdmi_in/frontend/color_swap_0/vsync_in': 'video_hdmi_in_frontend_color_swap_0_vsync_in',\n",
      " 'video/hdmi_in/frontend/color_swap_0/vsync_out': 'video_hdmi_in_frontend_color_swap_0_vsync_out',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/PixelClk': 'video_hdmi_in_frontend_dvi2rgb_0_PixelClk',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/RefClk': 'ps7_0_FCLK_CLK2',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/aPixelClkLckd': 'video_hdmi_in_frontend_dvi2rgb_0_aPixelClkLckd',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/aRst_n': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/vid_pData': 'video_hdmi_in_frontend_color_swap_0_pixel_in',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/vid_pHSync': 'video_hdmi_in_frontend_color_swap_0_hsync_in',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/vid_pVDE': 'video_hdmi_in_frontend_color_swap_0_vde_in',\n",
      " 'video/hdmi_in/frontend/dvi2rgb_0/vid_pVSync': 'video_hdmi_in_frontend_color_swap_0_vsync_in',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tdata': 'video_hdmi_in_color_convert_stream_in_24_TDATA',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tlast': 'video_hdmi_in_color_convert_stream_in_24_TLAST',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tready': 'video_hdmi_in_color_convert_stream_in_24_TREADY',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tuser': 'video_hdmi_in_color_convert_stream_in_24_TUSER',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/m_axis_video_tvalid': 'video_hdmi_in_color_convert_stream_in_24_TVALID',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_active_video': 'video_hdmi_in_frontend_color_swap_0_vde_out',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_data': 'video_hdmi_in_frontend_color_swap_0_pixel_out',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_hsync': 'video_hdmi_in_frontend_color_swap_0_hsync_out',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_io_in_clk': 'video_hdmi_in_frontend_dvi2rgb_0_PixelClk',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_io_in_reset': 'video_proc_sys_reset_pixelclk_peripheral_reset',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vid_vsync': 'video_hdmi_in_frontend_color_swap_0_vsync_out',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_active_video': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_active_video',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_hsync': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_hsync',\n",
      " 'video/hdmi_in/frontend/v_vid_in_axi4s_0/vtd_vsync': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_vsync',\n",
      " 'video/hdmi_in/frontend/vtc_in/active_video_in': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_active_video',\n",
      " 'video/hdmi_in/frontend/vtc_in/clk': 'video_hdmi_in_frontend_dvi2rgb_0_PixelClk',\n",
      " 'video/hdmi_in/frontend/vtc_in/hsync_in': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_hsync',\n",
      " 'video/hdmi_in/frontend/vtc_in/irq': 'video_hdmi_in_frontend_vtc_in_irq',\n",
      " 'video/hdmi_in/frontend/vtc_in/resetn': 'video_proc_sys_reset_pixelclk_peripheral_aresetn',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_araddr': 'video_axi_interconnect_0_M09_AXI_araddr',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_arready': 'video_axi_interconnect_0_M09_AXI_arready',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_arvalid': 'video_axi_interconnect_0_M09_AXI_arvalid',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_awaddr': 'video_axi_interconnect_0_M09_AXI_awaddr',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_awready': 'video_axi_interconnect_0_M09_AXI_awready',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_awvalid': 'video_axi_interconnect_0_M09_AXI_awvalid',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_bready': 'video_axi_interconnect_0_M09_AXI_bready',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_bresp': 'video_axi_interconnect_0_M09_AXI_bresp',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_bvalid': 'video_axi_interconnect_0_M09_AXI_bvalid',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_rdata': 'video_axi_interconnect_0_M09_AXI_rdata',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_rready': 'video_axi_interconnect_0_M09_AXI_rready',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_rresp': 'video_axi_interconnect_0_M09_AXI_rresp',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_rvalid': 'video_axi_interconnect_0_M09_AXI_rvalid',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_wdata': 'video_axi_interconnect_0_M09_AXI_wdata',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_wready': 'video_axi_interconnect_0_M09_AXI_wready',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_wstrb': 'video_axi_interconnect_0_M09_AXI_wstrb',\n",
      " 'video/hdmi_in/frontend/vtc_in/s_axi_wvalid': 'video_axi_interconnect_0_M09_AXI_wvalid',\n",
      " 'video/hdmi_in/frontend/vtc_in/vsync_in': 'video_hdmi_in_frontend_v_vid_in_axi4s_0_vtd_vsync',\n",
      " 'video/hdmi_in/pixel_pack/ap_clk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/pixel_pack/ap_rst_n': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_in/pixel_pack/ap_rst_n_control': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_in/pixel_pack/control': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARADDR': 'video_axi_interconnect_0_M07_AXI_araddr',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARREADY': 'video_axi_interconnect_0_M07_AXI_arready',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_ARVALID': 'video_axi_interconnect_0_M07_AXI_arvalid',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWADDR': 'video_axi_interconnect_0_M07_AXI_awaddr',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWREADY': 'video_axi_interconnect_0_M07_AXI_awready',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_AWVALID': 'video_axi_interconnect_0_M07_AXI_awvalid',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BREADY': 'video_axi_interconnect_0_M07_AXI_bready',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BRESP': 'video_axi_interconnect_0_M07_AXI_bresp',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_BVALID': 'video_axi_interconnect_0_M07_AXI_bvalid',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RDATA': 'video_axi_interconnect_0_M07_AXI_rdata',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RREADY': 'video_axi_interconnect_0_M07_AXI_rready',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RRESP': 'video_axi_interconnect_0_M07_AXI_rresp',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_RVALID': 'video_axi_interconnect_0_M07_AXI_rvalid',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WDATA': 'video_axi_interconnect_0_M07_AXI_wdata',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WREADY': 'video_axi_interconnect_0_M07_AXI_wready',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WSTRB': 'video_axi_interconnect_0_M07_AXI_wstrb',\n",
      " 'video/hdmi_in/pixel_pack/s_axi_AXILiteS_WVALID': 'video_axi_interconnect_0_M07_AXI_wvalid',\n",
      " 'video/hdmi_in/pixel_pack/stream_in_24_TDATA': 'video_hdmi_in_axis_register_slice_0_m_axis_tdata',\n",
      " 'video/hdmi_in/pixel_pack/stream_in_24_TLAST': 'video_hdmi_in_axis_register_slice_0_m_axis_tlast',\n",
      " 'video/hdmi_in/pixel_pack/stream_in_24_TREADY': 'video_hdmi_in_axis_register_slice_0_m_axis_tready',\n",
      " 'video/hdmi_in/pixel_pack/stream_in_24_TUSER': 'video_hdmi_in_axis_register_slice_0_m_axis_tuser',\n",
      " 'video/hdmi_in/pixel_pack/stream_in_24_TVALID': 'video_hdmi_in_axis_register_slice_0_m_axis_tvalid',\n",
      " 'video/hdmi_in/pixel_pack/stream_out_32_TDATA': 'video_axi_vdma_s_axis_s2mm_tdata',\n",
      " 'video/hdmi_in/pixel_pack/stream_out_32_TLAST': 'video_axi_vdma_s_axis_s2mm_tlast',\n",
      " 'video/hdmi_in/pixel_pack/stream_out_32_TREADY': 'video_axi_vdma_s_axis_s2mm_tready',\n",
      " 'video/hdmi_in/pixel_pack/stream_out_32_TUSER': 'video_axi_vdma_s_axis_s2mm_tuser',\n",
      " 'video/hdmi_in/pixel_pack/stream_out_32_TVALID': 'video_axi_vdma_s_axis_s2mm_tvalid',\n",
      " 'video/hdmi_out/axis_register_slice_0/aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/axis_register_slice_0/aresetn': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_out/axis_register_slice_0/m_axis_tdata': 'video_hdmi_out_axis_register_slice_0_m_axis_tdata',\n",
      " 'video/hdmi_out/axis_register_slice_0/m_axis_tlast': 'video_hdmi_out_axis_register_slice_0_m_axis_tlast',\n",
      " 'video/hdmi_out/axis_register_slice_0/m_axis_tready': 'video_hdmi_out_axis_register_slice_0_m_axis_tready',\n",
      " 'video/hdmi_out/axis_register_slice_0/m_axis_tuser': 'video_hdmi_out_axis_register_slice_0_m_axis_tuser',\n",
      " 'video/hdmi_out/axis_register_slice_0/m_axis_tvalid': 'video_hdmi_out_axis_register_slice_0_m_axis_tvalid',\n",
      " 'video/hdmi_out/axis_register_slice_0/s_axis_tdata': 'video_hdmi_out_axis_register_slice_0_s_axis_tdata',\n",
      " 'video/hdmi_out/axis_register_slice_0/s_axis_tlast': 'video_hdmi_out_axis_register_slice_0_s_axis_tlast',\n",
      " 'video/hdmi_out/axis_register_slice_0/s_axis_tready': 'video_hdmi_out_axis_register_slice_0_s_axis_tready',\n",
      " 'video/hdmi_out/axis_register_slice_0/s_axis_tuser': 'video_hdmi_out_axis_register_slice_0_s_axis_tuser',\n",
      " 'video/hdmi_out/axis_register_slice_0/s_axis_tvalid': 'video_hdmi_out_axis_register_slice_0_s_axis_tvalid',\n",
      " 'video/hdmi_out/color_convert/ap_clk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/color_convert/ap_rst_n': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_out/color_convert/ap_rst_n_control': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_out/color_convert/control': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_ARADDR': 'video_axi_interconnect_0_M02_AXI_araddr',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_ARREADY': 'video_axi_interconnect_0_M02_AXI_arready',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_ARVALID': 'video_axi_interconnect_0_M02_AXI_arvalid',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_AWADDR': 'video_axi_interconnect_0_M02_AXI_awaddr',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_AWREADY': 'video_axi_interconnect_0_M02_AXI_awready',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_AWVALID': 'video_axi_interconnect_0_M02_AXI_awvalid',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_BREADY': 'video_axi_interconnect_0_M02_AXI_bready',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_BRESP': 'video_axi_interconnect_0_M02_AXI_bresp',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_BVALID': 'video_axi_interconnect_0_M02_AXI_bvalid',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_RDATA': 'video_axi_interconnect_0_M02_AXI_rdata',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_RREADY': 'video_axi_interconnect_0_M02_AXI_rready',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_RRESP': 'video_axi_interconnect_0_M02_AXI_rresp',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_RVALID': 'video_axi_interconnect_0_M02_AXI_rvalid',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_WDATA': 'video_axi_interconnect_0_M02_AXI_wdata',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_WREADY': 'video_axi_interconnect_0_M02_AXI_wready',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_WSTRB': 'video_axi_interconnect_0_M02_AXI_wstrb',\n",
      " 'video/hdmi_out/color_convert/s_axi_AXILiteS_WVALID': 'video_axi_interconnect_0_M02_AXI_wvalid',\n",
      " 'video/hdmi_out/color_convert/stream_in_24_TDATA': 'video_hdmi_out_axis_register_slice_0_m_axis_tdata',\n",
      " 'video/hdmi_out/color_convert/stream_in_24_TLAST': 'video_hdmi_out_axis_register_slice_0_m_axis_tlast',\n",
      " 'video/hdmi_out/color_convert/stream_in_24_TREADY': 'video_hdmi_out_axis_register_slice_0_m_axis_tready',\n",
      " 'video/hdmi_out/color_convert/stream_in_24_TUSER': 'video_hdmi_out_axis_register_slice_0_m_axis_tuser',\n",
      " 'video/hdmi_out/color_convert/stream_in_24_TVALID': 'video_hdmi_out_axis_register_slice_0_m_axis_tvalid',\n",
      " 'video/hdmi_out/color_convert/stream_out_24_TDATA': 'video_hdmi_out_color_convert_stream_out_24_TDATA',\n",
      " 'video/hdmi_out/color_convert/stream_out_24_TLAST': 'video_hdmi_out_color_convert_stream_out_24_TLAST',\n",
      " 'video/hdmi_out/color_convert/stream_out_24_TREADY': 'video_hdmi_out_color_convert_stream_out_24_TREADY',\n",
      " 'video/hdmi_out/color_convert/stream_out_24_TUSER': 'video_hdmi_out_color_convert_stream_out_24_TUSER',\n",
      " 'video/hdmi_out/color_convert/stream_out_24_TVALID': 'video_hdmi_out_color_convert_stream_out_24_TVALID',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/LOCKED_O': 'video_hdmi_out_frontend_axi_dynclk_LOCKED_O',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/PXL_CLK_5X_O': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_5X_O',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/PXL_CLK_O': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_O',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/REF_CLK_I': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_araddr': 'video_axi_interconnect_0_M03_AXI_araddr',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_arprot': 'video_axi_interconnect_0_M03_AXI_arprot',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_arready': 'video_axi_interconnect_0_M03_AXI_arready',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_arvalid': 'video_axi_interconnect_0_M03_AXI_arvalid',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_awaddr': 'video_axi_interconnect_0_M03_AXI_awaddr',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_awprot': 'video_axi_interconnect_0_M03_AXI_awprot',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_awready': 'video_axi_interconnect_0_M03_AXI_awready',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_awvalid': 'video_axi_interconnect_0_M03_AXI_awvalid',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_bready': 'video_axi_interconnect_0_M03_AXI_bready',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_bresp': 'video_axi_interconnect_0_M03_AXI_bresp',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_bvalid': 'video_axi_interconnect_0_M03_AXI_bvalid',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_rdata': 'video_axi_interconnect_0_M03_AXI_rdata',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_rready': 'video_axi_interconnect_0_M03_AXI_rready',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_rresp': 'video_axi_interconnect_0_M03_AXI_rresp',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_rvalid': 'video_axi_interconnect_0_M03_AXI_rvalid',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_wdata': 'video_axi_interconnect_0_M03_AXI_wdata',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_wready': 'video_axi_interconnect_0_M03_AXI_wready',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_wstrb': 'video_axi_interconnect_0_M03_AXI_wstrb',\n",
      " 'video/hdmi_out/frontend/axi_dynclk/s00_axi_wvalid': 'video_axi_interconnect_0_M03_AXI_wvalid',\n",
      " 'video/hdmi_out/frontend/color_swap_0/hsync_in': 'video_hdmi_out_frontend_color_swap_0_hsync_in',\n",
      " 'video/hdmi_out/frontend/color_swap_0/hsync_out': 'video_hdmi_out_frontend_color_swap_0_hsync_out',\n",
      " 'video/hdmi_out/frontend/color_swap_0/pixel_in': 'video_hdmi_out_frontend_color_swap_0_pixel_in',\n",
      " 'video/hdmi_out/frontend/color_swap_0/pixel_out': 'video_hdmi_out_frontend_color_swap_0_pixel_out',\n",
      " 'video/hdmi_out/frontend/color_swap_0/vde_in': 'video_hdmi_out_frontend_color_swap_0_vde_in',\n",
      " 'video/hdmi_out/frontend/color_swap_0/vde_out': 'video_hdmi_out_frontend_color_swap_0_vde_out',\n",
      " 'video/hdmi_out/frontend/color_swap_0/vsync_in': 'video_hdmi_out_frontend_color_swap_0_vsync_in',\n",
      " 'video/hdmi_out/frontend/color_swap_0/vsync_out': 'video_hdmi_out_frontend_color_swap_0_vsync_out',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/gpio_io_o': 'video_hdmi_out_frontend_hdmi_out_hpd_video_gpio_io_o',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/ip2intc_irpt': 'video_hdmi_out_frontend_hdmi_out_hpd_video_ip2intc_irpt',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_araddr': 'video_axi_interconnect_0_M05_AXI_araddr',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_arready': 'video_axi_interconnect_0_M05_AXI_arready',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_arvalid': 'video_axi_interconnect_0_M05_AXI_arvalid',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awaddr': 'video_axi_interconnect_0_M05_AXI_awaddr',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awready': 'video_axi_interconnect_0_M05_AXI_awready',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_awvalid': 'video_axi_interconnect_0_M05_AXI_awvalid',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bready': 'video_axi_interconnect_0_M05_AXI_bready',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bresp': 'video_axi_interconnect_0_M05_AXI_bresp',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_bvalid': 'video_axi_interconnect_0_M05_AXI_bvalid',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rdata': 'video_axi_interconnect_0_M05_AXI_rdata',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rready': 'video_axi_interconnect_0_M05_AXI_rready',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rresp': 'video_axi_interconnect_0_M05_AXI_rresp',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_rvalid': 'video_axi_interconnect_0_M05_AXI_rvalid',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wdata': 'video_axi_interconnect_0_M05_AXI_wdata',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wready': 'video_axi_interconnect_0_M05_AXI_wready',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wstrb': 'video_axi_interconnect_0_M05_AXI_wstrb',\n",
      " 'video/hdmi_out/frontend/hdmi_out_hpd_video/s_axi_wvalid': 'video_axi_interconnect_0_M05_AXI_wvalid',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/PixelClk': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_O',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/SerialClk': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_5X_O',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/aRst_n': 'video_hdmi_out_frontend_axi_dynclk_LOCKED_O',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/vid_pData': 'video_hdmi_out_frontend_color_swap_0_pixel_out',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/vid_pHSync': 'video_hdmi_out_frontend_color_swap_0_hsync_out',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/vid_pVDE': 'video_hdmi_out_frontend_color_swap_0_vde_out',\n",
      " 'video/hdmi_out/frontend/rgb2dvi_0/vid_pVSync': 'video_hdmi_out_frontend_color_swap_0_vsync_out',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/aclk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tdata': 'video_hdmi_out_color_convert_stream_out_24_TDATA',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tlast': 'video_hdmi_out_color_convert_stream_out_24_TLAST',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tready': 'video_hdmi_out_color_convert_stream_out_24_TREADY',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tuser': 'video_hdmi_out_color_convert_stream_out_24_TUSER',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/s_axis_video_tvalid': 'video_hdmi_out_color_convert_stream_out_24_TVALID',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_active_video': 'video_hdmi_out_frontend_color_swap_0_vde_in',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_data': 'video_hdmi_out_frontend_color_swap_0_pixel_in',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_hsync': 'video_hdmi_out_frontend_color_swap_0_hsync_in',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_io_out_clk': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_O',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vid_vsync': 'video_hdmi_out_frontend_color_swap_0_vsync_in',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_active_video': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_active_video',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_hblank': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hblank',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_hsync': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hsync',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_vblank': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vblank',\n",
      " 'video/hdmi_out/frontend/v_axi4s_vid_out_0/vtg_vsync': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vsync',\n",
      " 'video/hdmi_out/frontend/vtc_out/active_video_out': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_active_video',\n",
      " 'video/hdmi_out/frontend/vtc_out/clk': 'video_hdmi_out_frontend_axi_dynclk_PXL_CLK_O',\n",
      " 'video/hdmi_out/frontend/vtc_out/hblank_out': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hblank',\n",
      " 'video/hdmi_out/frontend/vtc_out/hsync_out': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_hsync',\n",
      " 'video/hdmi_out/frontend/vtc_out/irq': 'video_hdmi_out_frontend_vtc_out_irq',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_aclk': 'ps7_0_FCLK_CLK0',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_araddr': 'video_axi_interconnect_0_M04_AXI_araddr',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_aresetn': 'rst_ps7_0_fclk0_peripheral_aresetn',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_arready': 'video_axi_interconnect_0_M04_AXI_arready',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " 'video/hdmi_out/frontend/vtc_out/s_axi_arvalid': 'video_axi_interconnect_0_M04_AXI_arvalid',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_awaddr': 'video_axi_interconnect_0_M04_AXI_awaddr',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_awready': 'video_axi_interconnect_0_M04_AXI_awready',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_awvalid': 'video_axi_interconnect_0_M04_AXI_awvalid',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_bready': 'video_axi_interconnect_0_M04_AXI_bready',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_bresp': 'video_axi_interconnect_0_M04_AXI_bresp',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_bvalid': 'video_axi_interconnect_0_M04_AXI_bvalid',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_rdata': 'video_axi_interconnect_0_M04_AXI_rdata',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_rready': 'video_axi_interconnect_0_M04_AXI_rready',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_rresp': 'video_axi_interconnect_0_M04_AXI_rresp',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_rvalid': 'video_axi_interconnect_0_M04_AXI_rvalid',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_wdata': 'video_axi_interconnect_0_M04_AXI_wdata',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_wready': 'video_axi_interconnect_0_M04_AXI_wready',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_wstrb': 'video_axi_interconnect_0_M04_AXI_wstrb',\n",
      " 'video/hdmi_out/frontend/vtc_out/s_axi_wvalid': 'video_axi_interconnect_0_M04_AXI_wvalid',\n",
      " 'video/hdmi_out/frontend/vtc_out/vblank_out': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vblank',\n",
      " 'video/hdmi_out/frontend/vtc_out/vsync_out': 'video_hdmi_out_frontend_v_axi4s_vid_out_0_vtg_vsync',\n",
      " 'video/hdmi_out/pixel_unpack/ap_clk': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/pixel_unpack/ap_rst_n': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_out/pixel_unpack/ap_rst_n_control': 'rst_ps7_0_fclk1_peripheral_aresetn',\n",
      " 'video/hdmi_out/pixel_unpack/control': 'ps7_0_FCLK_CLK1',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARADDR': 'video_axi_interconnect_0_M01_AXI_araddr',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARREADY': 'video_axi_interconnect_0_M01_AXI_arready',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_ARVALID': 'video_axi_interconnect_0_M01_AXI_arvalid',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWADDR': 'video_axi_interconnect_0_M01_AXI_awaddr',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWREADY': 'video_axi_interconnect_0_M01_AXI_awready',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_AWVALID': 'video_axi_interconnect_0_M01_AXI_awvalid',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BREADY': 'video_axi_interconnect_0_M01_AXI_bready',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BRESP': 'video_axi_interconnect_0_M01_AXI_bresp',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_BVALID': 'video_axi_interconnect_0_M01_AXI_bvalid',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RDATA': 'video_axi_interconnect_0_M01_AXI_rdata',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RREADY': 'video_axi_interconnect_0_M01_AXI_rready',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RRESP': 'video_axi_interconnect_0_M01_AXI_rresp',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_RVALID': 'video_axi_interconnect_0_M01_AXI_rvalid',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WDATA': 'video_axi_interconnect_0_M01_AXI_wdata',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WREADY': 'video_axi_interconnect_0_M01_AXI_wready',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WSTRB': 'video_axi_interconnect_0_M01_AXI_wstrb',\n",
      " 'video/hdmi_out/pixel_unpack/s_axi_AXILiteS_WVALID': 'video_axi_interconnect_0_M01_AXI_wvalid',\n",
      " 'video/hdmi_out/pixel_unpack/stream_in_32_TDATA': 'video_axi_vdma_m_axis_mm2s_tdata',\n",
      " 'video/hdmi_out/pixel_unpack/stream_in_32_TLAST': 'video_axi_vdma_m_axis_mm2s_tlast',\n",
      " 'video/hdmi_out/pixel_unpack/stream_in_32_TREADY': 'video_axi_vdma_m_axis_mm2s_tready',\n",
      " 'video/hdmi_out/pixel_unpack/stream_in_32_TUSER': 'video_axi_vdma_m_axis_mm2s_tuser',\n",
      " 'video/hdmi_out/pixel_unpack/stream_in_32_TVALID': 'video_axi_vdma_m_axis_mm2s_tvalid',\n",
      " 'video/hdmi_out/pixel_unpack/stream_out_24_TDATA': 'video_hdmi_out_axis_register_slice_0_s_axis_tdata',\n",
      " 'video/hdmi_out/pixel_unpack/stream_out_24_TLAST': 'video_hdmi_out_axis_register_slice_0_s_axis_tlast',\n",
      " 'video/hdmi_out/pixel_unpack/stream_out_24_TREADY': 'video_hdmi_out_axis_register_slice_0_s_axis_tready',\n",
      " 'video/hdmi_out/pixel_unpack/stream_out_24_TUSER': 'video_hdmi_out_axis_register_slice_0_s_axis_tuser',\n",
      " 'video/hdmi_out/pixel_unpack/stream_out_24_TVALID': 'video_hdmi_out_axis_register_slice_0_s_axis_tvalid',\n",
      " 'video/proc_sys_reset_pixelclk/aux_reset_in': 'video_hdmi_in_frontend_dvi2rgb_0_aPixelClkLckd',\n",
      " 'video/proc_sys_reset_pixelclk/ext_reset_in': 'ps7_0_FCLK_RESET0_N',\n",
      " 'video/proc_sys_reset_pixelclk/peripheral_aresetn': 'video_proc_sys_reset_pixelclk_peripheral_aresetn',\n",
      " 'video/proc_sys_reset_pixelclk/peripheral_reset': 'video_proc_sys_reset_pixelclk_peripheral_reset',\n",
      " 'video/proc_sys_reset_pixelclk/slowest_sync_clk': 'video_hdmi_in_frontend_dvi2rgb_0_PixelClk',\n",
      " 'video/xlconcat_0/In0': 'video_axi_vdma_s2mm_introut',\n",
      " 'video/xlconcat_0/In1': 'video_axi_vdma_mm2s_introut',\n",
      " 'video/xlconcat_0/In2': 'video_hdmi_out_frontend_vtc_out_irq',\n",
      " 'video/xlconcat_0/In3': 'video_hdmi_in_frontend_vtc_in_irq',\n",
      " 'video/xlconcat_0/In4': 'video_hdmi_in_frontend_axi_gpio_hdmiin_ip2intc_irpt',\n",
      " 'video/xlconcat_0/In5': 'video_hdmi_out_frontend_hdmi_out_hpd_video_ip2intc_irpt',\n",
      " 'video/xlconcat_0/dout': 'video_xlconcat_0_dout',\n",
      " 'wire_distribution_network/collector_pmoda_rpi/wire_i_i': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/collector_pmoda_rpi/wire_i_o': 'wire_distribution_network_pmoda_rpi_o_sel_y',\n",
      " 'wire_distribution_network/collector_pmoda_rpi/wire_i_t': 'wire_distribution_network_pmoda_rpi_t_sel_y',\n",
      " 'wire_distribution_network/collector_rpi_27_8/wire_i_i': 'wire_distribution_network_collector_rpi_27_8_wire_i_i',\n",
      " 'wire_distribution_network/collector_rpi_27_8/wire_i_o': 'wire_distribution_network_rpi_o_27_8_Dout',\n",
      " 'wire_distribution_network/collector_rpi_27_8/wire_i_t': 'wire_distribution_network_rpi_t_27_8_Dout',\n",
      " 'wire_distribution_network/distributor_pmoda/gpio_i_i': 'iop_pmoda_io_switch_io_data_i',\n",
      " 'wire_distribution_network/distributor_pmoda/gpio_i_o': 'iop_pmoda_io_switch_io_data_o',\n",
      " 'wire_distribution_network/distributor_pmoda/gpio_i_t': 'iop_pmoda_io_switch_io_tri_o',\n",
      " 'wire_distribution_network/distributor_pmoda/wire_o_i': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/distributor_pmoda/wire_o_o': 'wire_distribution_network_distributor_pmoda_wire_o_o',\n",
      " 'wire_distribution_network/distributor_pmoda/wire_o_t': 'wire_distribution_network_distributor_pmoda_wire_o_t',\n",
      " 'wire_distribution_network/distributor_rpi/gpio_i_i': 'iop_rpi_io_switch_io_data_i',\n",
      " 'wire_distribution_network/distributor_rpi/gpio_i_o': 'iop_rpi_io_switch_io_data_o',\n",
      " 'wire_distribution_network/distributor_rpi/gpio_i_t': 'iop_rpi_io_switch_io_tri_o',\n",
      " 'wire_distribution_network/distributor_rpi/wire_o_i': 'wire_distribution_network_rpi_i_27_0_dout',\n",
      " 'wire_distribution_network/distributor_rpi/wire_o_o': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/distributor_rpi/wire_o_t': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/pmoda_rpi_o_sel/a': 'wire_distribution_network_distributor_pmoda_wire_o_o',\n",
      " 'wire_distribution_network/pmoda_rpi_o_sel/b': 'wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/pmoda_rpi_o_sel/sel': 'pmoda_rp_pin_sel_Dout',\n",
      " 'wire_distribution_network/pmoda_rpi_o_sel/y': 'wire_distribution_network_pmoda_rpi_o_sel_y',\n",
      " 'wire_distribution_network/pmoda_rpi_t_sel/a': 'wire_distribution_network_distributor_pmoda_wire_o_t',\n",
      " 'wire_distribution_network/pmoda_rpi_t_sel/b': 'wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/pmoda_rpi_t_sel/sel': 'pmoda_rp_pin_sel_Dout',\n",
      " 'wire_distribution_network/pmoda_rpi_t_sel/y': 'wire_distribution_network_pmoda_rpi_t_sel_y',\n",
      " 'wire_distribution_network/rpi_i_27_0/In0': 'wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/rpi_i_27_0/In1': 'wire_distribution_network_collector_rpi_27_8_wire_i_i',\n",
      " 'wire_distribution_network/rpi_i_27_0/dout': 'wire_distribution_network_rpi_i_27_0_dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0/Din': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0/Dout': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2/Din': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2/Dout': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4/Din': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4/Dout': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6/Din': 'wire_distribution_network_collector_pmoda_rpi_wire_i_i',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6/Dout': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In0': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In1': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In2': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/In3': 'wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda/dout': 'wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/rpi_o_27_8/Din': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/rpi_o_27_8/Dout': 'wire_distribution_network_rpi_o_27_8_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In0': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In1': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In2': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/In3': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda/dout': 'wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0/Din': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0/Dout': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2/Din': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2/Dout': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4/Din': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4/Dout': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6/Din': 'wire_distribution_network_distributor_rpi_wire_o_o',\n",
      " 'wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6/Dout': 'wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6_Dout',\n",
      " 'wire_distribution_network/rpi_t_27_8/Din': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/rpi_t_27_8/Dout': 'wire_distribution_network_rpi_t_27_8_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In0': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In1': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In2': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/In3': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda/dout': 'wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda_dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0/Din': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0/Dout': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2/Din': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2/Dout': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4/Din': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4/Dout': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4_Dout',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6/Din': 'wire_distribution_network_distributor_rpi_wire_o_t',\n",
      " 'wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6/Dout': 'wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6_Dout',\n",
      " 'xlconcat_0/In0': 'system_interrupts_irq',\n",
      " 'xlconcat_0/dout': 'xlconcat_0_dout'}\n"
     ]
    }
   ],
   "source": [
    "pprint(A.pins)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 162,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 162,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "PYNQ_PATH = '/opt/python3.6/lib/python3.6/site-packages/pynq'\n",
    "BS_BOOT = os.path.join(PYNQ_PATH, 'overlays', 'base', 'base.bit')\n",
    "TCL_BOOT = os.path.join(PYNQ_PATH, 'overlays', 'base', 'base.tcl')\n",
    "HWH_BOOT = os.path.join(PYNQ_PATH, 'overlays', 'base', 'base.hwh')\n",
    "\n",
    "os.path.exists(HWH_BOOT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
