("pow_top:/\tpow_top IMP_POW_TOP schematic" (("open" (nil hierarchy "/{IMP_POW_TOP pow_top schematic }:a"))) (((-2.63125 -4.75) (10.2875 2.0)) "a" "Schematics" 4))("top_tb:/\ttop_tb IMP_TOP config_all_verilog" (("cfgopen" (nil hierarchy "/{IMP_TOP top_tb config_all_verilog}:a"))) nil)("ref_bias:/\tref_bias IMP_POW_REF_BIAS schematic" (("open" (nil hierarchy "/{IMP_POW_REF_BIAS ref_bias schematic }:a"))) (((-1.34375 -0.2) (1.51875 1.975)) "a" "Schematics" 0))("constant_gm_tb:/\tconstant_gm_tb IMP_POW_CONSTANT_GM schematic" (("open" (nil hierarchy "/{IMP_POW_CONSTANT_GM constant_gm_tb schematic }:a"))) (((-2.63125 -2.0) (2.63125 2.0)) "a" "Schematics" 0))("constant_gm:/\tconstant_gm IMP_POW_CONSTANT_GM veriloga" (("xtopen" (nil hierarchy "/{IMP_POW_CONSTANT_GM constant_gm veriloga}:a"))) nil)("constant_gm:/\tconstant_gm IMP_POW_CONSTANT_GM schematic" (("open" (nil hierarchy "/{IMP_POW_CONSTANT_GM constant_gm schematic }:a"))) (((-2.63125 -2.0) (2.63125 2.0)) "a" "Schematics" 0))("rectifier_tb:/\trectifier_tb IMP_POW_RECTIFIER schematic" (("open" (nil hierarchy "/{IMP_POW_RECTIFIER rectifier_tb schematic }:a"))) (((-2.91875 -1.575) (2.01875 2.18125)) "a" "Schematics" 0))("rectifier:/\trectifier IMP_POW_RECTIFIER veriloga" (("xtopen" (nil hierarchy "/{IMP_POW_RECTIFIER rectifier veriloga}:a"))) nil)("rectifier:/\trectifier IMP_POW_RECTIFIER schematic" (("open" (nil hierarchy "/{IMP_POW_RECTIFIER rectifier schematic }:a"))) (((-2.63125 -2.0) (2.63125 2.0)) "a" "Schematics" 0))("bandgap_tb:/\tbandgap_tb IMP_POW_BANDGAP schematic" (("open" (nil hierarchy "/{IMP_POW_BANDGAP bandgap_tb schematic }:a"))) (((-2.28125 -1.11875) (1.85625 2.03125)) "a" "Schematics" 0))