#ifndef __ARCH_ASM_MACH_OMAP2_CM_H
#define __ARCH_ASM_MACH_OMAP2_CM_H

/*
 * OMAP2/3 Clock Management (CM) register definitions
 *
 * Copyright (C) 2007-2009 Texas Instruments, Inc.
 * Copyright (C) 2007-2008 Nokia Corporation
 *
 * Written by Paul Walmsley
 * Updated for OMAP4 by Rajendra Nayak (rnayak@ti.com)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "prcm-common.h"

#define OMAP2420_CM_REGADDR(module, reg)				\
			IO_ADDRESS(OMAP2420_CM_BASE + (module) + (reg))
#define OMAP2430_CM_REGADDR(module, reg)				\
			IO_ADDRESS(OMAP2430_CM_BASE + (module) + (reg))
#define OMAP34XX_CM_REGADDR(module, reg)				\
			IO_ADDRESS(OMAP3430_CM_BASE + (module) + (reg))
#define OMAP44XX_CM1_REGADDR(module, reg)				\
			IO_ADDRESS(OMAP4430_CM1_BASE + (module) + (reg))
#define OMAP44XX_CM2_REGADDR(module, reg)				\
			IO_ADDRESS(OMAP4430_CM2_BASE + (module) + (reg))

/*
 * Architecture-specific global CM registers
 * Use cm_{read,write}_reg() with these registers.
 * These registers appear once per CM module.
 */

#define OMAP3430_CM_REVISION		OMAP34XX_CM_REGADDR(OCP_MOD, 0x0000)
#define OMAP3430_CM_SYSCONFIG		OMAP34XX_CM_REGADDR(OCP_MOD, 0x0010)
#define OMAP3430_CM_POLCTRL		OMAP34XX_CM_REGADDR(OCP_MOD, 0x009c)

#define OMAP3_CM_CLKOUT_CTRL_OFFSET	0x0070
#define OMAP3430_CM_CLKOUT_CTRL		OMAP_CM_REGADDR(OMAP3430_CCR_MOD, 0x0070)

/*
 * Module specific CM registers from CM_BASE + domain offset
 * Use cm_{read,write}_mod_reg() with these registers.
 * These register offsets generally appear in more than one PRCM submodule.
 */

/* Common between 24xx and 34xx */

#define CM_FCLKEN					0x0000
#define CM_FCLKEN1					CM_FCLKEN
#define CM_CLKEN					CM_FCLKEN
#define CM_ICLKEN					0x0010
#define CM_ICLKEN1					CM_ICLKEN
#define CM_ICLKEN2					0x0014
#define CM_ICLKEN3					0x0018
#define CM_IDLEST					0x0020
#define CM_IDLEST1					CM_IDLEST
#define CM_IDLEST2					0x0024
#define CM_AUTOIDLE					0x0030
#define CM_AUTOIDLE1					CM_AUTOIDLE
#define CM_AUTOIDLE2					0x0034
#define CM_AUTOIDLE3					0x0038
#define CM_CLKSEL					0x0040
#define CM_CLKSEL1					CM_CLKSEL
#define CM_CLKSEL2					0x0044
#define CM_CLKSTCTRL					0x0048


/* Architecture-specific registers */

#define OMAP24XX_CM_FCLKEN2				0x0004
#define OMAP24XX_CM_ICLKEN4				0x001c
#define OMAP24XX_CM_AUTOIDLE4				0x003c

#define OMAP2430_CM_IDLEST3				0x0028

#define OMAP3430_CM_CLKEN_PLL				0x0004
#define OMAP3430ES2_CM_CLKEN2				0x0004
#define OMAP3430ES2_CM_FCLKEN3				0x0008
#define OMAP3430_CM_IDLEST_PLL				CM_IDLEST2
#define OMAP3430_CM_AUTOIDLE_PLL			CM_AUTOIDLE2
#define OMAP3430ES2_CM_AUTOIDLE2_PLL			CM_AUTOIDLE2
#define OMAP3430_CM_CLKSEL1				CM_CLKSEL
#define OMAP3430_CM_CLKSEL1_PLL				CM_CLKSEL
#define OMAP3430_CM_CLKSEL2_PLL				CM_CLKSEL2
#define OMAP3430_CM_SLEEPDEP				CM_CLKSEL2
#define OMAP3430_CM_CLKSEL3				CM_CLKSTCTRL
#define OMAP3430_CM_CLKSTST				0x004c
#define OMAP3430ES2_CM_CLKSEL4				0x004c
#define OMAP3430ES2_CM_CLKSEL5				0x0050
#define OMAP3430_CM_CLKSEL2_EMU				0x0050
#define OMAP3430_CM_CLKSEL3_EMU				0x0054

#define OMAP4430_CM_CLKSEL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x0)
#define OMAP4430_CM_CLKSEL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x8)
#define OMAP4430_CM_DLL_CTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x10)
#define OMAP4430_CM_CLKMODE_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x20)
#define OMAP4430_CM_IDLEST_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x24)
#define OMAP4430_CM_AUTOIDLE_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x28)
#define OMAP4430_CM_CLKSEL_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x2C)
#define OMAP4430_CM_DIV_M2_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x30)
#define OMAP4430_CM_DIV_M3_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x34)
#define OMAP4430_CM_DIV_M4_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x38)
#define OMAP4430_CM_DIV_M5_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x3C)
#define OMAP4430_CM_DIV_M6_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x40)
#define OMAP4430_CM_DIV_M7_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x44)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_CORE	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x48)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_CORE	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x4C)
#define OMAP4430_CM_EMU_OVERRIDE_DPLL_CORE	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x50)
#define OMAP4430_CM_CLKMODE_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x60)
#define OMAP4430_CM_IDLEST_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x64)
#define OMAP4430_CM_AUTOIDLE_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x68)
#define OMAP4430_CM_CLKSEL_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x6C)
#define OMAP4430_CM_DIV_M2_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x70)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_MPU	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x88)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_MPU	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x8C)
#define OMAP4430_CM_BYPCLK_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x9C)
#define OMAP4430_CM_CLKMODE_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xA0)
#define OMAP4430_CM_IDLEST_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xA4)
#define OMAP4430_CM_AUTOIDLE_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xA8)
#define OMAP4430_CM_CLKSEL_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xAC)
#define OMAP4430_CM_DIV_M4_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xB8)
#define OMAP4430_CM_DIV_M5_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xBC)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_IVA	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xC8)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_IVA	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xCC)
#define OMAP4430_CM_BYPCLK_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xDC)
#define OMAP4430_CM_CLKMODE_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xE0)
#define OMAP4430_CM_IDLEST_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xE4)
#define OMAP4430_CM_AUTOIDLE_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xE8)
#define OMAP4430_CM_CLKSEL_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xEC)
#define OMAP4430_CM_DIV_M2_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xF0)
#define OMAP4430_CM_DIV_M3_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0xF4)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_ABE	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x108)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_ABE	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x10C)
#define OMAP4430_CM_CLKMODE_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x120)
#define OMAP4430_CM_IDLEST_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x124)
#define OMAP4430_CM_AUTOIDLE_DPLL_DDRPHY	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x128)
#define OMAP4430_CM_CLKSEL_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x12C)
#define OMAP4430_CM_DIV_M2_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x130)
#define OMAP4430_CM_DIV_M4_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x138)
#define OMAP4430_CM_DIV_M5_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x13C)
#define OMAP4430_CM_DIV_M6_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x140)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_DDRPHY	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x148)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_DDRPHY	OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x14C)
#define OMAP4430_CM_SHADOW_FREQ_CONFIG1		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x160)
#define OMAP4430_CM_SHADOW_FREQ_CONFIG2		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x164)
#define OMAP4430_CM_DYN_DEP_PRESCAL		OMAP44XX_CM1_REGADDR(OMAP4430_CKGEN_MOD, 0x170)
#define OMAP4430_CM1_ABE_CLKSTCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x0)
#define OMAP4430_CM1_ABE_L4ABE_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x20)
#define OMAP4430_CM1_ABE_AESS_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x28)
#define OMAP4430_CM1_ABE_PDM_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x30)
#define OMAP4430_CM1_ABE_DMIC_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x38)
#define OMAP4430_CM1_ABE_MCASP_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x40)
#define OMAP4430_CM1_ABE_MCBSP1_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x48)
#define OMAP4430_CM1_ABE_MCBSP2_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x50)
#define OMAP4430_CM1_ABE_MCBSP3_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x58)
#define OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL	OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x60)
#define OMAP4430_CM1_ABE_TIMER5_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x68)
#define OMAP4430_CM1_ABE_TIMER6_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x70)
#define OMAP4430_CM1_ABE_TIMER7_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x78)
#define OMAP4430_CM1_ABE_TIMER8_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x80)
#define OMAP4430_CM1_ABE_WDT3_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_ABE_MOD, 0x88)
#define OMAP4430_CM_MPU_CLKSTCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_MPU_MOD, 0x0)
#define OMAP4430_CM_MPU_STATICDEP		OMAP44XX_CM1_REGADDR(OMAP4430_MPU_MOD, 0x4)
#define OMAP4430_CM_MPU_DYNAMICDEP		OMAP44XX_CM1_REGADDR(OMAP4430_MPU_MOD, 0x8)
#define OMAP4430_CM_MPU_MPU_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_MPU_MOD, 0x20)
#define OMAP4430_CM_TESLA_CLKSTCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_DSP_MOD, 0x0)
#define OMAP4430_CM_TESLA_STATICDEP		OMAP44XX_CM1_REGADDR(OMAP4430_DSP_MOD, 0x4)
#define OMAP4430_CM_TESLA_DYNAMICDEP		OMAP44XX_CM1_REGADDR(OMAP4430_DSP_MOD, 0x8)
#define OMAP4430_CM_TESLA_TESLA_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_DSP_MOD, 0x20)
#define OMAP4430_REVISION_CM1			OMAP44XX_CM1_REGADDR(OMAP4430_OCP_SOCKET_MOD, 0x0)
#define OMAP4430_CM_CM1_PROFILING_CLKCTRL	OMAP44XX_CM1_REGADDR(OMAP4430_OCP_SOCKET_MOD, 0x40)

#define OMAP4430_CM_CAM_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CAM_MOD, 0x0)
#define OMAP4430_CM_CAM_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CAM_MOD, 0x4)
#define OMAP4430_CM_CAM_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CAM_MOD, 0x8)
#define OMAP4430_CM_CAM_ISS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CAM_MOD, 0x20)
#define OMAP4430_CM_CAM_FDIF_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CAM_MOD, 0x28)
#define OMAP4430_CM_L3INIT_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x0)
#define OMAP4430_CM_L3INIT_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x4)
#define OMAP4430_CM_L3INIT_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x8)
#define OMAP4430_CM_L3INIT_MMC1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x28)
#define OMAP4430_CM_L3INIT_MMC2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x30)
#define OMAP4430_CM_L3INIT_HSI_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x38)
#define OMAP4430_CM_L3INIT_UNIPRO1_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x40)
#define OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x58)
#define OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x60)
#define OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x68)
#define OMAP4430_CM_L3INIT_P1500_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x78)
#define OMAP4430_CM_L3INIT_EMAC_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x80)
#define OMAP4430_CM_L3INIT_SATA_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x88)
#define OMAP4430_CM_L3INIT_TPPSS_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x90)
#define OMAP4430_CM_L3INIT_PCIESS_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0x98)
#define OMAP4430_CM_L3INIT_CCPTX_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0xA8)
#define OMAP4430_CM_L3INIT_XHPI_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0xC0)
#define OMAP4430_CM_L3INIT_MMC6_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0xC8)
#define OMAP4430_CM_L3INIT_USB_HOST_FS_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0xD0)
#define OMAP4430_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L3INIT_MOD, 0xE0)
#define OMAP4430_CM_IVAHD_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_IVAHD_MOD, 0x0)
#define OMAP4430_CM_IVAHD_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_IVAHD_MOD, 0x4)
#define OMAP4430_CM_IVAHD_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_IVAHD_MOD, 0x8)
#define OMAP4430_CM_IVAHD_IVAHD_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_IVAHD_MOD, 0x20)
#define OMAP4430_CM_IVAHD_SL2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_IVAHD_MOD, 0x28)
#define OMAP4430_CM_DSS_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_DSS_MOD, 0x0)
#define OMAP4430_CM_DSS_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_DSS_MOD, 0x4)
#define OMAP4430_CM_DSS_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_DSS_MOD, 0x8)
#define OMAP4430_CM_DSS_DSS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_DSS_MOD, 0x20)
#define OMAP4430_CM_DSS_DEISS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_DSS_MOD, 0x28)
#define OMAP4430_CM_L4PER_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x0)
#define OMAP4430_CM_L4PER_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x8)
#define OMAP4430_CM_L4PER_ADC_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x20)
#define OMAP4430_CM_L4PER_GPTIMER10_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x28)
#define OMAP4430_CM_L4PER_GPTIMER11_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x30)
#define OMAP4430_CM_L4PER_GPTIMER2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x38)
#define OMAP4430_CM_L4PER_GPTIMER3_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x40)
#define OMAP4430_CM_L4PER_GPTIMER4_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x48)
#define OMAP4430_CM_L4PER_GPTIMER9_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x50)
#define OMAP4430_CM_L4PER_ELM_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x58)
#define OMAP4430_CM_L4PER_GPIO2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x60)
#define OMAP4430_CM_L4PER_GPIO3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x68)
#define OMAP4430_CM_L4PER_GPIO4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x70)
#define OMAP4430_CM_L4PER_GPIO5_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x78)
#define OMAP4430_CM_L4PER_GPIO6_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x80)
#define OMAP4430_CM_L4PER_HDQ1W_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x88)
#define OMAP4430_CM_L4PER_HECC1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x90)
#define OMAP4430_CM_L4PER_HECC2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x98)
#define OMAP4430_CM_L4PER_I2C1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xA0)
#define OMAP4430_CM_L4PER_I2C2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xA8)
#define OMAP4430_CM_L4PER_I2C3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xB0)
#define OMAP4430_CM_L4PER_I2C4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xB8)
#define OMAP4430_CM_L4PER_L4PER_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xC0)
#define OMAP4430_CM_L4PER_MCASP2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xD0)
#define OMAP4430_CM_L4PER_MCASP3_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xD8)
#define OMAP4430_CM_L4PER_MCBSP4_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xE0)
#define OMAP4430_CM_L4PER_MGATE_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xE8)
#define OMAP4430_CM_L4PER_MCSPI1_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xF0)
#define OMAP4430_CM_L4PER_MCSPI2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0xF8)
#define OMAP4430_CM_L4PER_MCSPI3_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x100)
#define OMAP4430_CM_L4PER_MCSPI4_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x108)
#define OMAP4430_CM_L4PER_MMCSD3_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x120)
#define OMAP4430_CM_L4PER_MMCSD4_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x128)
#define OMAP4430_CM_L4PER_MSPROHG_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x130)
#define OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x138)
#define OMAP4430_CM_L4PER_UART1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x140)
#define OMAP4430_CM_L4PER_UART2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x148)
#define OMAP4430_CM_L4PER_UART3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x150)
#define OMAP4430_CM_L4PER_UART4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x158)
#define OMAP4430_CM_L4PER_MMCSD5_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x160)
#define OMAP4430_CM_L4SEC_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x180)
#define OMAP4430_CM_L4SEC_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x184)
#define OMAP4430_CM_L4SEC_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x188)
#define OMAP4430_CM_L4SEC_AES1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1A0)
#define OMAP4430_CM_L4SEC_AES2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1A8)
#define OMAP4430_CM_L4SEC_DES3DES_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1B0)
#define OMAP4430_CM_L4SEC_PKAEIP29_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1B8)
#define OMAP4430_CM_L4SEC_RNG_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1C0)
#define OMAP4430_CM_L4SEC_SHA2MD51_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1C8)
#define OMAP4430_CM_L4SEC_CRYPTODMA_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_L4PER_MOD, 0x1D8)
#define OMAP4430_CM_GFX_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_GFX_MOD, 0x0)
#define OMAP4430_CM_GFX_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_GFX_MOD, 0x4)
#define OMAP4430_CM_GFX_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_GFX_MOD, 0x8)
#define OMAP4430_CM_GFX_GFX_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_GFX_MOD, 0x20)
#define OMAP4430_CM_L3_1_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x0)
#define OMAP4430_CM_L3_1_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x8)
#define OMAP4430_CM_L3_1_L3_1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x20)
#define OMAP4430_CM_L3_2_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x100)
#define OMAP4430_CM_L3_2_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x108)
#define OMAP4430_CM_L3_2_L3_2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x120)
#define OMAP4430_CM_L3_2_GPMC_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x128)
#define OMAP4430_CM_L3_2_OCMC_RAM_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x130)
#define OMAP4430_CM_DUCATI_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x200)
#define OMAP4430_CM_DUCATI_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x204)
#define OMAP4430_CM_DUCATI_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x208)
#define OMAP4430_CM_DUCATI_DUCATI_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x220)
#define OMAP4430_CM_SDMA_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x300)
#define OMAP4430_CM_SDMA_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x304)
#define OMAP4430_CM_SDMA_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x308)
#define OMAP4430_CM_SDMA_SDMA_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x320)
#define OMAP4430_CM_MEMIF_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x400)
#define OMAP4430_CM_MEMIF_DMM_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x420)
#define OMAP4430_CM_MEMIF_EMIF_FW_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x428)
#define OMAP4430_CM_MEMIF_EMIF_1_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x430)
#define OMAP4430_CM_MEMIF_EMIF_2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x438)
#define OMAP4430_CM_MEMIF_DLL_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x440)
#define OMAP4430_CM_MEMIF_EMIF_H1_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x450)
#define OMAP4430_CM_MEMIF_EMIF_H2_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x458)
#define OMAP4430_CM_MEMIF_DLL_H_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x460)
#define OMAP4430_CM_D2D_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x500)
#define OMAP4430_CM_D2D_STATICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x504)
#define OMAP4430_CM_D2D_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x508)
#define OMAP4430_CM_D2D_SAD2D_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x520)
#define OMAP4430_CM_D2D_MODEM_ICR_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x528)
#define OMAP4430_CM_L4CFG_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x600)
#define OMAP4430_CM_L4CFG_DYNAMICDEP		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x608)
#define OMAP4430_CM_L4CFG_L4_CFG_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x620)
#define OMAP4430_CM_L4CFG_HW_SEM_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x628)
#define OMAP4430_CM_L4CFG_MAILBOX_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x630)
#define OMAP4430_CM_L4CFG_SAR_ROM_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x638)
#define OMAP4430_CM_L3INSTR_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x700)
#define OMAP4430_CM_L3INSTR_L3_3_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x720)
#define OMAP4430_CM_L3INSTR_L3_INSTR_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x728)
#define OMAP4430_CM_L3INSTR_OCP_WP1_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CORE_MOD, 0x740)
#define OMAP4430_CM_CEFUSE_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CEFUSE_MOD, 0x0)
#define OMAP4430_CM_CEFUSE_CEFUSE_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CEFUSE_MOD, 0x20)
#define OMAP4430_REVISION_CM2			OMAP44XX_CM2_REGADDR(OMAP4430_OCP_SOCKET_MOD, 0x0)
#define OMAP4430_CM_CM2_PROFILING_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_OCP_SOCKET_MOD, 0x40)
#define OMAP4430_CM_CLKSEL_DUCATI_ISS_ROOT	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x0)
#define OMAP4430_CM_CLKSEL_USB_60MHZ		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x4)
#define OMAP4430_CM_SCALE_FCLK			OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x8)
#define OMAP4430_CM_CORE_DVFS_PERF1		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x10)
#define OMAP4430_CM_CORE_DVFS_PERF2		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x14)
#define OMAP4430_CM_CORE_DVFS_PERF3		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x18)
#define OMAP4430_CM_CORE_DVFS_PERF4		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x1C)
#define OMAP4430_CM_CORE_DVFS_CURRENT		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x24)
#define OMAP4430_CM_IVA_DVFS_PERF_TESLA		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x28)
#define OMAP4430_CM_IVA_DVFS_PERF_IVAHD		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x2C)
#define OMAP4430_CM_IVA_DVFS_PERF_ABE		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x30)
#define OMAP4430_CM_IVA_DVFS_CURRENT		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x38)
#define OMAP4430_CM_CLKMODE_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x40)
#define OMAP4430_CM_IDLEST_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x44)
#define OMAP4430_CM_AUTOIDLE_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x48)
#define OMAP4430_CM_CLKSEL_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x4C)
#define OMAP4430_CM_DIV_M2_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x50)
#define OMAP4430_CM_DIV_M3_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x54)
#define OMAP4430_CM_DIV_M4_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x58)
#define OMAP4430_CM_DIV_M5_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x5C)
#define OMAP4430_CM_DIV_M6_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x60)
#define OMAP4430_CM_DIV_M7_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x64)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_PER	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x68)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_PER	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x6C)
#define OMAP4430_CM_EMU_OVERRIDE_DPLL_PER	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x70)
#define OMAP4430_CM_CLKMODE_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x80)
#define OMAP4430_CM_IDLEST_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x84)
#define OMAP4430_CM_AUTOIDLE_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x88)
#define OMAP4430_CM_CLKSEL_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x8C)
#define OMAP4430_CM_DIV_M2_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0x90)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_USB	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xA8)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_USB	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xAC)
#define OMAP4430_CM_CLKDCOLDO_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xB4)
#define OMAP4430_CM_CLKMODE_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xC0)
#define OMAP4430_CM_IDLEST_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xC4)
#define OMAP4430_CM_AUTOIDLE_DPLL_UNIPRO	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xC8)
#define OMAP4430_CM_CLKSEL_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xCC)
#define OMAP4430_CM_DIV_M2_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xD0)
#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_UNIPRO	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xE8)
#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_UNIPRO	OMAP44XX_CM2_REGADDR(OMAP4430_CKGEN_MOD, 0xEC)
#define OMAP4430_CM_ALWON_CLKSTCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_ALWAYS_ON_MOD, 0x0)
#define OMAP4430_CM_ALWON_MDMINTC_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_ALWAYS_ON_MOD, 0x20)
#define OMAP4430_CM_ALWON_SR_MPU_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_ALWAYS_ON_MOD, 0x28)
#define OMAP4430_CM_ALWON_SR_IVA_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_ALWAYS_ON_MOD, 0x30)
#define OMAP4430_CM_ALWON_SR_CORE_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_ALWAYS_ON_MOD, 0x38)

/* Clock management domain register get/set */

#ifndef __ASSEMBLER__

extern u32 cm_read_mod_reg(s16 module, u16 idx);
extern void cm_write_mod_reg(u32 val, s16 module, u16 idx);
extern u32 cm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx);

static inline u32 cm_set_mod_reg_bits(u32 bits, s16 module, s16 idx)
{
	return cm_rmw_mod_reg_bits(bits, bits, module, idx);
}

static inline u32 cm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)
{
	return cm_rmw_mod_reg_bits(bits, 0x0, module, idx);
}

#endif

/* CM register bits shared between 24XX and 3430 */

/* CM_CLKSEL_GFX */
#define OMAP_CLKSEL_GFX_SHIFT				0
#define OMAP_CLKSEL_GFX_MASK				(0x7 << 0)

/* CM_ICLKEN_GFX */
#define OMAP_EN_GFX_SHIFT				0
#define OMAP_EN_GFX					(1 << 0)

/* CM_IDLEST_GFX */
#define OMAP_ST_GFX					(1 << 0)


#endif
