INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GIT/coa-design/poc-revise/poc-revise.srcs/sources_1/new/poc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GIT/coa-design/poc-revise/poc-revise.srcs/sources_1/new/printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module printer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GIT/coa-design/poc-revise/poc-revise.srcs/sim_1/new/testPrinterPOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPrinterPOC
