{
  "module_name": "vf610-clock.h",
  "hash_id": "26331f3be1bf6e3472125b7fa59756a1e4570be7a037919f5341c9d814e9b663",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/vf610-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_VF610_H\n#define __DT_BINDINGS_CLOCK_VF610_H\n\n#define VF610_CLK_DUMMY\t\t\t0\n#define VF610_CLK_SIRC_128K\t\t1\n#define VF610_CLK_SIRC_32K\t\t2\n#define VF610_CLK_FIRC\t\t\t3\n#define VF610_CLK_SXOSC\t\t\t4\n#define VF610_CLK_FXOSC\t\t\t5\n#define VF610_CLK_FXOSC_HALF\t\t6\n#define VF610_CLK_SLOW_CLK_SEL\t\t7\n#define VF610_CLK_FASK_CLK_SEL\t\t8\n#define VF610_CLK_AUDIO_EXT\t\t9\n#define VF610_CLK_ENET_EXT\t\t10\n#define VF610_CLK_PLL1_SYS\t\t11\n#define VF610_CLK_PLL1_PFD1\t\t12\n#define VF610_CLK_PLL1_PFD2\t\t13\n#define VF610_CLK_PLL1_PFD3\t\t14\n#define VF610_CLK_PLL1_PFD4\t\t15\n#define VF610_CLK_PLL2_BUS\t\t16\n#define VF610_CLK_PLL2_PFD1\t\t17\n#define VF610_CLK_PLL2_PFD2\t\t18\n#define VF610_CLK_PLL2_PFD3\t\t19\n#define VF610_CLK_PLL2_PFD4\t\t20\n#define VF610_CLK_PLL3_USB_OTG\t\t21\n#define VF610_CLK_PLL3_PFD1\t\t22\n#define VF610_CLK_PLL3_PFD2\t\t23\n#define VF610_CLK_PLL3_PFD3\t\t24\n#define VF610_CLK_PLL3_PFD4\t\t25\n#define VF610_CLK_PLL4_AUDIO\t\t26\n#define VF610_CLK_PLL5_ENET\t\t27\n#define VF610_CLK_PLL6_VIDEO\t\t28\n#define VF610_CLK_PLL3_MAIN_DIV\t\t29\n#define VF610_CLK_PLL4_MAIN_DIV\t\t30\n#define VF610_CLK_PLL6_MAIN_DIV\t\t31\n#define VF610_CLK_PLL1_PFD_SEL\t\t32\n#define VF610_CLK_PLL2_PFD_SEL\t\t33\n#define VF610_CLK_SYS_SEL\t\t34\n#define VF610_CLK_DDR_SEL\t\t35\n#define VF610_CLK_SYS_BUS\t\t36\n#define VF610_CLK_PLATFORM_BUS\t\t37\n#define VF610_CLK_IPG_BUS\t\t38\n#define VF610_CLK_UART0\t\t\t39\n#define VF610_CLK_UART1\t\t\t40\n#define VF610_CLK_UART2\t\t\t41\n#define VF610_CLK_UART3\t\t\t42\n#define VF610_CLK_UART4\t\t\t43\n#define VF610_CLK_UART5\t\t\t44\n#define VF610_CLK_PIT\t\t\t45\n#define VF610_CLK_I2C0\t\t\t46\n#define VF610_CLK_I2C1\t\t\t47\n#define VF610_CLK_I2C2\t\t\t48\n#define VF610_CLK_I2C3\t\t\t49\n#define VF610_CLK_FTM0_EXT_SEL\t\t50\n#define VF610_CLK_FTM0_FIX_SEL\t\t51\n#define VF610_CLK_FTM0_EXT_FIX_EN\t52\n#define VF610_CLK_FTM1_EXT_SEL\t\t53\n#define VF610_CLK_FTM1_FIX_SEL\t\t54\n#define VF610_CLK_FTM1_EXT_FIX_EN\t55\n#define VF610_CLK_FTM2_EXT_SEL\t\t56\n#define VF610_CLK_FTM2_FIX_SEL\t\t57\n#define VF610_CLK_FTM2_EXT_FIX_EN\t58\n#define VF610_CLK_FTM3_EXT_SEL\t\t59\n#define VF610_CLK_FTM3_FIX_SEL\t\t60\n#define VF610_CLK_FTM3_EXT_FIX_EN\t61\n#define VF610_CLK_FTM0\t\t\t62\n#define VF610_CLK_FTM1\t\t\t63\n#define VF610_CLK_FTM2\t\t\t64\n#define VF610_CLK_FTM3\t\t\t65\n#define VF610_CLK_ENET_50M\t\t66\n#define VF610_CLK_ENET_25M\t\t67\n#define VF610_CLK_ENET_SEL\t\t68\n#define VF610_CLK_ENET\t\t\t69\n#define VF610_CLK_ENET_TS_SEL\t\t70\n#define VF610_CLK_ENET_TS\t\t71\n#define VF610_CLK_DSPI0\t\t\t72\n#define VF610_CLK_DSPI1\t\t\t73\n#define VF610_CLK_DSPI2\t\t\t74\n#define VF610_CLK_DSPI3\t\t\t75\n#define VF610_CLK_WDT\t\t\t76\n#define VF610_CLK_ESDHC0_SEL\t\t77\n#define VF610_CLK_ESDHC0_EN\t\t78\n#define VF610_CLK_ESDHC0_DIV\t\t79\n#define VF610_CLK_ESDHC0\t\t80\n#define VF610_CLK_ESDHC1_SEL\t\t81\n#define VF610_CLK_ESDHC1_EN\t\t82\n#define VF610_CLK_ESDHC1_DIV\t\t83\n#define VF610_CLK_ESDHC1\t\t84\n#define VF610_CLK_DCU0_SEL\t\t85\n#define VF610_CLK_DCU0_EN\t\t86\n#define VF610_CLK_DCU0_DIV\t\t87\n#define VF610_CLK_DCU0\t\t\t88\n#define VF610_CLK_DCU1_SEL\t\t89\n#define VF610_CLK_DCU1_EN\t\t90\n#define VF610_CLK_DCU1_DIV\t\t91\n#define VF610_CLK_DCU1\t\t\t92\n#define VF610_CLK_ESAI_SEL\t\t93\n#define VF610_CLK_ESAI_EN\t\t94\n#define VF610_CLK_ESAI_DIV\t\t95\n#define VF610_CLK_ESAI\t\t\t96\n#define VF610_CLK_SAI0_SEL\t\t97\n#define VF610_CLK_SAI0_EN\t\t98\n#define VF610_CLK_SAI0_DIV\t\t99\n#define VF610_CLK_SAI0\t\t\t100\n#define VF610_CLK_SAI1_SEL\t\t101\n#define VF610_CLK_SAI1_EN\t\t102\n#define VF610_CLK_SAI1_DIV\t\t103\n#define VF610_CLK_SAI1\t\t\t104\n#define VF610_CLK_SAI2_SEL\t\t105\n#define VF610_CLK_SAI2_EN\t\t106\n#define VF610_CLK_SAI2_DIV\t\t107\n#define VF610_CLK_SAI2\t\t\t108\n#define VF610_CLK_SAI3_SEL\t\t109\n#define VF610_CLK_SAI3_EN\t\t110\n#define VF610_CLK_SAI3_DIV\t\t111\n#define VF610_CLK_SAI3\t\t\t112\n#define VF610_CLK_USBC0\t\t\t113\n#define VF610_CLK_USBC1\t\t\t114\n#define VF610_CLK_QSPI0_SEL\t\t115\n#define VF610_CLK_QSPI0_EN\t\t116\n#define VF610_CLK_QSPI0_X4_DIV\t\t117\n#define VF610_CLK_QSPI0_X2_DIV\t\t118\n#define VF610_CLK_QSPI0_X1_DIV\t\t119\n#define VF610_CLK_QSPI1_SEL\t\t120\n#define VF610_CLK_QSPI1_EN\t\t121\n#define VF610_CLK_QSPI1_X4_DIV\t\t122\n#define VF610_CLK_QSPI1_X2_DIV\t\t123\n#define VF610_CLK_QSPI1_X1_DIV\t\t124\n#define VF610_CLK_QSPI0\t\t\t125\n#define VF610_CLK_QSPI1\t\t\t126\n#define VF610_CLK_NFC_SEL\t\t127\n#define VF610_CLK_NFC_EN\t\t128\n#define VF610_CLK_NFC_PRE_DIV\t\t129\n#define VF610_CLK_NFC_FRAC_DIV\t\t130\n#define VF610_CLK_NFC_INV\t\t131\n#define VF610_CLK_NFC\t\t\t132\n#define VF610_CLK_VADC_SEL\t\t133\n#define VF610_CLK_VADC_EN\t\t134\n#define VF610_CLK_VADC_DIV\t\t135\n#define VF610_CLK_VADC_DIV_HALF\t\t136\n#define VF610_CLK_VADC\t\t\t137\n#define VF610_CLK_ADC0\t\t\t138\n#define VF610_CLK_ADC1\t\t\t139\n#define VF610_CLK_DAC0\t\t\t140\n#define VF610_CLK_DAC1\t\t\t141\n#define VF610_CLK_FLEXCAN0\t\t142\n#define VF610_CLK_FLEXCAN1\t\t143\n#define VF610_CLK_ASRC\t\t\t144\n#define VF610_CLK_GPU_SEL\t\t145\n#define VF610_CLK_GPU_EN\t\t146\n#define VF610_CLK_GPU2D\t\t\t147\n#define VF610_CLK_ENET0\t\t\t148\n#define VF610_CLK_ENET1\t\t\t149\n#define VF610_CLK_DMAMUX0\t\t150\n#define VF610_CLK_DMAMUX1\t\t151\n#define VF610_CLK_DMAMUX2\t\t152\n#define VF610_CLK_DMAMUX3\t\t153\n#define VF610_CLK_FLEXCAN0_EN\t\t154\n#define VF610_CLK_FLEXCAN1_EN\t\t155\n#define VF610_CLK_PLL7_USB_HOST\t\t156\n#define VF610_CLK_USBPHY0\t\t157\n#define VF610_CLK_USBPHY1\t\t158\n#define VF610_CLK_LVDS1_IN\t\t159\n#define VF610_CLK_ANACLK1\t\t160\n#define VF610_CLK_PLL1_BYPASS_SRC\t161\n#define VF610_CLK_PLL2_BYPASS_SRC\t162\n#define VF610_CLK_PLL3_BYPASS_SRC\t163\n#define VF610_CLK_PLL4_BYPASS_SRC\t164\n#define VF610_CLK_PLL5_BYPASS_SRC\t165\n#define VF610_CLK_PLL6_BYPASS_SRC\t166\n#define VF610_CLK_PLL7_BYPASS_SRC\t167\n#define VF610_CLK_PLL1\t\t\t168\n#define VF610_CLK_PLL2\t\t\t169\n#define VF610_CLK_PLL3\t\t\t170\n#define VF610_CLK_PLL4\t\t\t171\n#define VF610_CLK_PLL5\t\t\t172\n#define VF610_CLK_PLL6\t\t\t173\n#define VF610_CLK_PLL7\t\t\t174\n#define VF610_PLL1_BYPASS\t\t175\n#define VF610_PLL2_BYPASS\t\t176\n#define VF610_PLL3_BYPASS\t\t177\n#define VF610_PLL4_BYPASS\t\t178\n#define VF610_PLL5_BYPASS\t\t179\n#define VF610_PLL6_BYPASS\t\t180\n#define VF610_PLL7_BYPASS\t\t181\n#define VF610_CLK_SNVS\t\t\t182\n#define VF610_CLK_DAP\t\t\t183\n#define VF610_CLK_OCOTP\t\t\t184\n#define VF610_CLK_DDRMC\t\t\t185\n#define VF610_CLK_WKPU\t\t\t186\n#define VF610_CLK_TCON0\t\t\t187\n#define VF610_CLK_TCON1\t\t\t188\n#define VF610_CLK_CAAM\t\t\t189\n#define VF610_CLK_CRC\t\t\t190\n#define VF610_CLK_END\t\t\t191\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}