<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3022" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3022{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_3022{left:428px;bottom:48px;letter-spacing:-0.19px;}
#t3_3022{left:740px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_3022{left:666px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t5_3022{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_3022{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t7_3022{left:96px;bottom:996px;letter-spacing:0.37px;word-spacing:0.03px;}
#t8_3022{left:96px;bottom:974px;letter-spacing:0.42px;word-spacing:-0.01px;}
#t9_3022{left:96px;bottom:953px;letter-spacing:0.09px;word-spacing:0.08px;}
#ta_3022{left:96px;bottom:931px;letter-spacing:0.1px;word-spacing:-0.85px;}
#tb_3022{left:96px;bottom:910px;letter-spacing:0.32px;word-spacing:-0.01px;}
#tc_3022{left:96px;bottom:889px;letter-spacing:0.14px;word-spacing:-0.48px;}
#td_3022{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.49px;}
#te_3022{left:96px;bottom:832px;letter-spacing:0.64px;word-spacing:0.03px;}
#tf_3022{left:96px;bottom:811px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tg_3022{left:96px;bottom:776px;letter-spacing:0.3px;word-spacing:-0.01px;}
#th_3022{left:96px;bottom:754px;letter-spacing:0.2px;word-spacing:-0.02px;}
#ti_3022{left:96px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_3022{left:96px;bottom:698px;letter-spacing:0.22px;word-spacing:0.02px;}
#tk_3022{left:96px;bottom:676px;letter-spacing:0.42px;word-spacing:0.02px;}
#tl_3022{left:96px;bottom:655px;letter-spacing:0.05px;word-spacing:-0.38px;}
#tm_3022{left:96px;bottom:620px;letter-spacing:0.5px;word-spacing:0.01px;}
#tn_3022{left:96px;bottom:598px;letter-spacing:0.89px;word-spacing:0.02px;}
#to_3022{left:96px;bottom:577px;letter-spacing:0.17px;word-spacing:-0.03px;}
#tp_3022{left:96px;bottom:556px;letter-spacing:0.13px;}
#tq_3022{left:776px;bottom:556px;letter-spacing:0.13px;}
#tr_3022{left:834px;bottom:556px;}
#ts_3022{left:96px;bottom:534px;letter-spacing:0.17px;word-spacing:0.03px;}
#tt_3022{left:292px;bottom:534px;letter-spacing:0.18px;}
#tu_3022{left:377px;bottom:534px;letter-spacing:0.18px;word-spacing:0.02px;}
#tv_3022{left:96px;bottom:513px;letter-spacing:0.08px;word-spacing:-0.43px;}
#tw_3022{left:96px;bottom:478px;letter-spacing:0.1px;word-spacing:-0.24px;}
#tx_3022{left:96px;bottom:456px;letter-spacing:0.62px;word-spacing:0.01px;}
#ty_3022{left:96px;bottom:435px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tz_3022{left:96px;bottom:400px;letter-spacing:2.45px;word-spacing:8.2px;}
#t10_3022{left:96px;bottom:378px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t11_3022{left:96px;bottom:343px;letter-spacing:0.11px;}
#t12_3022{left:96px;bottom:322px;letter-spacing:0.78px;word-spacing:-0.06px;}
#t13_3022{left:96px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.36px;}
#t14_3022{left:96px;bottom:279px;letter-spacing:0.19px;word-spacing:0.03px;}
#t15_3022{left:96px;bottom:258px;letter-spacing:0.11px;word-spacing:-0.39px;}
#t16_3022{left:96px;bottom:222px;letter-spacing:0.32px;word-spacing:0.01px;}
#t17_3022{left:823px;bottom:222px;letter-spacing:0.32px;}
#t18_3022{left:96px;bottom:201px;letter-spacing:1.12px;word-spacing:0.04px;}
#t19_3022{left:96px;bottom:180px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t1a_3022{left:96px;bottom:1022px;letter-spacing:0.22px;}
#t1b_3022{left:417px;bottom:1022px;letter-spacing:0.24px;word-spacing:-0.03px;}
#t1c_3022{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_3022{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_3022{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_3022{font-size:18px;font-family:sub_TimesNewRoman-Italic_lfi;color:#000;}
.s4_3022{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s5_3022{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3022" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Italic_lfi;
	src: url("fonts/sub_TimesNewRoman-Italic_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3022Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3022" style="-webkit-user-select: none;"><object width="935" height="1210" data="3022/3022.svg" type="image/svg+xml" id="pdf3022" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3022" class="t s1_3022">24 </span><span id="t2_3022" class="t s1_3022">FXRSTOR </span><span id="t3_3022" class="t s1_3022">64-Bit Media </span>
<span id="t4_3022" class="t s1_3022">Instruction Reference </span>
<span id="t5_3022" class="t s1_3022">AMD64 Technology </span><span id="t6_3022" class="t s1_3022">26569—Rev. 3.16—November 2021 </span>
<span id="t7_3022" class="t s2_3022">Restores the XMM, MMX, and x87 state from a 16-byte aligned area in memory pointed to by the </span>
<span id="t8_3022" class="t s2_3022">source operand. The data loaded from memory is the state information previously saved using the </span>
<span id="t9_3022" class="t s2_3022">FXSAVE instruction. Restoring data with FXRSTOR that had been previously saved with an FSAVE </span>
<span id="ta_3022" class="t s2_3022">(rather than FXSAVE) instruction results in an incorrect restoration. If the source pointer is not 16-byte </span>
<span id="tb_3022" class="t s2_3022">aligned, execution may be inhibited either by an #AC exception at CPL=3 if alignment checking is </span>
<span id="tc_3022" class="t s2_3022">enabled, otherwise by a #GP(0) exception. </span>
<span id="td_3022" class="t s2_3022">If FXRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions </span>
<span id="te_3022" class="t s2_3022">are unmasked in the x87 control word register, a floating-point exception occurs when the next </span>
<span id="tf_3022" class="t s2_3022">floating-point instruction is executed (except for the no-wait floating-point instructions). </span>
<span id="tg_3022" class="t s2_3022">If the restored MXCSR register contains a set bit in an exception status flag, and the corresponding </span>
<span id="th_3022" class="t s2_3022">exception mask bit is cleared (indicating an unmasked exception), loading the MXCSR register does </span>
<span id="ti_3022" class="t s2_3022">not cause a SIMD floating-point exception (#XF). </span>
<span id="tj_3022" class="t s2_3022">FXRSTOR does not restore the x87 error pointers (last instruction pointer, last data pointer, and last </span>
<span id="tk_3022" class="t s2_3022">opcode), except when FXRSTOR sets FSW.ES=1 after recomputing it from the error mask bits in </span>
<span id="tl_3022" class="t s2_3022">FCW and error status bits in FSW. </span>
<span id="tm_3022" class="t s2_3022">The architecture supports two 512-bit memory formats for FXRSTOR, a 64-bit format that loads </span>
<span id="tn_3022" class="t s2_3022">XMM0-XMM15, and a 32-bit legacy format that loads only XMM0-XMM7. If FXRSTOR is </span>
<span id="to_3022" class="t s2_3022">executed in 64-bit mode, the 64-bit format is used, otherwise the 32-bit format is used. When the 64- </span>
<span id="tp_3022" class="t s2_3022">bit format is used, if the operand-size is 64-bit, FXRSTOR loads the x87 pointer registers as </span><span id="tq_3022" class="t s3_3022">offset64</span><span id="tr_3022" class="t s2_3022">, </span>
<span id="ts_3022" class="t s2_3022">otherwise it loads them as </span><span id="tt_3022" class="t s3_3022">sel:offset32</span><span id="tu_3022" class="t s2_3022">. For details about the memory format used by FXRSTOR, see </span>
<span id="tv_3022" class="t s2_3022">"Saving Media and x87 Processor State" in Volume 2. </span>
<span id="tw_3022" class="t s2_3022">If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXRSTOR does not restore the </span>
<span id="tx_3022" class="t s2_3022">XMM registers (XMM0-XMM15) when executed in 64-bit mode at CPL 0. MXCSR is restored </span>
<span id="ty_3022" class="t s2_3022">whether fast-FXSAVE/FXRSTOR is enabled or not. </span>
<span id="tz_3022" class="t s2_3022">Support for the fast-FXSAVE/FXRSTOR feature is indicated by CPUID </span>
<span id="t10_3022" class="t s2_3022">Fn8000_0001_EDX[FFXSR] = 1. </span>
<span id="t11_3022" class="t s2_3022">If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, the saved </span>
<span id="t12_3022" class="t s2_3022">image of XMM0–XMM15 and MXCSR is not loaded into the processor. A general-protection </span>
<span id="t13_3022" class="t s2_3022">exception occurs if the FXRSTOR instruction attempts to load non-zero values into reserved MXCSR </span>
<span id="t14_3022" class="t s2_3022">bits. Software can use MXCSR_MASK to determine which bits of MXCSR are reserved. For details </span>
<span id="t15_3022" class="t s2_3022">on the MXCSR_MASK, see “SSE, MMX, and x87 Programming” in Volume 2. </span>
<span id="t16_3022" class="t s2_3022">Support for this instruction is implementation-specific. CPUID Fn8000_0001_EDX[FXSR] = 1 </span><span id="t17_3022" class="t s2_3022">or </span>
<span id="t18_3022" class="t s2_3022">CPUID Fn0000_0001_EDX[FXSR] = 1 indicates support for the FXSAVE and FXRSTOR </span>
<span id="t19_3022" class="t s2_3022">instructions. See “CPUID” in Volume 3 for more information about the CPUID instruction. </span>
<span id="t1a_3022" class="t s4_3022">FXRSTOR </span><span id="t1b_3022" class="t s4_3022">Restore XMM, MMX™, and x87 State </span>
<span id="t1c_3022" class="t s5_3022">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
