Analysis & Synthesis report for top_module
Mon May 10 06:11:24 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_module|handler_top:handler_top1|handler:handler1|state
 10. State Machine - |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1|state
 11. State Machine - |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1|state
 12. State Machine - |top_module|score_top:score_top1|Scoring:Scoring1|nextState
 13. State Machine - |top_module|score_top:score_top1|Scoring:Scoring1|State
 14. State Machine - |top_module|GameController:GameController1|State
 15. State Machine - |top_module|ButtonShaper:ChangeShaper|State
 16. State Machine - |top_module|ButtonShaper:StartShaper|State
 17. State Machine - |top_module|ButtonShaper:PassShaper|State
 18. State Machine - |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|State
 19. State Machine - |top_module|Authentication:Authentication1|ID_Checking:UserEnter|State
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated
 24. Source assignments for Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated
 25. Source assignments for score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated
 26. Source assignments for handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
 27. Parameter Settings for User Entity Instance: Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: Authentication:Authentication1|ID_Checking:UserEnter
 30. Parameter Settings for User Entity Instance: Authentication:Authentication1|PW_Checking:PasswordEnter
 31. Parameter Settings for User Entity Instance: ButtonShaper:PassShaper
 32. Parameter Settings for User Entity Instance: ButtonShaper:StartShaper
 33. Parameter Settings for User Entity Instance: ButtonShaper:ChangeShaper
 34. Parameter Settings for User Entity Instance: GameController:GameController1
 35. Parameter Settings for User Entity Instance: score_top:score_top1|Scoring:Scoring1
 36. Parameter Settings for User Entity Instance: score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1
 38. Parameter Settings for User Entity Instance: handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1
 39. Parameter Settings for User Entity Instance: handler_top:handler_top1|handler:handler1
 40. Parameter Settings for User Entity Instance: handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Disp_Mux:Multiplexer2
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "Disp_Mux:Multiplexer2"
 44. Port Connectivity Checks: "handler_top:handler_top1|RNG:RNG1"
 45. Port Connectivity Checks: "handler_top:handler_top1"
 46. Port Connectivity Checks: "GameController:GameController1"
 47. Port Connectivity Checks: "Authentication:Authentication1|PW_Checking:PasswordEnter"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 10 06:11:24 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top_module                                  ;
; Top-level Entity Name           ; top_module                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 535                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,136                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top_module         ; top_module         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../src/LED_Mux.v                 ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v                    ;         ;
; ../src/Disp_Mux.v                ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v                   ;         ;
; ../src/WORDROM.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v                    ;         ;
; ../src/UID_ROM.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v                    ;         ;
; ../src/top_module.v              ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v                 ;         ;
; ../src/Shift_right.v             ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Shift_right.v                ;         ;
; ../src/Scrambler_top.v           ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v              ;         ;
; ../src/scrambler_done.v          ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v             ;         ;
; ../src/scrambler_checker.v       ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v          ;         ;
; ../src/scrambler.v               ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler.v                  ;         ;
; ../src/Scoring.v                 ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v                    ;         ;
; ../src/Score_top.v               ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v                  ;         ;
; ../src/RNG.v                     ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/RNG.v                        ;         ;
; ../src/PW_ROM.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v                     ;         ;
; ../src/PW_Checking.v             ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_Checking.v                ;         ;
; ../src/One_sec_Timer.v           ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v              ;         ;
; ../src/One_ms_Timer.v            ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_ms_Timer.v               ;         ;
; ../src/Mod_top.v                 ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v                    ;         ;
; ../src/Mod_checker.v             ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v                ;         ;
; ../src/Mod.v                     ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v                        ;         ;
; ../src/LED_Timer.v               ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v                  ;         ;
; ../src/ID_Checking.v             ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/ID_Checking.v                ;         ;
; ../src/handler_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v                ;         ;
; ../src/handler.v                 ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v                    ;         ;
; ../src/GameController.v          ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v             ;         ;
; ../src/dec_7seg.v                ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/dec_7seg.v                   ;         ;
; ../src/Counting_to_100.v         ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_100.v            ;         ;
; ../src/Counting_to_10.v          ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_10.v             ;         ;
; ../src/bs.v                      ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/bs.v                         ;         ;
; ../src/Authentication.v          ; yes             ; User Verilog HDL File        ; C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_shf1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf       ;         ;
; db/altsyncram_0ff1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf       ;         ;
; db/altsyncram_2jf1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 516       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 709       ;
;     -- 7 input functions                    ; 47        ;
;     -- 6 input functions                    ; 235       ;
;     -- 5 input functions                    ; 134       ;
;     -- 4 input functions                    ; 108       ;
;     -- <=3 input functions                  ; 185       ;
;                                             ;           ;
; Dedicated logic registers                   ; 535       ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 3136      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 633       ;
; Total fan-out                               ; 5607      ;
; Average fan-out                             ; 3.80      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name       ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_module                                        ; 709 (0)             ; 535 (0)                   ; 3136              ; 0          ; 67   ; 0            ; |top_module                                                                                                                           ; top_module        ; work         ;
;    |Authentication:Authentication1|                ; 140 (0)             ; 129 (0)                   ; 320               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1                                                                                            ; Authentication    ; work         ;
;       |ID_Checking:UserEnter|                      ; 68 (68)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|ID_Checking:UserEnter                                                                      ; ID_Checking       ; work         ;
;       |PW_Checking:PasswordEnter|                  ; 72 (72)             ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter                                                                  ; PW_Checking       ; work         ;
;       |PW_ROM:Password_ROM|                        ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|PW_ROM:Password_ROM                                                                        ; PW_ROM            ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;             |altsyncram_0ff1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated         ; altsyncram_0ff1   ; work         ;
;       |UID_ROM:User_ROM|                           ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|UID_ROM:User_ROM                                                                           ; UID_ROM           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component                                           ; altsyncram        ; work         ;
;             |altsyncram_shf1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated            ; altsyncram_shf1   ; work         ;
;    |ButtonShaper:ChangeShaper|                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|ButtonShaper:ChangeShaper                                                                                                 ; ButtonShaper      ; work         ;
;    |ButtonShaper:PassShaper|                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|ButtonShaper:PassShaper                                                                                                   ; ButtonShaper      ; work         ;
;    |ButtonShaper:StartShaper|                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|ButtonShaper:StartShaper                                                                                                  ; ButtonShaper      ; work         ;
;    |Disp_Mux:Multiplexer2|                         ; 43 (43)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|Disp_Mux:Multiplexer2                                                                                                     ; Disp_Mux          ; work         ;
;    |GameController:GameController1|                ; 38 (38)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|GameController:GameController1                                                                                            ; GameController    ; work         ;
;    |LED_Mux:Multiplexer1|                          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Mux:Multiplexer1                                                                                                      ; LED_Mux           ; work         ;
;    |LED_Timer:LED_Timer1|                          ; 51 (0)              ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1                                                                                                      ; LED_Timer         ; work         ;
;       |Counting_to_10:Counting_to_10_1|            ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|Counting_to_10:Counting_to_10_1                                                                      ; Counting_to_10    ; work         ;
;       |One_sec_Timer:One_sec_Timer_1|              ; 39 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1                                                                        ; One_sec_Timer     ; work         ;
;          |Counting_to_100:Counting_to_100_1|       ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_100:Counting_to_100_1                                      ; Counting_to_100   ; work         ;
;          |Counting_to_10:Counting_to_10_1|         ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_10:Counting_to_10_1                                        ; Counting_to_10    ; work         ;
;          |One_ms_Timer:One_ms_Timer_1|             ; 22 (22)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|One_ms_Timer:One_ms_Timer_1                                            ; One_ms_Timer      ; work         ;
;       |Shift_right:Shift_right_1|                  ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|LED_Timer:LED_Timer1|Shift_right:Shift_right_1                                                                            ; Shift_right       ; work         ;
;    |handler_top:handler_top1|                      ; 353 (0)             ; 219 (0)                   ; 2688              ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1                                                                                                  ; handler_top       ; work         ;
;       |RNG:RNG1|                                   ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|RNG:RNG1                                                                                         ; RNG               ; work         ;
;       |WORDROM:WORDROM1|                           ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|WORDROM:WORDROM1                                                                                 ; WORDROM           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component                                                 ; altsyncram        ; work         ;
;             |altsyncram_2jf1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated                  ; altsyncram_2jf1   ; work         ;
;       |handler:handler1|                           ; 311 (311)           ; 154 (154)                 ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|handler:handler1                                                                                 ; handler           ; work         ;
;       |scrambler_top:scrambler_top1|               ; 38 (0)              ; 57 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1                                                                     ; scrambler_top     ; work         ;
;          |RNG:RNG|                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG                                                             ; RNG               ; work         ;
;          |mod_top:mod_top1|                        ; 14 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1                                                    ; mod_top           ; work         ;
;             |mod:mod1|                             ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1                                           ; mod               ; work         ;
;             |mod_checker:mod_checker1|             ; 3 (3)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1                           ; mod_checker       ; work         ;
;          |scrambler_done:scrambler_done1|          ; 23 (0)              ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1                                      ; scrambler_done    ; work         ;
;             |scrambler:scrambler1|                 ; 20 (20)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1                 ; scrambler         ; work         ;
;             |scrambler_checker:scrambler_checker1| ; 3 (3)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1 ; scrambler_checker ; work         ;
;    |score_top:score_top1|                          ; 67 (0)              ; 56 (0)                    ; 128               ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1                                                                                                      ; score_top         ; work         ;
;       |Scoring:Scoring1|                           ; 25 (25)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|Scoring:Scoring1                                                                                     ; Scoring           ; work         ;
;       |UID_ROM:Score_ROM|                          ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|UID_ROM:Score_ROM                                                                                    ; UID_ROM           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component                                                    ; altsyncram        ; work         ;
;             |altsyncram_shf1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated                     ; altsyncram_shf1   ; work         ;
;       |dec_7seg:dec_7seg1|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg1                                                                                   ; dec_7seg          ; work         ;
;       |dec_7seg:dec_7seg2|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg2                                                                                   ; dec_7seg          ; work         ;
;       |dec_7seg:dec_7seg3|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg3                                                                                   ; dec_7seg          ; work         ;
;       |dec_7seg:dec_7seg4|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg4                                                                                   ; dec_7seg          ; work         ;
;       |dec_7seg:dec_7seg5|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg5                                                                                   ; dec_7seg          ; work         ;
;       |dec_7seg:dec_7seg6|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|score_top:score_top1|dec_7seg:dec_7seg6                                                                                   ; dec_7seg          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 24           ; --           ; --           ; 768  ; PW_ROM.hex  ;
; Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 32           ; 16           ; --           ; --           ; 512  ; UID_ROM.hex ;
; handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 64           ; 48           ; --           ; --           ; 3072 ; WORDROM.hex ;
; score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM  ; 32           ; 16           ; --           ; --           ; 512  ; UID_ROM.hex ;
+------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|handler_top:handler_top1|handler:handler1|state                                                                                                                                                                                                                                              ;
+------------------------+-------------+----------------------+--------------------+---------------------+------------------------+-----------------+--------------------+-----------------------+---------------+------------------+-----------------+------------------+------------------+-----------------+------------+
; Name                   ; state.check ; state.ChangedDisplay ; state.ChangeIndice ; state.WaitForPlayer ; state.ScrambledDisplay ; state.Scrambler ; state.WaitScramble ; state.WaitForScramble ; state.Display ; state.PreDisplay ; state.ROM_Catch ; state.Delay_CYC2 ; state.Delay_CYC1 ; state.Fetch_ROM ; state.Init ;
+------------------------+-------------+----------------------+--------------------+---------------------+------------------------+-----------------+--------------------+-----------------------+---------------+------------------+-----------------+------------------+------------------+-----------------+------------+
; state.Init             ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 0          ;
; state.Fetch_ROM        ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 1               ; 1          ;
; state.Delay_CYC1       ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 1                ; 0               ; 1          ;
; state.Delay_CYC2       ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 1                ; 0                ; 0               ; 1          ;
; state.ROM_Catch        ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 1               ; 0                ; 0                ; 0               ; 1          ;
; state.PreDisplay       ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 1                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.Display          ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 1             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.WaitForScramble  ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 1                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.WaitScramble     ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 1                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.Scrambler        ; 0           ; 0                    ; 0                  ; 0                   ; 0                      ; 1               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.ScrambledDisplay ; 0           ; 0                    ; 0                  ; 0                   ; 1                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.WaitForPlayer    ; 0           ; 0                    ; 0                  ; 1                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.ChangeIndice     ; 0           ; 0                    ; 1                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.ChangedDisplay   ; 0           ; 1                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
; state.check            ; 1           ; 0                    ; 0                  ; 0                   ; 0                      ; 0               ; 0                  ; 0                     ; 0             ; 0                ; 0               ; 0                ; 0                ; 0               ; 1          ;
+------------------------+-------------+----------------------+--------------------+---------------------+------------------------+-----------------+--------------------+-----------------------+---------------+------------------+-----------------+------------------+------------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1|state ;
+----------------+------------+------------+------------------------------------------------------------------------------------------------------------------+
; Name           ; state.Init ; state.Done ; state.scramble                                                                                                   ;
+----------------+------------+------------+------------------------------------------------------------------------------------------------------------------+
; state.Init     ; 0          ; 0          ; 0                                                                                                                ;
; state.scramble ; 1          ; 0          ; 1                                                                                                                ;
; state.Done     ; 1          ; 1          ; 0                                                                                                                ;
+----------------+------------+------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1|state ;
+-------------+-------------+-------------+-------------+------------+--------------------------------------------------------------+
; Name        ; state.wait3 ; state.wait2 ; state.wait1 ; state.Init ; state.Done                                                   ;
+-------------+-------------+-------------+-------------+------------+--------------------------------------------------------------+
; state.Init  ; 0           ; 0           ; 0           ; 0          ; 0                                                            ;
; state.wait1 ; 0           ; 0           ; 1           ; 1          ; 0                                                            ;
; state.wait2 ; 0           ; 1           ; 0           ; 1          ; 0                                                            ;
; state.wait3 ; 1           ; 0           ; 0           ; 1          ; 0                                                            ;
; state.Done  ; 0           ; 0           ; 0           ; 1          ; 1                                                            ;
+-------------+-------------+-------------+-------------+------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |top_module|score_top:score_top1|Scoring:Scoring1|nextState ;
+-----------------------------------------------------------------------------+
; Name                                                                        ;
+-----------------------------------------------------------------------------+
; nextState.SEND                                                              ;
+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_module|score_top:score_top1|Scoring:Scoring1|State              ;
+----------------+------------+----------------+-------------+------------+------------+
; Name           ; State.SEND ; State.RETRIEVE ; State.CHECK ; State.INIT ; State.WAIT ;
+----------------+------------+----------------+-------------+------------+------------+
; State.INIT     ; 0          ; 0              ; 0           ; 0          ; 0          ;
; State.CHECK    ; 0          ; 0              ; 1           ; 1          ; 0          ;
; State.RETRIEVE ; 0          ; 1              ; 0           ; 1          ; 0          ;
; State.SEND     ; 1          ; 0              ; 0           ; 1          ; 0          ;
; State.WAIT     ; 0          ; 0              ; 0           ; 1          ; 1          ;
+----------------+------------+----------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|GameController:GameController1|State                                        ;
+----------------+----------------+------------+----------------+------------+-------------+--------------+
; Name           ; State.TOPSCORE ; State.INIT ; State.GAMEOVER ; State.GAME ; State.SETUP ; State.LOGOUT ;
+----------------+----------------+------------+----------------+------------+-------------+--------------+
; State.LOGOUT   ; 0              ; 0          ; 0              ; 0          ; 0           ; 0            ;
; State.SETUP    ; 0              ; 0          ; 0              ; 0          ; 1           ; 1            ;
; State.GAME     ; 0              ; 0          ; 0              ; 1          ; 0           ; 1            ;
; State.GAMEOVER ; 0              ; 0          ; 1              ; 0          ; 0           ; 1            ;
; State.INIT     ; 0              ; 1          ; 0              ; 0          ; 0           ; 1            ;
; State.TOPSCORE ; 1              ; 0          ; 0              ; 0          ; 0           ; 1            ;
+----------------+----------------+------------+----------------+------------+-------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |top_module|ButtonShaper:ChangeShaper|State ;
+-------------+------------+------------+---------------------+
; Name        ; State.INIT ; State.WAIT ; State.PULSE         ;
+-------------+------------+------------+---------------------+
; State.INIT  ; 0          ; 0          ; 0                   ;
; State.PULSE ; 1          ; 0          ; 1                   ;
; State.WAIT  ; 1          ; 1          ; 0                   ;
+-------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |top_module|ButtonShaper:StartShaper|State ;
+-------------+------------+------------+--------------------+
; Name        ; State.INIT ; State.WAIT ; State.PULSE        ;
+-------------+------------+------------+--------------------+
; State.INIT  ; 0          ; 0          ; 0                  ;
; State.PULSE ; 1          ; 0          ; 1                  ;
; State.WAIT  ; 1          ; 1          ; 0                  ;
+-------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |top_module|ButtonShaper:PassShaper|State ;
+-------------+------------+------------+-------------------+
; Name        ; State.INIT ; State.WAIT ; State.PULSE       ;
+-------------+------------+------------+-------------------+
; State.INIT  ; 0          ; 0          ; 0                 ;
; State.PULSE ; 1          ; 0          ; 1                 ;
; State.WAIT  ; 1          ; 1          ; 0                 ;
+-------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|State                                                                                                                                                          ;
+-------------------+-------------------+--------------+---------------+-----------------+------------------+------------------+-------------------+-------------+-------------+--------------+-------------+--------------+-------------+------------+
; Name              ; State.WAIT_LOGOUT ; State.PASSED ; State.COMPARE ; State.ROM_CATCH ; State.ROM_CYCLE2 ; State.ROM_CYCLE1 ; State.ROM_FETCHWD ; State.SIXTH ; State.FIFTH ; State.FOURTH ; State.THIRD ; State.SECOND ; State.FIRST ; State.INIT ;
+-------------------+-------------------+--------------+---------------+-----------------+------------------+------------------+-------------------+-------------+-------------+--------------+-------------+--------------+-------------+------------+
; State.INIT        ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 0          ;
; State.FIRST       ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 1           ; 1          ;
; State.SECOND      ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 1            ; 0           ; 1          ;
; State.THIRD       ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 1           ; 0            ; 0           ; 1          ;
; State.FOURTH      ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 1            ; 0           ; 0            ; 0           ; 1          ;
; State.FIFTH       ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 1           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.SIXTH       ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 1           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_FETCHWD ; 0                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 1                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CYCLE1  ; 0                 ; 0            ; 0             ; 0               ; 0                ; 1                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CYCLE2  ; 0                 ; 0            ; 0             ; 0               ; 1                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CATCH   ; 0                 ; 0            ; 0             ; 1               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.COMPARE     ; 0                 ; 0            ; 1             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.PASSED      ; 0                 ; 1            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.WAIT_LOGOUT ; 1                 ; 0            ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0           ; 0           ; 0            ; 0           ; 0            ; 0           ; 1          ;
+-------------------+-------------------+--------------+---------------+-----------------+------------------+------------------+-------------------+-------------+-------------+--------------+-------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|Authentication:Authentication1|ID_Checking:UserEnter|State                                                                                                                                      ;
+-------------------+------------------+-------------------+---------------+-----------------+------------------+------------------+-------------------+--------------+-------------+--------------+-------------+------------+
; Name              ; State.CHECKGUEST ; State.CHECKSTATUS ; State.COMPARE ; State.ROM_CATCH ; State.ROM_CYCLE2 ; State.ROM_CYCLE1 ; State.ROM_FETCHWD ; State.FOURTH ; State.THIRD ; State.SECOND ; State.FIRST ; State.INIT ;
+-------------------+------------------+-------------------+---------------+-----------------+------------------+------------------+-------------------+--------------+-------------+--------------+-------------+------------+
; State.INIT        ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 0          ;
; State.FIRST       ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 1           ; 1          ;
; State.SECOND      ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 1            ; 0           ; 1          ;
; State.THIRD       ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 1           ; 0            ; 0           ; 1          ;
; State.FOURTH      ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 1            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_FETCHWD ; 0                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 1                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CYCLE1  ; 0                ; 0                 ; 0             ; 0               ; 0                ; 1                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CYCLE2  ; 0                ; 0                 ; 0             ; 0               ; 1                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.ROM_CATCH   ; 0                ; 0                 ; 0             ; 1               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.COMPARE     ; 0                ; 0                 ; 1             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.CHECKSTATUS ; 0                ; 1                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
; State.CHECKGUEST  ; 1                ; 0                 ; 0             ; 0               ; 0                ; 0                ; 0                 ; 0            ; 0           ; 0            ; 0           ; 1          ;
+-------------------+------------------+-------------------+---------------+-----------------+------------------+------------------+-------------------+--------------+-------------+--------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; score_top:score_top1|Scoring:Scoring1|intIDout[3,4]                                                     ; Stuck at GND due to stuck port data_in                                              ;
; GameController:GameController1|modeDisp[2]                                                              ; Stuck at VCC due to stuck port data_in                                              ;
; GameController:GameController1|modeDisp[3]                                                              ; Stuck at GND due to stuck port data_in                                              ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|addr_PW_ROM[4]                                 ; Merged with Authentication:Authentication1|PW_Checking:PasswordEnter|addr_PW_ROM[3] ;
; Authentication:Authentication1|ID_Checking:UserEnter|addr_UID_ROM[4]                                    ; Merged with Authentication:Authentication1|ID_Checking:UserEnter|addr_UID_ROM[3]    ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|count_out[0]                              ; Merged with handler_top:handler_top1|RNG:RNG1|count_out[0]                          ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|count_out[1]                              ; Merged with handler_top:handler_top1|RNG:RNG1|count_out[1]                          ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|count_out[2]                              ; Merged with handler_top:handler_top1|RNG:RNG1|count_out[2]                          ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|count_out[3]                              ; Merged with handler_top:handler_top1|RNG:RNG1|count_out[3]                          ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|LFSR[0]                                   ; Merged with handler_top:handler_top1|RNG:RNG1|LFSR[0]                               ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|LFSR[1]                                   ; Merged with handler_top:handler_top1|RNG:RNG1|LFSR[1]                               ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|LFSR[2]                                   ; Merged with handler_top:handler_top1|RNG:RNG1|LFSR[2]                               ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG|LFSR[3]                                   ; Merged with handler_top:handler_top1|RNG:RNG1|LFSR[3]                               ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|addr_PW_ROM[3]                                 ; Stuck at GND due to stuck port data_in                                              ;
; Authentication:Authentication1|ID_Checking:UserEnter|addr_UID_ROM[3]                                    ; Stuck at GND due to stuck port data_in                                              ;
; handler_top:handler_top1|handler:handler1|state~17                                                      ; Lost fanout                                                                         ;
; handler_top:handler_top1|handler:handler1|state~18                                                      ; Lost fanout                                                                         ;
; handler_top:handler_top1|handler:handler1|state~19                                                      ; Lost fanout                                                                         ;
; handler_top:handler_top1|handler:handler1|state~20                                                      ; Lost fanout                                                                         ;
; handler_top:handler_top1|handler:handler1|state~21                                                      ; Lost fanout                                                                         ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1|state~7 ; Lost fanout                                                                         ;
; handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1|state~8 ; Lost fanout                                                                         ;
; score_top:score_top1|Scoring:Scoring1|nextState~2                                                       ; Lost fanout                                                                         ;
; score_top:score_top1|Scoring:Scoring1|nextState~3                                                       ; Lost fanout                                                                         ;
; score_top:score_top1|Scoring:Scoring1|nextState~4                                                       ; Lost fanout                                                                         ;
; score_top:score_top1|Scoring:Scoring1|State~10                                                          ; Lost fanout                                                                         ;
; score_top:score_top1|Scoring:Scoring1|State~11                                                          ; Lost fanout                                                                         ;
; GameController:GameController1|State~9                                                                  ; Lost fanout                                                                         ;
; GameController:GameController1|State~10                                                                 ; Lost fanout                                                                         ;
; GameController:GameController1|State~11                                                                 ; Lost fanout                                                                         ;
; GameController:GameController1|State~12                                                                 ; Lost fanout                                                                         ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|State~16                                       ; Lost fanout                                                                         ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|State~17                                       ; Lost fanout                                                                         ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|State~18                                       ; Lost fanout                                                                         ;
; Authentication:Authentication1|PW_Checking:PasswordEnter|State~19                                       ; Lost fanout                                                                         ;
; Authentication:Authentication1|ID_Checking:UserEnter|State~2                                            ; Lost fanout                                                                         ;
; Authentication:Authentication1|ID_Checking:UserEnter|State~3                                            ; Lost fanout                                                                         ;
; Authentication:Authentication1|ID_Checking:UserEnter|State~4                                            ; Lost fanout                                                                         ;
; Authentication:Authentication1|ID_Checking:UserEnter|State~5                                            ; Lost fanout                                                                         ;
; handler_top:handler_top1|handler:handler1|state.PreDisplay                                              ; Stuck at GND due to stuck port data_in                                              ;
; ButtonShaper:ChangeShaper|State.WAIT                                                                    ; Lost fanout                                                                         ;
; ButtonShaper:StartShaper|State.WAIT                                                                     ; Lost fanout                                                                         ;
; ButtonShaper:PassShaper|State.WAIT                                                                      ; Lost fanout                                                                         ;
; Total Number of Removed Registers = 44                                                                  ;                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 535   ;
; Number of registers using Synchronous Clear  ; 186   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 367   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top_module|score_top:score_top1|Scoring:Scoring1|topScore[7]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|ROM_addr[5]                                                               ;
; 8:1                ; 14 bits   ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |top_module|Disp_Mux:Multiplexer2|Disp1[4]                                                                                      ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |top_module|Disp_Mux:Multiplexer2|Disp3[3]                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top_module|Disp_Mux:Multiplexer2|Disp0[4]                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_module|LED_Timer:LED_Timer1|Shift_right:Shift_right_1|Register[7]                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_module|LED_Timer:LED_Timer1|Counting_to_10:Counting_to_10_1|Count[3]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_10:Counting_to_10_1|Count[2]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_100:Counting_to_100_1|Count[0]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|One_ms_Timer:One_ms_Timer_1|Interal_cnt[1]                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_module|Disp_Mux:Multiplexer2|Disp0[6]                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|addr_PW_ROM[0]                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|data_PW_ROM[22]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_module|score_top:score_top1|Scoring:Scoring1|scoreOnesOut[2]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |top_module|GameController:GameController1|lettNum[1]                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1|index6[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1|index2[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1|index3[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[19]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[15]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[10]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[7]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[3]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|PW[20]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|count[1]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|isGuest_ctrl                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|PW_Checking:PasswordEnter|attempt[1]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1|random_number[3]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_module|Authentication:Authentication1|ID_Checking:UserEnter|addr_UID_ROM[2]                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1|index2[0] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1|index4[1] ;
; 16:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[6][6]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[5][0]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[4][3]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[3][3]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[2][0]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[1][0]                                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |top_module|handler_top:handler_top1|handler:handler1|display[0][1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|Authentication:Authentication1|ID_Checking:UserEnter|State                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|Authentication:Authentication1|ID_Checking:UserEnter|intID                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_module|GameController:GameController1|scoreOnes                                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_module|handler_top:handler_top1|handler:handler1|Mux2                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_module|handler_top:handler_top1|handler:handler1|Mux9                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |top_module|handler_top:handler_top1|handler:handler1|state                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|score_top:score_top1|Scoring:Scoring1|State                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|handler_top:handler_top1|handler:handler1|state                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|score_top:score_top1|Scoring:Scoring1|State                                                                         ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top_module|GameController:GameController1|State                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UID_ROM.hex          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_shf1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; PW_ROM.hex           ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0ff1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Authentication:Authentication1|ID_Checking:UserEnter ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                           ;
; FIRST          ; 1     ; Signed Integer                                                           ;
; SECOND         ; 2     ; Signed Integer                                                           ;
; THIRD          ; 3     ; Signed Integer                                                           ;
; FOURTH         ; 4     ; Signed Integer                                                           ;
; ROM_FETCHWD    ; 5     ; Signed Integer                                                           ;
; ROM_CYCLE1     ; 6     ; Signed Integer                                                           ;
; ROM_CYCLE2     ; 7     ; Signed Integer                                                           ;
; ROM_CATCH      ; 8     ; Signed Integer                                                           ;
; COMPARE        ; 9     ; Signed Integer                                                           ;
; CHECKSTATUS    ; 10    ; Signed Integer                                                           ;
; CHECKGUEST     ; 11    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Authentication:Authentication1|PW_Checking:PasswordEnter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                               ;
; FIRST          ; 1     ; Signed Integer                                                               ;
; SECOND         ; 2     ; Signed Integer                                                               ;
; THIRD          ; 3     ; Signed Integer                                                               ;
; FOURTH         ; 4     ; Signed Integer                                                               ;
; FIFTH          ; 5     ; Signed Integer                                                               ;
; SIXTH          ; 6     ; Signed Integer                                                               ;
; ROM_FETCHWD    ; 7     ; Signed Integer                                                               ;
; ROM_CYCLE1     ; 8     ; Signed Integer                                                               ;
; ROM_CYCLE2     ; 9     ; Signed Integer                                                               ;
; ROM_CATCH      ; 10    ; Signed Integer                                                               ;
; COMPARE        ; 11    ; Signed Integer                                                               ;
; PASSED         ; 12    ; Signed Integer                                                               ;
; WAIT_LOGOUT    ; 13    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonShaper:PassShaper ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; INIT           ; 0     ; Signed Integer                              ;
; PULSE          ; 1     ; Signed Integer                              ;
; WAIT           ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonShaper:StartShaper ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INIT           ; 0     ; Signed Integer                               ;
; PULSE          ; 1     ; Signed Integer                               ;
; WAIT           ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonShaper:ChangeShaper ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; INIT           ; 0     ; Signed Integer                                ;
; PULSE          ; 1     ; Signed Integer                                ;
; WAIT           ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameController:GameController1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                     ;
; SETUP          ; 1     ; Signed Integer                                     ;
; GAME           ; 2     ; Signed Integer                                     ;
; GAMEOVER       ; 3     ; Signed Integer                                     ;
; LOGOUT         ; 4     ; Signed Integer                                     ;
; TOPSCORE       ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_top:score_top1|Scoring:Scoring1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                            ;
; CHECK          ; 1     ; Signed Integer                                            ;
; RETRIEVE       ; 2     ; Signed Integer                                            ;
; SEND           ; 3     ; Signed Integer                                            ;
; WAIT           ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UID_ROM.hex          ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_shf1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Init           ; 000   ; Unsigned Binary                                                                                                     ;
; wait1          ; 001   ; Unsigned Binary                                                                                                     ;
; wait2          ; 010   ; Unsigned Binary                                                                                                     ;
; wait3          ; 011   ; Unsigned Binary                                                                                                     ;
; Done           ; 100   ; Unsigned Binary                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Init           ; 00    ; Unsigned Binary                                                                                                                               ;
; scramble       ; 01    ; Unsigned Binary                                                                                                                               ;
; Done           ; 10    ; Unsigned Binary                                                                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handler_top:handler_top1|handler:handler1 ;
+------------------+-------+-------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                        ;
+------------------+-------+-------------------------------------------------------------+
; Init             ; 00000 ; Unsigned Binary                                             ;
; Fetch_ROM        ; 00010 ; Unsigned Binary                                             ;
; Delay_CYC1       ; 00011 ; Unsigned Binary                                             ;
; Delay_CYC2       ; 00100 ; Unsigned Binary                                             ;
; ROM_Catch        ; 00101 ; Unsigned Binary                                             ;
; PreDisplay       ; 00110 ; Unsigned Binary                                             ;
; Display          ; 00111 ; Unsigned Binary                                             ;
; WaitForScramble  ; 01000 ; Unsigned Binary                                             ;
; WaitScramble     ; 01001 ; Unsigned Binary                                             ;
; Scrambler        ; 01010 ; Unsigned Binary                                             ;
; ScrambledDisplay ; 01011 ; Unsigned Binary                                             ;
; WaitForPlayer    ; 01100 ; Unsigned Binary                                             ;
; ChangeIndice     ; 01101 ; Unsigned Binary                                             ;
; ChangedDisplay   ; 01110 ; Unsigned Binary                                             ;
; check            ; 01111 ; Unsigned Binary                                             ;
+------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 48                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; WORDROM.hex          ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2jf1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Disp_Mux:Multiplexer2 ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; DASH           ; 0111111 ; Unsigned Binary                         ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                  ;
; Entity Instance                           ; Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 48                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Disp_Mux:Multiplexer2"                                                                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; modeDisp ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "modeDisp[7..7]" will be connected to GND. ;
; Scram0   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram0[7..7]" will be connected to GND.   ;
; Scram1   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram1[7..7]" will be connected to GND.   ;
; Scram2   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram2[7..7]" will be connected to GND.   ;
; Scram3   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram3[7..7]" will be connected to GND.   ;
; Scram4   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram4[7..7]" will be connected to GND.   ;
; Scram5   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Scram5[7..7]" will be connected to GND.   ;
; Score0   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score0[7..7]" will be connected to GND.   ;
; Score1   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score1[7..7]" will be connected to GND.   ;
; Score2   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score2[7..7]" will be connected to GND.   ;
; Score3   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score3[7..7]" will be connected to GND.   ;
; Score4   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score4[7..7]" will be connected to GND.   ;
; Score5   ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Score5[7..7]" will be connected to GND.   ;
; Disp0    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp0[7..7]" have no fanouts                         ;
; Disp1    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp1[7..7]" have no fanouts                         ;
; Disp2    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp2[7..7]" have no fanouts                         ;
; Disp3    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp3[7..7]" have no fanouts                         ;
; Disp4    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp4[7..7]" have no fanouts                         ;
; Disp5    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "Disp5[7..7]" have no fanouts                         ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "handler_top:handler_top1|RNG:RNG1"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "handler_top:handler_top1"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameController:GameController1"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; scramPls ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flipPls  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Authentication:Authentication1|PW_Checking:PasswordEnter"                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 535                         ;
;     ENA               ; 262                         ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 31                          ;
;     SCLR              ; 112                         ;
;     SLD               ; 3                           ;
;     plain             ; 53                          ;
; arriav_lcell_comb     ; 709                         ;
;     arith             ; 23                          ;
;         1 data inputs ; 23                          ;
;     extend            ; 47                          ;
;         7 data inputs ; 47                          ;
;     normal            ; 639                         ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 134                         ;
;         6 data inputs ; 235                         ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 10 06:11:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_mux.v
    Info (12023): Found entity 1: LED_Mux File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/disp_mux.v
    Info (12023): Found entity 1: Disp_Mux File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/wordrom.v
    Info (12023): Found entity 1: WORDROM File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/uid_rom.v
    Info (12023): Found entity 1: UID_ROM File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/shift_right.v
    Info (12023): Found entity 1: Shift_right File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Shift_right.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_top.v
    Info (12023): Found entity 1: scrambler_top File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_done.v
    Info (12023): Found entity 1: scrambler_done File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_checker.v
    Info (12023): Found entity 1: scrambler_checker File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler.v
    Info (12023): Found entity 1: scrambler File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scoring.v
    Info (12023): Found entity 1: Scoring File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_top.v
    Info (12023): Found entity 1: score_top File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_ram.v
    Info (12023): Found entity 1: Score_RAM File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rom_tb.v
    Info (12023): Found entity 1: ROM_TB File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/ROM_TB.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rng.v
    Info (12023): Found entity 1: RNG File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/RNG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_rom.v
    Info (12023): Found entity 1: PW_ROM File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_checking.v
    Info (12023): Found entity 1: PW_Checking File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_Checking.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_sec_timer.v
    Info (12023): Found entity 1: One_sec_Timer File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_ms_timer.v
    Info (12023): Found entity 1: One_ms_Timer File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_ms_Timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_top.v
    Info (12023): Found entity 1: mod_top File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_checker.v
    Info (12023): Found entity 1: mod_checker File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod.v
    Info (12023): Found entity 1: mod File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/loadregister.v
    Info (12023): Found entity 1: LoadRegister File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LoadRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_timer.v
    Info (12023): Found entity 1: LED_Timer File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/idrom_mux.v
    Info (12023): Found entity 1: IDROM_Mux File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/IDROM_Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/id_checking.v
    Info (12023): Found entity 1: ID_Checking File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/ID_Checking.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler_top.v
    Info (12023): Found entity 1: handler_top File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler.v
    Info (12023): Found entity 1: handler File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/gamecontroller.v
    Info (12023): Found entity 1: GameController File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/dec_7seg.v
    Info (12023): Found entity 1: dec_7seg File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/dec_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_100.v
    Info (12023): Found entity 1: Counting_to_100 File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_100.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_10.v
    Info (12023): Found entity 1: Counting_to_10 File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/bs.v
    Info (12023): Found entity 1: ButtonShaper File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/bs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/authentication.v
    Info (12023): Found entity 1: Authentication File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(27): created implicit net for "start_Out" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(28): created implicit net for "change_Out" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 28
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "Authentication" for hierarchy "Authentication:Authentication1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 24
Warning (10034): Output port "status" at Authentication.v(39) has no driver File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 39
Info (12128): Elaborating entity "UID_ROM" for hierarchy "Authentication:Authentication1|UID_ROM:User_ROM" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v Line: 82
Info (12133): Instantiated megafunction "Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "UID_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shf1.tdf
    Info (12023): Found entity 1: altsyncram_shf1 File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shf1" for hierarchy "Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PW_ROM" for hierarchy "Authentication:Authentication1|PW_ROM:Password_ROM" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v Line: 82
Info (12133): Instantiated megafunction "Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "PW_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ff1.tdf
    Info (12023): Found entity 1: altsyncram_0ff1 File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0ff1" for hierarchy "Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ID_Checking" for hierarchy "Authentication:Authentication1|ID_Checking:UserEnter" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 52
Info (12128): Elaborating entity "PW_Checking" for hierarchy "Authentication:Authentication1|PW_Checking:PasswordEnter" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v Line: 55
Info (12128): Elaborating entity "ButtonShaper" for hierarchy "ButtonShaper:PassShaper" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 26
Info (12128): Elaborating entity "GameController" for hierarchy "GameController:GameController1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 32
Warning (10230): Verilog HDL assignment warning at GameController.v(39): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 39
Warning (10230): Verilog HDL assignment warning at GameController.v(49): truncated value with size 32 to match size of target (2) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 49
Warning (10230): Verilog HDL assignment warning at GameController.v(67): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 67
Warning (10230): Verilog HDL assignment warning at GameController.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 70
Warning (10230): Verilog HDL assignment warning at GameController.v(90): truncated value with size 32 to match size of target (1) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v Line: 90
Info (12128): Elaborating entity "score_top" for hierarchy "score_top:score_top1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 35
Info (12128): Elaborating entity "Scoring" for hierarchy "score_top:score_top1|Scoring:Scoring1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v Line: 15
Warning (10230): Verilog HDL assignment warning at Scoring.v(75): truncated value with size 32 to match size of target (3) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v Line: 75
Info (12128): Elaborating entity "dec_7seg" for hierarchy "score_top:score_top1|dec_7seg:dec_7seg1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v Line: 17
Info (12128): Elaborating entity "LED_Timer" for hierarchy "LED_Timer:LED_Timer1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 37
Info (12128): Elaborating entity "One_sec_Timer" for hierarchy "LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v Line: 12
Info (12128): Elaborating entity "One_ms_Timer" for hierarchy "LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|One_ms_Timer:One_ms_Timer_1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v Line: 11
Info (12128): Elaborating entity "Counting_to_100" for hierarchy "LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_100:Counting_to_100_1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v Line: 12
Info (12128): Elaborating entity "Counting_to_10" for hierarchy "LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_10:Counting_to_10_1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v Line: 13
Info (12128): Elaborating entity "Shift_right" for hierarchy "LED_Timer:LED_Timer1|Shift_right:Shift_right_1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v Line: 14
Info (12128): Elaborating entity "handler_top" for hierarchy "handler_top:handler_top1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 40
Info (12128): Elaborating entity "RNG" for hierarchy "handler_top:handler_top1|RNG:RNG1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v Line: 18
Info (12128): Elaborating entity "scrambler_top" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v Line: 20
Info (12128): Elaborating entity "mod_top" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v Line: 11
Info (12128): Elaborating entity "mod" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v Line: 9
Warning (10230): Verilog HDL assignment warning at Mod.v(18): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v Line: 18
Warning (10230): Verilog HDL assignment warning at Mod.v(23): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v Line: 23
Warning (10230): Verilog HDL assignment warning at Mod.v(28): truncated value with size 32 to match size of target (4) File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v Line: 28
Info (12128): Elaborating entity "mod_checker" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v Line: 10
Info (12128): Elaborating entity "scrambler_done" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v Line: 13
Info (12128): Elaborating entity "scrambler" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v Line: 10
Info (12128): Elaborating entity "scrambler_checker" for hierarchy "handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v Line: 12
Info (12128): Elaborating entity "handler" for hierarchy "handler_top:handler_top1|handler:handler1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at handler.v(17): object "count" assigned a value but never read File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v Line: 17
Info (12128): Elaborating entity "WORDROM" for hierarchy "handler_top:handler_top1|WORDROM:WORDROM1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v Line: 82
Info (12133): Instantiated megafunction "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "WORDROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf
    Info (12023): Found entity 1: altsyncram_2jf1 File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2jf1" for hierarchy "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LED_Mux" for hierarchy "LED_Mux:Multiplexer1" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at LED_Mux.v(9): variable "timerSig" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at LED_Mux.v(11): variable "authSig" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v Line: 11
Info (12128): Elaborating entity "Disp_Mux" for hierarchy "Disp_Mux:Multiplexer2" File: C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v Line: 46
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[7]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 189
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[15]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 365
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[23]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 541
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[31]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 717
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[39]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 893
        Warning (14320): Synthesized away node "handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[47]" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf Line: 1069
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "score_top:score_top1|UID_ROM:Score_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ALTSYNCRAM" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf Line: 32
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated|ALTSYNCRAM" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf Line: 32
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated|ALTSYNCRAM" File: C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf Line: 32
Info (144001): Generated suppressed messages file C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1106 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 941 logic cells
    Info (21064): Implemented 98 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Mon May 10 06:11:24 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg.


