<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>MOV (SIMD&amp;FP scalar, unpredicated)</h2> 
  <p>Move indexed element or SIMD&amp;FP scalar to vector (unpredicated)</p> 
  <p>Unconditionally broadcast the SIMD&amp;FP scalar into each element of the destination vector. This instruction is unpredicated.</p> 
  <p> This is an alias of <a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP (indexed)</a>. This means: </p> 
  <ul> 
   <li> The encodings in this description are named to match the encodings of <a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP (indexed)</a>. </li> 
   <li>The description of <a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP (indexed)</a> gives the operational pseudocode, any <small>constrained unpredictable</small> behavior, and any operational information for this instruction.</li> 
  </ul> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="2">imm2</td> 
      <td>1</td> 
      <td colspan="5">tsz</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="5">Zn</td> 
      <td colspan="5">Zd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="MOV_dup_z_zi_"></a> 
   <p>MOV <a title="Destination scalable vector register (field &quot;Zd&quot;)" class="document-topic">&lt;Zd&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>, <a title="Source scalable vector register (field &quot;Zn&quot;)" class="document-topic">&lt;Zn&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>[<a title="Immediate index [0-one less than the number of elements in 512 bits] (field &quot;imm2:tsz&quot;)" class="document-topic">&lt;imm&gt;</a>]</p> 
   <p> is equivalent to </p> 
   <p><a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP</a> <a title="Destination scalable vector register (field &quot;Zd&quot;)" class="document-topic">&lt;Zd&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>, <a title="Source scalable vector register (field &quot;Zn&quot;)" class="document-topic">&lt;Zn&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>[<a title="Immediate index [0-one less than the number of elements in 512 bits] (field &quot;imm2:tsz&quot;)" class="document-topic">&lt;imm&gt;</a>]</p> 
   <p> and is the preferred disassembly when <span>BitCount(imm2:tsz) &gt; 1</span>. </p> 
  </div> 
  <div> 
   <h4></h4> 
   <a></a> 
   <p>MOV <a title="Destination scalable vector register (field &quot;Zd&quot;)" class="document-topic">&lt;Zd&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>, <a title="Width specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;V&gt;</a><a title="Source SIMD&amp;FP register number [0-31] (field &quot;Zn&quot;)" class="document-topic">&lt;n&gt;</a></p> 
   <p> is equivalent to </p> 
   <p><a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP</a> <a title="Destination scalable vector register (field &quot;Zd&quot;)" class="document-topic">&lt;Zd&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>, <a title="Source scalable vector register (field &quot;Zn&quot;)" class="document-topic">&lt;Zn&gt;</a>.<a title="Size specifier (field &quot;tsz&quot;) [B,D,H,Q,S]" class="document-topic">&lt;T&gt;</a>[0]</p> 
   <p> and is the preferred disassembly when <span>BitCount(imm2:tsz) == 1</span>. </p> 
  </div> 
  <div> 
   <h4></h4> 
   <a></a> 
   <p></p> 
  </div> 
  <div> 
   <h4></h4> 
   <a></a> 
   <p></p> 
  </div> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zd&gt;</td> 
      <td><a id="sa_zd"></a> <p>Is the name of the destination scalable vector register, encoded in the "Zd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is the size specifier, encoded in <q>tsz</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>tsz</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>xxxx1</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>xxx10</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>xx100</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>x1000</td> 
          <td>D</td> 
         </tr> 
         <tr> 
          <td>10000</td> 
          <td>Q</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zn&gt;</td> 
      <td><a id="sa_zn"></a> <p>Is the name of the source scalable vector register, encoded in the "Zn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;imm&gt;</td> 
      <td><a id="sa_imm"></a> <p>Is the immediate index, in the range 0 to one less than the number of elements in 512 bits, encoded in "imm2:tsz".</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;V&gt;</td> 
      <td><a id="sa_v"></a> <p>Is a width specifier, encoded in <q>tsz</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>tsz</th> 
          <th>&lt;V&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>xxxx1</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>xxx10</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>xx100</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>x1000</td> 
          <td>D</td> 
         </tr> 
         <tr> 
          <td>10000</td> 
          <td>Q</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;n&gt;</td> 
      <td><a id="sa_n"></a> <p>Is the number [0-31] of the source SIMD&amp;FP register, encoded in the "Zn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <h3>Operation</h3> 
   <p>The description of <a href="DUP--indexed---Broadcast-indexed-element-to-vector--unpredicated--.html" class="document-topic">DUP (indexed)</a> gives the operational pseudocode for this instruction.</p> 
  </div> 
  <h3>Operational information</h3> 
  <p>If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>