// Seed: 1552452584
module module_0;
  always @(negedge 1) id_1 = 1'd0;
  assign module_1.id_0 = 0;
  wire id_2;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1
);
  uwire id_3;
  always @(posedge id_3 or posedge 1 - id_3) id_1 <= 1 ==? id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5
    , id_13,
    output tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    output wor id_10,
    output supply0 id_11
);
  final begin : LABEL_0
    id_3 = id_5;
  end
  module_0 modCall_1 ();
  wire id_14;
endmodule
