static int gpio2_get(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio2_get_value(offset + ALCHEMY_GPIO2_BASE);\r\n}\r\nstatic void gpio2_set(struct gpio_chip *chip, unsigned offset, int value)\r\n{\r\nalchemy_gpio2_set_value(offset + ALCHEMY_GPIO2_BASE, value);\r\n}\r\nstatic int gpio2_direction_input(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio2_direction_input(offset + ALCHEMY_GPIO2_BASE);\r\n}\r\nstatic int gpio2_direction_output(struct gpio_chip *chip, unsigned offset,\r\nint value)\r\n{\r\nreturn alchemy_gpio2_direction_output(offset + ALCHEMY_GPIO2_BASE,\r\nvalue);\r\n}\r\nstatic int gpio2_to_irq(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio2_to_irq(offset + ALCHEMY_GPIO2_BASE);\r\n}\r\nstatic int gpio1_get(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio1_get_value(offset + ALCHEMY_GPIO1_BASE);\r\n}\r\nstatic void gpio1_set(struct gpio_chip *chip,\r\nunsigned offset, int value)\r\n{\r\nalchemy_gpio1_set_value(offset + ALCHEMY_GPIO1_BASE, value);\r\n}\r\nstatic int gpio1_direction_input(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio1_direction_input(offset + ALCHEMY_GPIO1_BASE);\r\n}\r\nstatic int gpio1_direction_output(struct gpio_chip *chip,\r\nunsigned offset, int value)\r\n{\r\nreturn alchemy_gpio1_direction_output(offset + ALCHEMY_GPIO1_BASE,\r\nvalue);\r\n}\r\nstatic int gpio1_to_irq(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn alchemy_gpio1_to_irq(offset + ALCHEMY_GPIO1_BASE);\r\n}\r\nstatic int __init alchemy_gpiolib_init(void)\r\n{\r\ngpiochip_add(&alchemy_gpio_chip[0]);\r\nif (alchemy_get_cputype() != ALCHEMY_CPU_AU1000)\r\ngpiochip_add(&alchemy_gpio_chip[1]);\r\nreturn 0;\r\n}
