<doc>
  <source>MIT</source>
  <date>28/01/2023</date>
  <course>
    <course_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/</course_url>
    <course_title>Microelectronic Devices and Circuits</course_title>
    <course_tags>
      <list>Engineering </list>
      <list>Computer Science </list>
      <list>Electronics </list>
    </course_tags>
  </course>
  <lectures>
    <lecture>
      <lecture_title>Frequency response of CS amplifiers, the Miller effect. Intrinsic frequency limitations of MOSFETs. Biasing to maximize speed, power trade-off.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec23/</lecture_pdf_url>
      <lectureno>23</lectureno>
      <slides>
        <slide>
          <slideno>7</slideno>
          <text>Estimating HI -Open Circuit Time Constants Method 
Open circuit time constants (OCTC) recipe: 
1.	 Pick one Cgd, Cgs, C,C, etc. (call it C1) and assume all 
others are open circuits. 
2.	 Find the resistance in parallel with C1 and call it R1. 
3.	 Calculate 1/R1C1 and call it 1. 
4.	 Repeat this for each of the N different Cgd's, Cgs's, C's, 
C's, etc., in the circuit finding 1, 2, 3, , N. 
5.	 Define HI* as the inverse of the sum of the inverses of 
the N i's:
 
HI* = [(i)-1]-1 = [RiCi]-1
 
6.	 The true HI is similar to, but greater than, HI*. 
Observations: 
The OCTC method gives a conservative, low estimate for HI. 
The sum of inverses favors the smallest i, and thus the 
capacitor with the largest RC product dominates HI*. 
Clif Fonstad, 12/3/09	 Lecture 23 - Slide 8</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Schematic: The cascode when the substrate is grounded: 
VBS  0 (alternative to VBS = 0 as 
in the design problem circuit) 
+-Q1glV-VIN+vin  Q2V++-VOUT+voutCommon-sourceCommon-gate
Common-gate L.E.C. when VGS  0: 
(gm + gmb)vsggo+-vin = vsgg,bdss
* The effective 
transconductance 
is increased by the
substrate 
generator term. 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 17</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 23 - Circuits at High Frequencies - Summary
 
Bounding mid-band - finding HI, LO 
HI: Find the resistance in parallel with each device capacitor assuming the
such device capacitors are open circuits, calculate all the RC time
constants, and add them. The inverse is a lower bound on HI. 
LO: Find the resistance in parallel with each bias capacitor assuming the
other such capacitors are short circuits, calculate all the 1/RC frequencies,
and add them. This sum is an upper bound on LO. 
The Miller effect: why Cgd is so important 
The concept: a capacitor shunting a gain stage looks larger by (1 - A )v
Examples: (1) The Miller effect magnifies Cgd in common-source stages;
(2) There is no significant Miller effect impact on common-gate stages or
on source-followers; (3) The Miller effect is used in the A741 to get the
relatively large capacitor needed to stabilize it. 
The Marvelous cascode 
Concept and HI: Current gain from a CS stage and voltage gain from 
a CG to circumvent the Miller effect. 
Output resistance: significantly larger than CS alone. 
The costs: The added device increases the voltage distance away from 
the rails and limits voltage swings 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 24</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>gl+-vin = vgs+-voutvt+-rtgmvgsgods,bs,bgBounding mid-band: frequency range of constant gain and phase 
Common 
Biasing capacitors: typically in mF range 
(CO, CS, etc.) effectively shorts above LO 
Device capacitors: typically in pF range 
(Cgs, Cgd, etc.) effectively open until HI Source 
IBIASV-V+vin+-CECOvout+-
+-vgs+-voutvt+-rtgmvgsgoCgsCgdds,bggob-vin+CSCOgslgel
LEC for common source stage with all the capacitors 
Mid-band frequencies fall between: LO &lt;  &lt; HI
 
Common emitter LEC for in mid-band range Note: gl = gsl + gel 
What are LO and HI? 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 7</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>The left side LEC gives: 
! vinner"#1#$()vic+vid2% &amp; ' ( ) *       with     $+rd1'+2rm3ro3=2go3gm31+gm32gd1'% &amp; ' ( ) * 
Next we analyze the right side LEC: 
LEC for the right side 
gm4vgs4go4go2+-vic-vid/2 = vgs4gm2vinnergd1+-voutgelThe impact of Q13' and Q13 on the voltage gains, cont. 
To see the impact of gd1 on this side, apply one source at a time and 
superimpose the results: 
gm4vgs4 alone: 
gm4vgs4go4go2+-vic-vid/2 = vgs4gd1+-vout1gel
gm2vinner alone: 
go4go2+-vic-vid/2 = vgs4gm2vinnergd1+-vout2gel
Clif Fonstad, 12/3/09 Lecture 23 - Slide 4</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Summary of OCTC  and SCTC results 
 OCTC : an estimate for HI 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
1.	 HI* is a weighted sum of 's associated with device capacitances : 
(add RC's and invert) 
2. Smallest  (largest RC) dominates HI * 
3. Provides a lower bound on HI 
 SCTC : an estimate for LO 
1.	 LO * is a weighted sum of w's associated with bias capacitors : 
(add 's directly) 
2. Largest  (smallest RC) dominates LO * 
3. Provides a upper bound on LO 
Clif Fonstad, 12/3/09	 Lecture 23 - Slide 10</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>The impact of Q13' and Q13 on the voltage gains, cont. 
Writing ro4||rel as ro4*, and doing this we find: 
! vout=vout1+vout2=ro2+rd()ro4"ro4"+ro2+rd()gm4vgs4#ro2ro4"ro4"+ro2+rd()1#$()gm2vgs2=ro2+rd()ro4"ro4"+ro2+rd()gm4vic#vid2% &amp; ' ( ) * #ro2ro4"ro4"+ro2+rd()1#$()gm2vic+vid2% &amp; ' ( ) * Note : Analysis 
sets gm1 = gm3, 
gm2 = gm4, go1 = 
go3, go2 = go4. 
Next look at the terms involving vid and vic terms separately: 
! vout"2gm42go4+gel()vin1#vin2()2#1+gm1gd1'$ % &amp; ' ( ) vin1+vin2()2
Ultimately we find: vid: 
vic: 
! "ro2+rd()ro4#ro4#+ro2+rel()gm4+ro2ro4#ro4#+ro2+rd()1"$()gm2% &amp; ' ' ( ) * * vid2+ro2ro4#2"$()ro4#+ro2+rd()gm4vid2
! "ro2+rd()ro4#ro4#+ro2+rd()gm4"ro2ro4#ro4#+ro2+rd()1"$()gm2% &amp; ' ' ( ) * * vic=rd+$ro2()ro4#ro4#+ro2+rd()gm4vic
 unchanged by adding diodes  1.5, increased from 1 by adding diodes 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 5</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Common gate, substrate grounded
The way one often sees common gate stages. 
No Miller effect, just as in common-base. 
gl(gm + gmb)vsggo+-vin = vsg+-voutvt+-rtCgs+CbsCgd+Cbdsdg,bg,bThe Miller effect: Miller capacitors in other basic stages 
Common gate, substrate shorted to source 
-But note that the gain is positive, so (1-A ) is negative and C||(1-AClif Fonstad, 12/3/09 v gs v)Cbd Lecture 23 - Slide 16
 This is the connection used in the design problem. 
Now Cbd shows up in the Miller position. 
glgmvsggo+-vin = vsg+-voutvt+-rtCgsCgds,bdggCbd
is &lt; Cgs, i.e. the Miller effect helps!</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>The impact of Q13' and Q13 on the voltage gains
 
We added transistor Q13 
to the left side of the DP 
second gain stage (the 
Current Mirror), and said 
it has no effect on the Avd 
or Avc of this stage. In 
fact it does have some 
impact on the common-
mode voltage gain. The 
following few sides look 
at this impact. 
We find that now: 
Q16+ 1.5 V
- 1.5 VAQ17Q14Q15Q11Q12Q13Q13'
! Avc"1+gm11gm13'# $ % &amp; ' ( =1+2VthermalVGS11)VT11# $ % &amp; ' ( "1.5
Remember that it is possible to make the bias currents in the two legs of the mirror (Q11/Q14 and
 
Q12/Q15) different by making the transistors widths different.
 Clif Fonstad, 12/3/09 Lecture 23 - Slide 2</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>HI for the Common Source: the Miller effect 
In both of our analyses we note that in the dominant term Cgd is 
multiplied by the factor (gl'+gt+gm)rl'. Noting (1) that typically it 
is true that gm &gt;&gt; gt, and (2) that -gmrl' is the mid-band voltage 
gain, Av, of the amplifier, we see that this factor can be approx -
imated as one minus the voltage gain of the stage, i.e.: 
! gl'+gt+gm()rl'=1+gt+gm()rl'[]"1+gmrl'[]=1#Av()
If the voltage gain is large, then in effect Cgd looks bigger from
 
the input side of the circuit than it really is, i.e. (1 - Av)Cgd:
 
This "magnification" of a capacitor bridging the input and the 
output of a voltage amplifier, as Cgd does here, by |Av| is called 
the Miller effect . 
gl+-vin = vgs+-voutvt+-rtgmvgsgoCgsds,bs,bgCgd(1-Av)
Clif Fonstad, 12/3/09 Lecture 23 - Slide 13</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>The cascode when the substrate is grounded, cont:
 
VGS  0 
L.E.C.: 
! Av=voutvin="gm1gl+g01gm2+gmb2+g02()gl+g02()#o"gm1gl+g01g02gm2+gmb2()
vgs1gm1vgs1ro1+-ro2(gm2+gmb2)vgs2+-vgs2+-voutrl
The equivalent transistor, QCC:
 
! gm,CC=gm1          ro,CC"r01gm2+gmb2()go2        VA,CC"VA1gm2+gmb2()go2 
vgsCCgmCCvgsCCroCC+-gssd
The output resistance is even higher!Clif Fonstad, 12/3/09 Lecture 23 - Slide 18</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Estimating LO -Short Circuit Time Constants Method 
Short circuit time constants (SCTC) recipe: 
1.	 Pick one CO, CI, CE, etc. (call it C1) and assume all others 
are short circuits. 
2.	 Find the resistance in parallel with C1 and call it R1. 
3.	 Calculate 1/R1C1 and call it 1. 
4.	 Repeat this for each of the M different CI's, CO's, CE's, CS's, 
etc., in the circuit finding 1, 2, 3, , M. 
5.	 Define LO* as the sum of the M j's:
 
LO* = [(j)] = [(RjCj)-1]
 
6.	 The true LO is similar to, but less than, LO*. 
Observations: 
The SCTC method gives a conservative, high estimate for LO. 
The sum of inverses favors the largest j, and thus the 
capacitor with the smallest RC product dominates LO*. 
Clif Fonstad, 12/3/09	 Lecture 23 - Slide 9</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>The cascode when the substrate is grounded, cont: 
High frequency issues: 
L.E.C. of cascode : can't use equivalent transistor idea here 
because it didn't address the issue of the C's! 
ro2vgs1gm1vgs1ro1+-(gm2+gmb2)vgs2+-vgs2+-voutrlCdb1+Cgs2+Cbs2Cgd2+Cbd2Cgd1Cgs1g1d1,s2,b2d2s1,b1,b2s1,b1,g2,b2g2,b2
Voltage gain  -1 so Voltage gain  grl,m
minimal Miller effect. without Miller effect. 
Common-source gain without the Miller effect penalty! 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 19</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Multi-stage amplifier analysis and design: The A741
 
Why is there a capacitor in the circuit?:  the added capacitor
introduces a low
 frequency pole. 
Without it the gain 
is still greater than 1 
when the phase shift 
exceeds 180  (dashed 
curve ).  This can result 
in positive feedback 
and instability. With it the gain 
is less than 1 by 
the time the phase 
shift exceeds 180  
(solid curve ). Low
frequency
pole 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 23</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>HI for the Common Source - the OCTC method
 
gl+-vin = vgs+-voutvt+-rtgmvgsgoCgsCgdds,bs,bg
The resistance, Rgs, seen by Cgs with Cgd removed is 1/gt, so 
! "gs=gtCgs
That seen by Cgd with Cgs gd
! "gd=gtgl'+gt+gm[]rl'Cgd removed, R, is (gl'+gt+gm)/gtgl', so 
Using the OCTC method we estimate 
! "HI*="gs#1+"gd#1()#1=gtCgs+gl'+gt+gm()rl'Cgd[] HI as 
This is actually identical to the dominant pole, 1, found using 
the full analysis. 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 12</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Multi-stage amplier analysis and design: The A741 
The chip:  a bipolar IC 
Capacitor 
Resistors 
Transistors 
Bonding pads 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license.
 
For more information, see http://ocw.mit.edu/fairuse. 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 21</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>The impact of Q13' and Q13 on the voltage gains, cont.
 
In the design problem we 
have a current mirror stage 
each leg. The bias currents 
of the two legs can also be 
V+Q2vIC + vID/2+-+-Q3Q4Q1vOUT+-
V-vINNER+-vIC - vID/2
D1' D1 with a level shift diode in 
different. 
We can do an 
LEC analysis of 
this circuit in the 
same way we did 
without the two 
diodes. We start 
with the LEC for 
the left side and 
find vinner: 
gm3vgs3go3go1+-vic+vid/2 = vgs3+-vinnergm1gd1
LEC for the left side 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 3</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Mid-band, cont: The mid-band range of frequencies
 
In this range of frequencies the gain is a constant, and the
phase shift between the input and output is also constant
(either 0  or 180 ). 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
All of the parasitic and intrinsic device capacitances
are effectively open circuits 
All of the biasing and coupling capacitors are 
effectively short circuits 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 6</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>The Miller effect (general)
 
+-vin(1-Av)vinCmvout = Avvin+-+-iin
Consider an amplifier shunted by a capacitor, and consider 
how the capacitor looks at the input and output terminals: 
Note: Av is negative 
vout+-Cmvin+-Av
! iin=Cmd1"Av()vin[]dt=1"Av()Cmdvindt
+-voutCm
+-vin(1-Av)Cm
Cin looks much 
! Cm1"Av()Av#Cm
bigger than Cm Cout looks like Cm 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 14</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>The Miller effect: Miller capacitors in other basic stages
 
Common drain or source follower 
+-vgs+-voutvt+-rtgmvgsgoCgsCgdds,bs,bggl-vin+
Repositioning Cgd makes the situation clearer: 
+-vgs+-voutvt+-rtgmvgsgoCgsds,bs,bggl-vin+Cgd
Cis in the gs 
Miller position, 
but the voltage 
gain is one so 
there is no 
Miller effect. 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 15</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>HI for the Common Source - the full treatment
 
The full gain expression is: 
! Avj"()=#gtgm#j"Cgd()j"()2CgsCgd+j"gl+go()Cgs+gl+go+gt+gm()Cgd[]+gl+go()gt{}
gl+-vin = vgs+-voutvt+-rtgmvgsgoCgsCgdds,bs,bg
There are two poles (call them 1 and 2), and one zero (call it 3):
 
! "1=gtCgs+gl+go+gt+gm()rl'Cgd[]              with  rl'#gl+go()$1"2=gl+go()Cgd+gl+go+gt+gm()Cgs"3=gmCgd
Upon examination of these three expressions we find that 1 &lt;&lt; 2, 
3, so 1 is clearly the dominant pole, and HI is effectively 1. 
Note: Cdb has been neglected to keepClif Fonstad, 12/3/09 Lecture 23 - Slide 11 things simpler; it is very small.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 23 - Circuits at High Frequencies - Outline
 
 Announcements 
Design Problem - Due tomorrow, Dec. 4, by 5 p.m. 
Postings on Stellar - Cascode ; A-741 
 Bounding mid-band - finding HI, LO 
Method of open circuit time constants: finding HI (How high can we fly?) 
Method of short circuit time constants: finding LO (How low can we go?) 
The lesson of the OCTC and SCTC methods: which capacitors matter 
 The Miller effect: why C and Cgd are so important 
The concept: the consequences of having a capacitor shunting a gain stage 
Examples:	 common-emitter/-source stages
 
common-base/gate stages; emitter-/source-followers
 
the A 741 - stabilizing a high gain circuit
 
 The Marvelous cascode : impact on HI 
Concept and HI: getting larger bandwidth from CE + CB 
The costs 
Clif Fonstad, 12/3/09	 Lecture 23 - Slide 1</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Multi-stage amplier analysis and design: The A741
 
Figuring the circuit out: 
Current mirror load The full schematic 
Simplied schematic Push-pull
output 
Darlington common-
emitter gain stage Emitter-follower/
common-base "cascode"
differential gain stage 
EF 
CB 
 Source unknown. All rights reserved. 
This content is excluded from our Creative Commons license.
 For more information, see 
http://ocw.mit.edu/fairuse. 

 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. For more information, see http://ocw.mit.edu/fairuse. 
Another interesting discussion of the A741: 
Clif Fonstad, 12/3/09 Lecture 23 - Slide 20 http://en. wikipedia .org/wiki/Operational_amplifier</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>CMOS analysis, continued: switching delays, power dissipation, speed/power trade-offs.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec15/</lecture_pdf_url>
      <lectureno>15</lectureno>
      <slides>
        <slide>
          <slideno>11</slideno>
          <text>CMOS : switching speed; minimum cycle time 
The load capacitance : CL 
 Assume to be linear 
 Is proportional to MOSFET gate area 
	 In channel: e= 2h so to have Kn = Kp we must have Wp/Lp = 2Wn/Ln 
Typically Ln = Lp = Lmin and Wn = Wmin, so we also have Wp = 2Wmin 
! CL"nWnLn+WpLp[]Cox*=nWminLmin+2WminLmin[]Cox*=3nWminLminCox*
Charging cycle : vIN: HI to LO; Qn off, Qp on; vOUT: LO to HI 
 Assume charged by constant iD,sat 
VDDvOUTvIN++CLQpQn
Clif Fonstad, 11/3/09	 Lecture 15 - Slide 12 
! iCharge="iDp#Kp2VDD"VTp[]2=Kn2VDD"VTn[]2qCharge=CLVDD$Charge=qChargeiCharge=2CLVDDKnVDD"VTn[]2           =6nWminLminCox*VDDWminLmineCox*VDD"VTn[]2=6nLmin2VDDeVDD"VTn[]2</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>CMOS : velocity saturation, cont. 
This simple model for the output characteristics of a very short 
channel MOSFET (plotted below) provides us an easy way to 
understand the impact of velocity saturation on MOSFET and 
CMOS inverter performance . 
iD 
vDS EcritL 
Note first that in the forward active region where vDS  EcritL, 
the curves in the output family are evenly spaced, indicating 
a constant gm: 
! gm"#iD#vGSQ=WssatCox*
Clif Fonstad, 11/3/09 Lecture 15 - Slide 21</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>CMOS : design for high speed
 
Maximum data rate
 Proportional to 1/ Min Cycle 
! "Min.Cycle="Charge+"Discharge=12nLmin2VDDeVDD#VTn[]2
Implies we should reduce Lmin and increase VDD. 
Note: As we reduce Lmin we must also reduce tox, but tox doesn't 
enter directly in fmax so it doesn't impact us here 
Power density at maximum data rate
 Assume that the area per inverter is proportional to WminLmin 
! PDdyn@fmax"Pdyn@fmaxWminLmin=e#oxVDDVDD$VTn[]2toxLmin2
Shows us that PD increases very quickly as we reduce Lmin 
unless we also reduce VDD (which will also reduce fmax). 
Note:  Now tox does appear in the expression, so the rate of increase 
with decreasing Lmin is even greater because tox must be reduced 
along with L. 
How do we make fmax larger without melting the silicon? 
Clif Fonstad, 11/3/09 By following CMOS scaling rules - the topic of Lecture 16. Lecture 15 - Slide 16</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>CMOS : velocity saturation, cont.
 
Model A 
Model B 
! sy(Ey)=eEyifEy"Ecrit=eEcrit#ssatifEy$Ecrit
Model A Model B 
! sy(Ey)=eEy1+EyEcritModels for velocity saturation *
 Two useful models are illustrated below. We'll use Model A today. 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 18
 * See pp 281ff and 307ff in course text.</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
LO-HI = HI-LO = 2VDDCL/Kn
Gate delay (GD) = LO-HI + HI-LO = 4VDDCL/Kn(VDD - VT)2 
If CL = n(WnLn + WpLp)Cox * = 3n WnLminCox * (Assumes e= 2h) 
then GD = 12 n Lmin (VDD - VT)2 (Motivation for reducing Lmin) Lecture 15 - Digital Circuits: CMOS - Summary
 
VDDvOUTvIN++
 CMOS 
Transfer characteristic: symmetric
 
VLO = 0, VHI = VDD, ION = 0
 
NML = NMH implies Kn = Kp, |VTp| = VTn VT
 
Ln = Lp = Lmin, Wp = (e/h)Wn
 
Gate delay expressions 
(VDD - VT)2 
2 VDD/ n
Power and speed-power product 
Pave = f CLVDD 2
 
Pdyn@ fmax  CLVDD 2/GD = KnVDD (VDD - VT)2/4 (Motivation for reducing VDD)
 
 Velocity Saturation 
Gate delay; Power and speed-power product: 
Scales as 1/Lmin, rather than (1/Lmin)2 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 24</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>MOSFETs : LEC w. velocity saturation
 
Small signal linear equivalent circuit: gm and Cgs change 
! gm"#iD#vGSQ=WssatCox*Cgs=WLCox*
+-vgsgmvgsgoCgsCgdds,bs,bg
One final model observation: Insight on gm 
We in general want gm as large as possible.  To see another way 
to think about this is to note that gm can be related to Ch-Transit : 
! gm=WLeCox*vGS"VT()=WLCox*L2evGS"VT()   WssatCox*=WLCox*Lssat# $ % % &amp; % % ' ( % % ) % % *Cgs+ChTransit
No velocity
saturation 
Full velocity
saturation 
Cgs is a measure of how much channel charge we are controlling, 
and 1/ Ch-tr is a measure of how fast it moves through the device. 
We'd like both to be large numbers. 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 23</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>CMOS : switching speed; minimum cycle time, cont.
 
Discharging cycle : vIN: LO to HI; Qn on, Qp off; vOUT: HI to LO 
 Assume discharged by constant iD,sat 
VDDvOUTvIN++CLQpQn
! iDischarge=iDn"Kn2VDD#VTn[]2qDischarge=CLVDD$Discharge=qDischargeiDischarge=2CLVDDKnVDD#VTn[]2           =6nWminLminCox*VDDWminLmineCox*VDD#VTn[]2=6nLmin2VDDeVDD#VTn[]2
Minimum cycle time : vIN: LO to HI to LO; vOUT: HI to LO to HI
 
! "Min.Cycle="Charge+"Discharge=12nLmin2VDDeVDD#VTn[]2
Clif Fonstad, 11/3/09 Lecture 15 - Slide 13</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>CMOS : velocity saturation, cont.
 
Charge/discharge cycle and gate delay:
The charge and discharge currents, charges, and times are now: 
! iDischarge=iCharge=WminssatCox*VDD"VTn()qDischarge=qCharge=CLVDD=3WminLminCox*VDD#Discharge=#Charge=qDischargeiDischarge=3WminLminCox*VDDWminssatCox*VDD"VTn()=3nLminVDDssatVDD"VTn()
CMOS minimum cycle time and power density at fmax: 
! "Min.Cycle#LminVDDssatVDD$VTn[]=n'"ChanTransit
! PDdyn@fmax"ssat#oxVDDVDD$VTn[]toxLmin
! "Min.Cycle="Charge+"Discharge=6nLminVDDssatVDD#VTn[]
! "ChanTransit=Lssat
Note:
 
Lessons: Still gain by reducing L, but not as quickly.
Scaling of both dimensions and voltage is still required.
Channel transit time, Lmin/ssat, still rules! 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 22</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>CMOS : velocity saturation, cont. 
If the channel length, L, is sufficiently small we can simplify the 
model even further because the carrier velocity will saturate at 
such a small vDS that for vDS  EcritL the inversion layer will be 
uniform and all the carriers will be drifting at their saturation 
velocity. In this situation (the saturation region) we will have: 
! iD(vGS,vDS,vBS)"#WqN(vGS,vBS)ssat=WssatCox*vGS#VT(vBS)[]
For smaller vDS, prior to the onset of velocity saturation, the linear 
region model we had earlier will hold. The entire characteristic, 
neglecting the vDS/2 factor in the linear region expression, is 
! iD(vGS,vDS,vBS)"0forvGS#VT()&lt;0&lt;vDSWssatCox*vGS#VT(vBS)[]for0&lt;vGS#VT(),$critL&lt;vDSWLeCox*vGS#VT(vBS)[]vDSfor0&lt;vGS#VT(),vDS&lt;$critL% &amp; ' ' ( ' ' 
Note that the current in saturation increases linearly with ( vGS - VT), 
rather than as its square like it did then the gate was longer. 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 20</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>CMOS : transfer characteristic calculation
 
VTnVDDVDDvINvOUTQnoffQn sat.Qn lin.vGSn= VTnvDSn = vGSn -VTn
Qn: 
VDDvOUTvIN++
Qn Qp 
QpoffQp sat.Qp lin.VDDVDD|VTp|vINvOUT
(VDD+VTp)vSGp = vSDp-|VTp|vSGp =|VTp|
Qp: 
VTnVDDVDD-VTpvINvOUT
(VDD+VTp)IIIIIIIVVvGSn =VTnvDSn = vGSn -VTnvSGp =|VTp|vSDp = vSGp-|VTp|
Transistor operating condition 
in each region: 
Region Qn Qp 
I cut-off linear 
II saturation linear 
III saturation saturation 
IV linear saturation 
V linear cut-off 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 5</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>CMOS : transfer characteristic calculation, cont. 
Region III: 
VDDvOUTvIN++
Qp 
! iDn=Kn
2vIN"VTn [ ]2    and    iDp==Kp
2VDD-vIN"VTp [ ]2
so    iDn=iDp#vIN=VDD"VTp+VTnKnKp
1+KnKp.      To achieve symmetry we make
Kn=Kp, and  VTp=VTn.    With this :   vIN=VDD
2 and  VDD
2"VTn$vOUT$VDD
2+VTp
Qn 
Regions II and IV:
Parabolic segments connecting
the three straight segments.
 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 7 
VTnVDDVDD|VTp|vINvOUT
(VDD-   |VTp|)IIIIIIIVVvGSn =VTnvDSn = vGSn -VTnvSGp =|VTp|vSDp = vSGp-|VTp|VDD/2VDD/2-VTnVDD/2+|VTp|</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>CMOS : transfer characteristic calculation, cont. 
Returning to the transfer characteristic, 
we see that the slope in Region III is 
not infinite, but is instead: 
Lecture 15 - Slide 11 
VDDVDD
VDD/2vINvOUTVDD/2Av
VTnVDDVDD-VTpVDD/2vINvOUT
(VDD-   |VTp|)VDD/2Av
! Av"#vOUT#vINQ=$gmn+gmp[]gon+gop[]Final comment : A quick and 
easy way to approximate the 
transfer characteristic of a 
CMOS gate is to simply draw 
the three straight line portions 
in Regions I, III, and V: 
Clif Fonstad, 11/3/09</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>CMOS : switching speed; minimum cycle time, cont.
 
Discharging and Charging times :
 
What do the expressions tell us?  We have 
! "MinCycle=12nLmin2VDDeVDD#VTn[]2
This can be written as:
 
! "MinCycle=12nVDDVDD#VTn()$LmineVDD#VTn()Lmin
The last term is the channel transit time:
 
! LmineVDD"VTn()Lmin=Lmine#Ch=Lmins e,Ch=$ChTransit
Thus the gate delay is a multiple of the channel transit time:
 
! "MinCycle=12nVDDVDD#VTn()"ChannelTransit=n'"ChannelTransit
Clif Fonstad, 11/3/09 Lecture 15 - Slide 14</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>CMOS : velocity saturation 
Sanity check 
CMOS gate lengths are now under 0.1 m (100 nm). The electric field 
in the channel can be very high: Ey  104 V/cm when vDS  0.1 V. 
Clearly the velocity of the electrons and holes in the channel will 
be saturated at even low values of vDS! 
What does this mean for the device and inverter characteristics? 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 17</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 15 - Digital Circuits: CMOS - Outline
 
 Announcements 
One supplemental reading on Stellar
 
Exam 2 - Thursday night, Nov. 5, 7:30-9:30
 
 Review - Inverter performance metrics 
Transfer characteristic: logic levels and noise margins
 
2)
 Power: Pave, static + Pave, dynamic (= IONVDD/2 + f CLVDD 
Switching speed: charge thru pull-up, discharge thru pull-down 
If can model load as linear C:  dvOUT/dt = iCH(vOUT)/CL; = iDCH(vOUT)/CL 
If can say iCH, iDCH constant:  HI-LO = CL(VHI-VLO)/ICH ; HI-LO = CL(VHI-VLO)/IDCH 
Fan-out, fan-in (often only 10 to 90% swings) 
Manufacturability 
 CMOS 
Transfer characteristic
 Gate delay expressions
Power and speed-power product
 
 Velocity Saturation
General comments
 
Impact on MOSFET and Inverter Characteristics
 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 1</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>CMOS : velocity saturation, cont. 
Drain current : iD(vGS,vDS,vBS)
 With Model A*, the low field iD model, s = E, holds for increasing vDS 
until the velocity of the electrons at some point in the channel 
reaches ssat (this will happen at the drain end).  When this happens 
the current saturates, and does not increase further for larger vDS. 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 19 
! sy(Ey)=eEy              if    Ey"Ecrit=eEcrit#ssat    if    Ey$Ecrit* Model A: iD 
vDS EcrL</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Transfer characteristic 
Node equation: iPD = iPU 
0 for vIN &lt; V
Pull-UpVDD++iPUvOUTvINiPDT,PD 
iPD = KPD(vIN-VT,PD)2/2 for vIN-VT,PD &lt; vOUT
 
KPD(vIN-VT,PD -vOUT/2) vOUT
 
forvIN-VT,PD &gt; vOUT
 
iPU: Depends on the device used 
Gives us: VHI and VLO
 
NML and NMH
 
Switching transients 
Pull-UpVDD
HI to LO++CLLO to HIOFFiPU
General approach: 
The load, CL, is a non -
linear charge store, but
 
for MOSFETs it is fairly
 
linear and it is useful to
 
think linear:
 
dvout/dt  iCL/CL 
Bigger current 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 2  faster vOUT change Charging cycle: Discharging cycle:
iCharge = iPU iDischarge = iPD  iPU 
VLOV1LV1HVHIVHIVLOVMVMVINVOUT
NMLNMH
Pull-UpVDD++CLHI to LOLO to HIONiPUiPDiDischarge</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>CMOS : transfer characteristic calculation, cont.
 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 6 Region I: 
Region II: 
VDDvOUTvIN++
Qn Qp 
VTnVDDVDD
vINvOUTIIIIIIIVVvGSn =VTnvDSn = vGSn -VTnvSGp =|VTp|vSDp = vSGp-|VTp||VTp|(VDD-|VTp|)
! iDn=0    and    iDp=KpVDD"vIN"VTp"VDD"vOUT()2# $ % &amp; ' ( VDD"vOUT()so    iDn=iDp)vOUT=VDD
! iDn=KnvIN"VTn"vOUT2# $ % &amp; ' ( vOUT    and    iDp=0so    iDn=iDp)vOUT=0</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>CMOS : transfer characteristic calculation, cont.
 
Complete characteristic so far: 
VDDvOUTvIN++ KpVTp KnVTn
VTnVDDVDD-VTpVDD/2VINVOUT
(VDD+    VTp)(VDD/2-VTp)(VDD/2-VTn)VDD/2
NOTE: We design CMOS inverters to have  Kn = Kp and VTn = -VTp 
to obtain the optimum symmetrical characteristic. 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 8</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>CMOS : power dissipation - total and per unit area 
Average power dissipation
 All dynamic 
! Pdyn,ave=EDissipatedpercyclef=CLVDD2=3nWminLminCox*VDD2f
Power at maximum data rate
 Maximum f will be 1/ Gate Delay Min. 
! Pdyn@fmax=3nWminLminCox*VDD2"Min.Cycle=3nWminLminCox*VDD2#eVDD$VTn[]212nLmin2VDD                =14WminLmineCox*VDDVDD$VTn[]2
Power density at maximum data rate
 Assume that the area per inverter is proportional to WminLmin 
! PDdyn@fmax=Pdyn@fmaxInverterArea"Pdyn@fmaxWminLmin=eCox*VDDVDD#VTn[]2Lmin2
Clif Fonstad, 11/3/09 Lecture 15 - Slide 15</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Pull-UpVDDvOUTvIN++CLVDDvOUTvIN++VDDvOUTvIN++VGG(&gt;&gt;VDD)VDDvOUTvIN++VDDvOUTvIN++VDDvOUTvIN++RLMOS
 
inverters:
 
5 pull-up Resistor
 
pull-up
 choices 
Generic 
inverter 
n-channel , e-mode pull-up n-channel , d-mode Active p-channel 
VDD on gate VGG on gate pull-up (NMOS ) pull-up  (CMOS)** 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 3 
* Known as PMOS when made with p-channel . ** Notice that CMOS has a larger (~3x) input capacitance.</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Clif Fonstad, 11/3/09 Lecture 15 - Slide 9 CMOS : transfer characteristic calculation, cont.
VTnVDDVDD-VTpVDD/2vINvOUT
(VDD-   |VTp|)
 Our calculation says that the 
transfer characteristic is 
vertical in Region III. 
We know it must have some 
slope, but what is it? 
To see, calculate the small 
signal gain about the bias 
point: VIN = VOUT = VDD/2 
Begin with the small signal model: 
gonsngmnvgsn+-vgsn = vin+-voutdngnsn+-vingopspgmpvgsp+-dpgpvgsp = vinsp
VDDVDD/2+vin++ Kp !p   VTpVDD/2+vout Kn !n   VTnQpQn</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Switching transients : summary of charge/discharge currents 
VDDvOUTvIN++VGG(&gt;&gt;VDD)VDDvOUTvIN++RL
Resistor and E-
mode pull-up 
(VGG on gate) 
E-mode pull-up
 
(VDD on gate)
 
D-mode pull-up
 
(called "NMOS" )
 
VDDvOUTvIN++
VDDvOUTvIN++
CMOS 
Clif Fonstad, 11/3/09 
VDDvOUTvIN++ Lecture 15 - Slide 4 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPUION = 0vOUTVDDIONiChargeiPU = iChargevOUTVDDIONiChargeiPU = iChargeiPU = iChargevOUTVDDIONiChargevOUTVDDIONiChargeiPU = iCharge
 Comparisons made with same pull-down MOSFET, VHI, and ION.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>CMOS : transfer characteristic calculation, cont.
 
Redrawing the circuit we get
 from which we see immediately 
! Av"#vOUT#vINQ=voutvin=$gmn+gmp[]gon+gop[]
gmpvingonsn,spgmnvin+-vgsn=vgsp+-voutdn,dpgopgn,gpsn,sp+-vin
In Lecture 13 we learned how to write the conductances in terms 
of the bias point as
! gmn=2KnIDn,     gmp=2KpIDp=gmn,     gon="nIDn,     gop="pIDp="pIDn
 which will enable us to express the gain in terms of the bias 
Clif Fonstad, 11/3/09 Lecture 15 - Slide 10 point, IDn (= |IDp|), and MOSFET parameters 
! Av"#vOUT#vINQ=$22KnIDn%n+%p[]IDn=$22Kn%n+%p[]IDn</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Linear equivalent circuits for MOSFETs and BJTs at low and high frequency; transconductance of subthreshold MOSFETs.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec13/</lecture_pdf_url>
      <lectureno>13</lectureno>
      <slides>
        <slide>
          <slideno>20</slideno>
          <text>LEC for BJTs (high f), cont:
 
C can be written in terms of gm and b: 
! C"(VBE)#$qBE$vBEQ%wB,eff22DeqICkT=gm&amp;b
! "b#wB,eff22De
Adding C and C to our BJT low frequency LEC we get the full
 
BJT LEC : 
! gm=qICkTg"=gm#Fgo=$IC     =ICVA()
! C=Aq"SiNDC2#b$VBC[]C%=gm&amp;b
+-g!C!v!beCgmv!goec+-vbeib+-vceic
Clif Fonstad, 10/27/09 Lecture 13 - Slide 21</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Signal notation :
 
A transistor circuit, whether digital or analog, is typically 
connected to several DC power supplies that establish the 
desired DC "bias" currents and voltages throughout it. It also 
typically has one or more time varying input signals that 
result in time varying currents and voltages (one of which is 
the desired output of the circuit) being added to the DC bias 
currents and voltages. 
Each voltage and current in such a circuit thus has a DC bias 
portion and a signal portion, which add to make the total. We 
use the following notation to identify these components and 
the total: 
Total: lower-case 
! iA(t)=IA+ia(t)vAB(t)=VAB+vab(t)Signal: lower-case letter and upper-Bias: upper-case letter and subscript. case subscript. letter and subscript. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 8</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>LEC for BJTs (high f): 
To extend the model to high frequency we 
linearize the charge stores associated 
with the junctions and add them. 
The base-collector junction is reverse 
biased so the charge associated with it, 
qBC, is the depletion region charge. The 
corresponding capacitance is labeled C. 
qBCBECiBIBS!FiBqBE
! qBC(vBC)"#A2q$Si%b,BC#vBC[]NDC
! C(VBC)"#qBC#vBCQ=Aq$SiNDC2%b&amp;VBC[]
The base-emitter junction is forward biased and its dominant 
charge store is the excess charge injected into the base; the 
base-emitter depletion charge store less important. 
! qBE(vBE)"Aqni2DeNABwB,effeqVBE/kT#1[]"wB,eff22DeiC(vBE)
The linear equivalent capacitance is labeled C.
 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 20</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Large Signal Model for MOSFET Operating Sub-threshold
 
-The large signal model for a MOSFET operating in the weak 
inversion or sub-threshold region looks the same model as that 
for a device operating in strong inversion ( vGS &gt; VT) EXCEPT 
there is a different equation relating iD to vGS, vDS, and vBS: 
We will limit our model to  and 
! vGS"VT,vDS&gt;3VtvBS=0.
! iD,s"t(vGS,vDS,0)#IS,s"t1"$vDS()evGS"VTo{}nVt1"e"vDS/Vt()
! iG,s"t(vGS,vDS,vBS)=0
 1 for vDS &gt; 3 Vt
GS,BDiD(vGS, vDS)iG (= 0)iD Early effect Clif Fonstad, 10/27/09 Lecture 13 - Slide 6</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>LEC for Sub-threshold MOSFETs , vBS = 0, cont.: 
Adding the linear capacitors corresponding to the charge 
stores we have: 
* See Lecture 9, Slides 7 
and 8, for qG and the 
derivation of Cgs. 
CgsCgdgs,bgos,bdgmvgs-+-vgs+-vdsigidCdb
! Cgs"#qG#vGSQ=WLCox$1+2Cox$2VGS%VFB()&amp;SiqNA
! gm=qIDnkTgo"#ID
! Cdb:   depletion capacitance
! Cgd=WCgd*, where Cgd* is the G-D fringing and overlap
Notice that as before, Cgd is zero in our ideal model. It a 
parasitic that cannot be avoided and must be included 
because it limits device and circuit performance. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 29</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont.
 
-The barrier at the n+-p junction is lowered near the oxide-Si 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 2 interface for any vGS &gt; VFB. 
-The barrier is lowered by (x) - p for 0 &lt; x &lt; xD. 
(This is the effective vBE on the lateral BJT between x and x + dx.) 
-The barrier lowering 
(effective forward bias) 
(1) is controlled by vGS, 
and (2) decreases 
quickly with x. D 
B S G 
n+ n+ p 
tn+ 
x y
0 L vBS = 0 xD 
y n+ 
p 0 L (x) 
(x)-p -p 
p -tox x xd m vGS 
-p (0) 
vBE,eff(x)
 = [(x) p] Plot vs x 
at xed y, 
0 &lt; y &lt; L. (x) 
Injection occurs over this range, 
but is largest near x = 0. -tox 
0 vDS &gt; 0 
Injection VFB &lt; vGS &lt; VT Plot vs y 
at xed x, 
0 &lt; x &lt; xD. (0,y) 
n++ vDS</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Creating an LEC, cont. :
 
So far we have: 
Next we define: 
! "iX"vXZQ#gi"iX"vYZQ#gr
! iX(vXZ,vYZ)" IX(VXZ,VYZ)#$iX$vXZQvxz+$iX$vYZQvyz
! iX"IX[]#ix
Replacing the partial derivatives with the conductances we have 
defined, gives us our working form of the linear equation relating
the incremental variables: 
! ix"givxz+grvyz
Doing the same for iY, we arrive at 
! iy"gfvxz+govyz     where      gf#$iY$vXZQgo#$iY$vYZQ
where 
A circuit matching these relationships is seen below: 
ix iyx y+ 
vxz vyz 
-z z gfvxz go gi gr vyz 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 13</text>
        </slide>
        <slide>
          <slideno>30</slideno>
          <text>The importance of the bias current: 
A very important observation is that all of the elements in 
the three LECs we compared depend on the bias level of 
the output current, IC, in the case of a BJT, or ID, in the 
case of a MOSFET : 
! BJTST MOSSI MOSgi:   qIC"FkT00gm:   qICkTqIDnkT2KID#go:   $IC$ID$ID
Bias dependences: 
ST = sub-threshold 
SI = strong inversion 
The bias circuitry is a key part of any linear amplifier. The 
designer must establish a stable bias point for all the 
transistors in the amplifier to insure that the gain remains
constant and stable. 
We will study amplifier design and practice beginning with 
Lecture 17. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 31</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>LEC for BJTs (low f), cont.:
 
Turning next to iB, we note it only depends on vBE so we have: 
! ib(vbe)="iB"vBEQvbe=g#vbe
The input conductance, g
! g"#$iB$vBEQ, is defined as: 
(Notice that we do not 
define g as qIB/kT) 
To evaluate g we do not use our expression for iB, but instead
 
use iB = iC/o: 
Representing this as a circuit we have: 
! g"#$iB$vBEQ=1%o$iC$vBEQ=gm%o=qICkT%o
+-g!v!begmv!goecib+-vbe+-vceic
Clif Fonstad, 10/27/09 (Notice that vbe is also called v) Lecture 13 - Slide 19</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>! gm=qkT"oIBSeqVBEkT1+#VCE[]$qICkTgo="oIBSeqVBEkT+1[]#$#IC     or  $ICVA% &amp; ' ( ) * Linear equivalent circuit for BJTs in FAR (low f):
 
In the forward active region, our static model says: 
! iB(vBE,vCE)=IBSeqvBEkT"1[]iC(vBE,vCE)=#o1+$vCE[]iB(vBE,vCE)=#oIBSeqvBEkT"1[]1+$vCE[]
We begin by l inearizing i
! ic(vbe,vce)="iC"vBEQvbe+"iC"vCEQvce=gmvbe+govceC about Q: 
We introduced the transconductance , gm, and the output 
conductance, go, defined as: 
! gm"#iC#vBEQgo"#iC#vCEQ
Evaluating these partial derivatives using our expression for iC,
we find: 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 18</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont.
 
-To calculate iD, we first find the current in each dx thick slab: 
D S G 
-tox 
0 
x y
0 L vDS &gt; 0 
xD VFB &lt; vGS &lt; VT 
n+ n+ p x 
x+dx 
! n'x,0()=nieq"(x,vGS)/kT#1()$nieq"(x,vGS)/kT
! n'x,L()"n'x,0()e#qvDS/kT
vBS = 0 
! diD(x)=qDen'(x,0)"n'(x,L)LWdx#WLDeqni1"e"qvDS/kT)()eq$(x,vGS)/kTdx
Clif Fonstad, 10/27/09 Lecture 13 - Slide 3</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>LEC for Sub-threshold MOSFETs , vBS = 0: 
Our large signal model for MOSFETs operated in the sub -
threshold FAR ( vDS &gt;&gt; kT/q) and vBS = 0, is: 
GS,BDiD(vGS, vDS)iG (= 0)iD 
! iD,s"t(vGS,vDS)#IS,s"t1"$vDS()evGS"VTo{}nVt
! iG,s"t(vGS,vDS,vBS)=0
Like a MOSFET in saturation with vbs = 0, the LEC has only 
! gm"#iD#vGSQ=qnkTIS,s$t1$%VDS()eqVGS$Vto()nkT=qIDnkTgo"#iD#vDSQ=%IS,s$teqVGS$Vto()nkT&amp;%ID     or  &amp;IDVA' ( ) * + , 
two elements, gm and go, but now gm is quite different: 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 27</text>
        </slide>
        <slide>
          <slideno>32</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>! gm"#iD#vGSQ=K$VGS%VT(VBS)[]1+&amp;VDS[]'2KID$go"#iD#vDSQ=K2$VGS%VT(VBS)[]2&amp;'&amp;IDgmb"#iD#vBSQ=%K$VGS%VT(VBS)[]1+&amp;VDS[]#VT#vBSQ=(gm
          
      LEC for MOSFETs in saturation (low f), cont.: 
A circuit containing all these elements, i.e. the actual LEC, is: 
Evaluating the conductances in saturation we find: 
gsgmbvbsgosdgmvgsb-+vbs+-vgs+-vdsigidib
Clif Fonstad, 10/27/09 Lecture 13 - Slide 23</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>LEC for Sub-threshold MOSFETs , vBS = 0, cont.:
 
! gm=qIDnkTgo"#ID
The LEC for MOSFETs in sub-threshold FAR ( vDS &gt;&gt; kT/q) 
and vBS = 0, is: 
gs,bgos,bdgmvgs-+-vgs+-vdsigid
The charge store qDB is the same 
as qDB in a MOSFETs operated 
in strong inversion, but gG is 
not. gG is the gate capacitance 
in depletion ( VFB &lt; vGB &lt; VT), so it 
is smaller in sub-threshold. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 28 
GS,BDqDBiDqG</text>
        </slide>
        <slide>
          <slideno>29</slideno>
          <text>Comparing the low frequency LECs : 
All of our circuit design will be done for operation at "low" 
frequencies, that is where the charge store capacitances 
play a negligible role. Thus it is interesting to compare 
our three transistor LECs when this is true. They all have 
the same topology, but differ importantly in gi and gm: 
! BJTST MOSSI MOSgi:   qIC"FkT00gm:   qICkTqIDnkT2KID#go:   $IC$ID$ID
Bias dependences: 
ST = sub-threshold 
giincommongmvingocommonoutiin+-vin+-voutiout
SI = strong inversion 
* We will say more about the significance of these
Clif Fonstad, 10/27/09 differences when we study amplifier design. Lecture 13 - Slide 30</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont.
 
-Integrating this from x = 0 to x = xD using the approximate value 
for the integral derived in Lecture 9, and approximating the 
relationship between (0) and vGS as linear, i.e. (0)  vGS/n, 
we arrived at: 
! iD,s"t(vGS,vDS,0)#WLeCox*kTq$ % &amp; ' ( ) 2n"1[]eqvGS"VT{}nkT1"e"qvDS/kT()
! n"1+1Cox*#SiqNA2$2%p[]&amp; ' ( ) ( * + ( , ( =-
where 
Variations on this form :
 
It is common to see iD,s-t written using the factors K and  we defined
 
earlier, and with kT/q replaced by Vt, the thermal voltage, and [n-1]
 
replaced in the pre-factor. Written this way, we have:
 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 4 
! iD,s"t(vGS,vDS,0)#KVt2$2"2%p[]evGS"VT{}nVt1"e"vDS/Vt()
! "#2$SiqNACox*,K#WLeCox*,n(vBS)%1+"2&amp;2'p&amp;vBS[]( ) * + * , - * . * with</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Creating an LEC, cont. : 
Adding these to the model yields: 
Two important points:
 
#1 -All of the elements in this LEC depend on the bias point, Q:
 Cxz Cxy 
gfvxz go 
z y 
-givxz x 
z + 
gr vyz Cyz vyz 
ix iy 
! gi="iX"vXZQ,gr="iX"vYZQ,gf="iY"vXZQ,go="iY"vYZQ,Cxz="qX"vXZQ,Cxy="qX"vXYQ,Cyz="qY"vYZQ
#2 -The device-specific nature of an LEC is manifested in the 
dependences of the element values on the bias currents 
and voltages, rather than in the topology of the LEC. Thus, 
different devices may have LECs that look the same. (For 
example, the BJ and FET LECs may look similar, but some of the 
elements depend much differently on the bias point values.) 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 15</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>LEC for p-n diodes (high f):
 
At high frequencies we must include the charge
 
store, qAB, and linearize its two components*:
 
gdCdba
BAIBSqAB
! qDP(vAB)="AqNApxpvAB()#"A2q$SiNAp%b"vAB()Cdp(VAB)&amp;'qDP'vABQ=Aq$SiNAp2%b"VAB()
! qQNR,p"side(vAB)=iDwp"xp[]22De
! qAB=qDP+qQNR,p"side
! Cdf(VAB)"#qQNR,p$side#vABQ=qIDkTwp$xp[]22De=gd%d    with   %d"wp$xp[]22De
Depletion layer charge store , qDP, and its 
linear equivalent capacitance, Cdp: 
Diffusion charge store , qQNR ,p-side , and its linear 
equivalent capacitance, Cdf: 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 17 
* This discusion assumes an n+-p diode)</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Linear equivalent circuits :
 
After biasing each non-linear devices at the proper point the 
signal currents and voltages throughout the circuit will be 
linearly related for small enough input signals. To calculate 
how they are related, we make use of the linear equivalent 
circuit (LEC) of our circuit. 
The LEC of any circuit is a combination of linear circuit 
elements (resistors, capacitors, inductors, and dependent 
sources) that correctly models and predicts the first-order 
changes in the currents and voltages throughout the circuit 
when the input signals change. 
A circuit model that represents the proper first order linear 
relationships between the signal currents and voltages in a 
non-linear device is call an LEC for that device. 
Our next objective is to develop LECs for each of the non -
linear devices we have studied: diodes, BJTs biased in 
their forward active region (FAR), and MOSFETs biased in 
their sub-threshold and strong inversion FARs . 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 10</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Linear equivalent circuit (LEC) for p-n diodes (low f):
 
We begin with the static model for the terminal 
characteristics: 
Linearizing iD about VAB, which we will 
denote by Q (for quiescent bias point): 
! iD(vAB)=ISeqvABkT"1[]
! iD(vAB)"iD(VAB)+#iD#vABQvAB$VAB[]
BAIBSiD+vABIS 
We define the equivalent incremental conductance of the 
diode, g,d
! gd"#iD#vABQ=qkTISeqVAB/kT$qIDkT
and we use our notation to write: 
gdbavabid+
! gd"qIDkT
! ID=iD(VAB),      id=iD"ID[],      vab=vAB"VAB[]
ending up with
 
The corresponding LEC is shown at right:
 
! id=gdvab
Clif Fonstad, 10/27/09 Lecture 13 - Slide 16</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>GSDqDBiDBqSBqGstraightforward compared to qG., as we will see below. qSB 
and qDB contribute two capacitors, Csb and Cdb, to our LEC. LEC for MOSFETs in saturation (high f): 
For the high frequency model we
 
linearize and add the charge
 
stores associated with each pair
 
of terminals.
 
Two, qSB and qDB, are depletion
 
region charge stores associated
 
with the n+ regions of the source
and drain. They are relatively
The gate charge , qG, depends in general on vGS, vDS, and vGB 
(= vGS-vBS), but in saturation, qG only depends on vGS and 
vGB (i.e. vGS and vBS) in our model, adding Cgs and Cgb. 
When vGS  VT the drain is ideally decoupled from the gate , 
but in any real device there is fringing capacitance between 
the gate electrode and the drain diffusion that we must 
include as Cgd, a parasitic element. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 24</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>DC Bias Values : 
To construct linear amplifiers and other linear signal process -
ing circuits from non-linear electronic devices we must use 
regions in the non-linear characteristics that are locally linear 
over useful current and voltage ranges, and operate there. 
To accomplish this we must design the circuit so that the DC 
voltages and currents throughout it "bias" all the devices in 
the circuit into their desired regions, e.g. yield the proper 
bias currents and voltages: 
! IA,IB,IC,ID,etc.               VAG,VBG,VCG,VDG,etc.
and 
This design is done with the signal inputs set to zero and using 
the large signal static device models we have developed for 
the non-linear devices we studied: diodes, BJTs , MOSFETs . 
Working with these models to get the bias values, though not 
onerous, can be tedious. It is not something we want to have 
to do to find voltages and currents when the signal inputs are 
applied. Instead we use linear equivalent circuits . 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 9</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Sub-threshold Output Characteristic 
-We plot a family of iD vs vDS curves with ( vGS - VT) as the family 
variable, after first defining the sub-threshold diode saturation 
current, IS,s-t: 
! IS,s"t#KVt2$2"2%p[]=KVt2n"1[]
log iD,s-t 
vDS 10-1 IS,s-t 
10-2 IS,s-t 
10-3 IS,s-t 
10-4 IS,s-t (vGS-VT) = -0.06 xn Volts 
(vGS-VT) = -0.12 xn Volts 
(vGS-VT) = -0.18 xn Volts 
(vGS-VT) = -0.24 xn Volts 
! iD,s"t(vGS,vDS,0)#IS,s"tevGS"VT{}nVt1"e"vDS/Vt()
Clif Fonstad, 10/27/09 Lecture 13 - Slide 5</text>
        </slide>
        <slide>
          <slideno>31</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 13 - Linear Equivalent Circuits - Summary
 
 Reminder 
Exam Two - In ~1 wk., Thursday, Nov. 5, 7:30-9:30 p.m. 
Sub-Threshold Refs - Lecture 12 slides; Sub-threshold write-up 
 Notation 
Total = Bias + Signal 
! iA(t)=IA+ia(t)vAB(t)=VAB+vab(t)
Large signal model -Design and analysis of bias conditions
 
Linear equivalent circuits - Signal portion design/analysis
 
 Small signal models; linear equivalent circuits 
Everything depends on the bias point -The value of each 
element in an LEC depends on the bias point (often the bias 
current). 
Concentrate for now on low frequency LECs -Full spectrum 
LECs with capacitors will only be used to find the upper bound 
on the low frequency range of operation.  We won't see them 
again until Lecture 23. 
Clif Fonstad, 10/27/09 Lecture 13 - Slide 32</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>LEC for MOSFETs in saturation (high f), cont.:
 
We find the following results: Adding all these capacitors to our LEC yields: 
! Cgs"#qG#vGSQ=23WLCox*
! Csb,Cgb,Cdb:   depletion capacitances
! Cgd=WCgd*, where Cgd* is the G-D fringing and overlap
! capacitance per unit gate length (parasitic)
! gm"2KID#           go"$ID           gmb=%gm, where    %=&amp;22'p(VBS
+-CgsvgsgsCgdgmbvbsgosdgmvgsb-+vbsCsbCdbCgb+-vdsigidib
Clif Fonstad, 10/27/09 Lecture 13 - Slide 25</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Creating an LEC, cont. :
 
We begin with our static model expressions for the terminal 
characteristics, and write a Taylor's series expansion of
them about a bias point, Q, defined as a specific set of vXZ 
and vYZ that we write, using our notation, as VXZ and VYZ 
For example, for the current into terminal X we have: 
! iX(vXZ,vYZ)= iX(VXZ,VYZ)+"iX"vXZQ(vXZ#VXZ)+"iX"vYZQ(vYZ#VYZ)+12"2iX"vXZ2Q(vXZ#VXZ)2  +12"2iX"vYZ2Q(vYZ#VYZ)2 +12"2iX"vXZ"vYZQ(vXZ#VXZ)(vYZ#VYZ) + even higher order terms
For sufficiently small* ( vXZ-VXZ) and ( vYZ-VYZ), the second
and higher order terms are negligible, and we have: 
! iX(vXZ,vYZ)" iX(VXZ,VYZ)+#iX#vXZQ(vXZ$VXZ)+#iX#vYZQ(vYZ$VYZ)
! vXZ"VXZ[]#vxzvYZ"VYZ[]#vyz
! iX(VXZ,VYZ)=IX(VXZ,VYZ)
Clif Fonstad, 10/27/09 Lecture 13 - Slide 12 
* What is "sufficiently small" is determined by the magnitude of the higher order derivatives.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Large signal models with charge stores:
 
p-n diode: 
BJT: npn 
(in F.A.R.) 
MOSFET: 
n-channel 
Clif Fonstad, 10/27/09 
GSDqDBiDBqSBqG
qBCBECiBIBS!FiBqBE
BAIBSqABqAB: Excess carriers on p-side plus 
excess carriers on n-side plus 
junction depletion charge. 
qBE: Excess carriers in base plus 
E-B junction depletion charge 
qBC: C-B junction depletion charge 
qG: Gate charge; a function of vGS, 
vDS, and vBS. 
qDB: D-B junction depletion charge 
qSB: S-B junction depletion charge 
Lecture 13 - Slide 7</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Creating a linear equivalent circuit, LEC :
 
YXZqX(vXZ, vXY)qY(vYZ, vYX)iX(vXZ, vYZ)iY(vXZ, vYZ)
Consider a device with three terminals, X, Y, and Z: 
Suppose, as is our situation with the large signal device models 
we have developed in 6.012, that we have expressions for the 
currents into terminals X and Y in terms of the voltages vXZ 
and vYZ: 
! iX(vXZ,vYZ)   and   iY(vXZ,vYZ)
and that we similarly have expressions for the charge stores 
associated with terminals X and Y: 
! qX(vXZ,vYZ)   and   qY(vXZ,vYZ)
Clif Fonstad, 10/27/09 Lecture 13 - Slide 11</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>LEC for MOSFETs in saturation when vbs = 0: 
A very common situation in many circuits is that there is 
no signal applied between on the base, i.e. vbs = 0 (even 
though it may be biased relative to the source, VBS  0). 
In this case the MOSFET LEC simplifies significantly: 
The elements that remain retain their original dependences: 
! Cdb:   depletion capacitance
! Cgs"#qG#vGSQ=23WLCox*
! Cgd=WCgd*, where Cgd* is the G-D fringing and overlap
! capacitance per unit gate length (parasitic)
! gm"2KID#           go"$ID
CgsCgdgs,bgos,bdgmvgs-+-vgs+-vdsigidCdb
Clif Fonstad, 10/27/09 Lecture 13 - Slide 26</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 13 - Linear Equivalent Circuits - Outline 
 Announcements 
Exam Two -	 Coming next week, Nov. 5, 7:30-9:30 p.m. 
 Review - Sub-threshold operation of MOSFETs 
 Review - Large signal models, w. charge stores 
p-n diode, BJT, MOSFET (sub-threshold and strong inversion) 
 Small signal models; linear equivalent circuits
General two, three, and four terminal devices 
pn diodes:	 Linearizing the exponential diode
 
Adding linearized charge stores
 
BJTs :	 Linearizing the F.A.R. -model
 
Adding linearized charge stores
 
MOSFETs :	 Linearized strong inversion model
 
Linearized sub-threshold model
 
Adding linearized charge stores
 
Clif Fonstad, 10/27/09	 Lecture 13 - Slide 1</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Creating an LEC, cont. :
 
This linear equivalent circuit is only good at low frequencies : 
ix iyx y+
gfvxz grvyz vxz gi
 go vyz 
-z z 
To handle high frequency signals , we linearize the charge 
stores' dependencies on voltage also. 
Their LECs are linear capacitors: 
! "qX"vXZQ#Cxz"qY"vYZQ#Cyz"qX"vXYQ#Cxy="qY"vYXQ$ % &amp; &amp; ' ( ) ) 
YXZqX(vXZ, vXY)qY(vYZ, vYX)iX(vXZ, vYZ)iY(vXZ, vYZ)
Clif Fonstad, 10/27/09 Lecture 13 - Slide 14</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>LEC for MOSFETs in saturation (low f):
 
In saturation, our static model is: (Recall that   1) 
! iG(vGS,vDS,vBS)=0iB(vGS,vDS,vBS)"0iD(vGS,vDS,vBS)=K2#vGS$VTvBS()[]21+%vDS$VDS,sat()[]         with    K&amp;WLeCox*   and   VT=VTo+'2(p$Si$vBS$2(p$Si()
Note that because iG and iB are zero they are already linear,
 
and we can focus on iD. Linearizing iD about Q we have:
 
! id(vgs,vds,vbs)="iD"vGSQvgs+"iD"vDSQvds+"iD"vBSQvbs=gmvgs+govds+gmbvbs
We have introduced the transconductance , gm, output 
conductance, go, and substrate transconductance , gmb: 
! gm"#iD#vGSQgo"#iD#vDSQgmb"#iD#vBSQ
Clif Fonstad, 10/27/09 Lecture 13 - Slide 22</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Multi-stage amplifiers III: examples, stage selection, speciality stages, looking at a commercial op-amp schematic. Begin frequency response.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec22/</lecture_pdf_url>
      <lectureno>22</lectureno>
      <slides>
        <slide>
          <slideno>1</slideno>
          <text>DC off-set at the output of an Operational Amplifier:
 
DC off-set : 
The node between Q12 and Q13 is a high impedance node whose 
quiescent voltage can only be determined by invoking symmetry.* 
Q16
Q19Q18Q20Q21vOUT+-B+ 1.5 V
- 1.5 VAQ17Q15Q11Q12Q13Q14Q13'
The voltage on these 
two nodes is equal if 
there is no input, i.e. 
vIN1 = vIN2 = 0, and if 
the circuit is truly 
symmetrical/matched. 
This is the high 
impedance node . 
Real-world asymmetries 
mean the voltage on this 
node is unpredictable. 0 V  0.6 V + 
-  0.6 V + 
- 0 V 
+ 
+ -
- 0.5 V  0.6 V  - 0.4 V 
 - 0.4 V The voltage symmetry 
says will be at this node. 
The voltage we need at this 
node to make VOUT = 0. 
 0.6 V + 
- 0.6 V + 
-
In any practical Op Amp, a very small differential input, vIN1-vIN2,
 
is require to make the voltage on this node (and VOUT) zero.
 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 2</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Specialty Pairings: The Cascode , cont. 
Cascode current mirrors: alternative connections 
Large differential output resistance 
Enhanced swing cascode 
Q5Q6vOUT+-vIN2+-vIN1+-- 1.5 VRLQ7VREF1+-Q4Q2Q3Q1VREF2+ 1.5 VClassic 
cascode 
Q4Q2Q3Q1+ 1.5 V
Q4Q2Q3Q1+ 1.5 V
Wilson 
cascode 
The output resistances and load characteristics are identical, 
but the Wilson load is balanced better in bipolar applications, 
and the enhanced swing cascode has the largest output 
voltage swing of any of them. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 14</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Estimating HI -Open Circuit Time Constants Method 
Open circuit time constants (OCTC) recipe: 
1.	 Pick one Cgd, Cgs, C,C, etc. (call it C1) and assume all others 
are open circuits. 
2.	 Find the resistance in parallel with C1 and call it R1. 
3.	 Calculate 1/R1C1 and call it 1. 
4.	 Repeat this for each of the N different Cgd's, Cgs's, C's, C's, 
etc., in the circuit finding 1, 2, 3, , N. 
5.	 Define HI* as the inverse of the sum of the inverses of the N  
i's:
 
HI* = [(i)-1]-1 = [RiCi]-1
 
6.	 The true HI is similar to, but greater than, HI*. 
Observations: 
The OCTC method gives a conservative, low estimate for HI. 
The sum of inverses favors the smallest i, and thus the 
capacitor with the largest RC product dominates HI*. 
Clif Fonstad, 12/1/09	 Lecture 22 - Slide 25</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole Output Pairs
 
A source follower output: 
-Using a single source follower as the output stage must be biased 
with a relatively large drain current to achieve a large output voltage 
swing, which in turn dissipates a lot of quiescent power. 
Q28+ 1.5 V
- 1.5 VIBIASvIN+-vOUT+-vIN  goes positivevOUT goes positiveLoad current is supplied through Q28 as it turns on more stronglyRL
Q+ 1.5 V
- 1.5 VIBIASvIN+-vOUT+-vIN  goes negativeNegative vOUT swing limited to -IBIASRL As Q turns off IBIAS flows through load.RLTurns off The
Problem 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 4</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>6.012  - Microelectronic Devices and Circuits 
Lecture 22 - Diff-Amp Analysis II - Summary
 
 Design Problem Issues 
Q13, Q13'; voltage gains 
 Specialty stages - useful pairings 
Source coupled pairs: MOS 
Push-pull output: Two followers in vertical chain
 
Very low output resistance
 
Shared duties for positive and negative output swings
 
Cascode :	 Common-source/emitter performance 
Greatly enhanced output resistance 
Find greatly enhanced high frequency performance also 
Darlington: Increased input resistance ona bipolar stage
 
A 741: A workhorse IC showing all of these pairs
 
 Bounding mid-band 
Open Circuit Time Constant Method: An estimate of HI
 
Short Circuit Time Constant Method: An estimate of LO
 
Clif Fonstad, 12/1/09	 Lecture 22 - Slide 28</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Multi-stage amplier analysis and design: The A741 
The chip:  a bipolar IC 
Capacitor 
Resistors 
Transistors 
Bonding pads 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 21 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. 
For more information, see http://ocw.mit.edu/fairuse.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Specialty pairings: Push-pull or 
Totem Pole in D.P., cont. 
Reviewing the voltage gain 
of an emitter follower: 
r!"ibrorl+-viniin = ib+-vout = AvvinroBias
! vout="+1()ibrl||ro||rBias()vin=ibr#+"+1()ibrl||ro||rBias()Av=voutvin="+1()rl||ro||rBias()r#+"+1()rl||ro||rBias()               $"+1()rlr#+"+1()rl
IBIASQ25- 1.5 V+ 1.5 Vrtrl+-+-vtvout
Note: 
-The voltage gains of the third-stage emitter followers (Q25 and Q26) will likely
be very close to one, but that of the stage-four followers might be noticeably
less than one. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 10</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Specialty Pairings: The Cascode , cont.
 
vt+-Gm,CCvin+-vin+-voutiinioutGo,CCGi,CCrtgel Cascode
Two-Port Analysis 
! Gi,cs=0,Gm,cs="gm,Qcs,Go,cs=go,Qcs
! Gi,cg=gm,Qcg,Ai,cg=1,Go,cg"go,Qcsgo,Qcggm,Qcg
Ai,cgiin+voutioutGo,cgGi,cgGm,csvin+-viniinGo,csGi,csvt+-gelrt- Common Source Common Gate
! Gi,CC=0,Gm,CC"#gm,Qcs,Go,CC"go,Qcsgo,Qcggm,Qcg
Cascode two-port: 
Same Gi and G of CS stage, with m 
the very much larger G of CG. o Clif Fonstad, 12/1/09 Lecture 22 - Slide 12</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Specialty Pairings: The Push-pull or Totem Pole Output 
A stacked pair of complementary emitter- or source-followers 
Large input resistance Voltage gain near one
 
Small output resistance Low quiescent power
 
npn or n-MOS 
follower 
pnp or p-MOS 
follower 
QnQp V+
V-vout+-RLvin+VBEn+-+-vin-VEBp
QnQpV- V+vout+-RLvin+VGSn+-+-vin-VSGp
Clif Fonstad, 12/1/09 Lecture 22 - Slide 5</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Specialty pairings: Cascodes in a DP-like amplifier
 
Comments/Observations: 
+-vOUTQ4Q6+-Q1+ 1.5 V
- 1.5 VQ3Q5Q2
Q8Q7+-vIN2vIN1VREF2VREF1
This stage is essentially a
normal source-coupled
pair with a current mirror
load, but there are 
differences.. 
The first difference is that 
two driver transistors are 
cascode pairs. 
The second difference is
 
that the current mirror
 
load is also cascoded .
 
The third difference is that 
the stage is not biased
with a current source, but 
is instead biased by the
first gain stage. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 15</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Specialty pairings: The Cascode , cont. 
The Folded Cascode : 
Q4Q8Q5Q1+ 1.5 V
- 1.5 VBQ9Q3Q7BQ10Q2Q6Aanother variation 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 17</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>gl+-vin = vgs+-voutvt+-rtgmvgsgods,bs,bgBounding mid-band: frequency range of constant gain and phase 
Common 
Biasing capacitors: typically in mF range 
(CO, CS, etc.) effectively shorts above LO 
Device capacitors: typically in pF range 
(Cgs, Cgd, etc.) effectively open until HI Source 
IBIASV-V+vin+-CECOvout+-
+-vgs+-voutvt+-rtgmvgsgoCgsCgdds,bggob-vin+CSCOgslgel
LEC for common source stage with all the capacitors 
Mid-band frequencies fall between: LO &lt;  &lt; HI
 
Common emitter LEC for in mid-band range Note: gl = gsl + gel 
What are LO and HI? 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 24</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>Estimating LO -Short Circuit Time Constants Method 
Short circuit time constants (SCTC) recipe: 
1.	 Pick one CO, CI, CE, etc. (call it C1) and assume all others 
are short circuits. 
2.	 Find the resistance in parallel with C1 and call it R1. 
3.	 Calculate 1/R1C1 and call it 1. 
4.	 Repeat this for each of the M different CI's, CO's, CE's, CS's, 
etc., in the circuit finding 1, 2, 3, , M. 
5.	 Define LO* as the sum of the M j's:
 
LO* = [(j)] = [(RjCj)-1]
 
6.	 The true LO is similar to, but less than, LO*. 
Observations: 
The SCTC method gives a conservative, high estimate for LO. 
The sum of inverses favors the largest j, and thus the 
capacitor with the smallest RC product dominates LO*. 
Clif Fonstad, 12/1/09	 Lecture 22 - Slide 26</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Specialty pairings: The Darlington Connnection 
A bipolar pair stage used to get a large input resistance 
IBIASvout+-vin+-Q2Q1ginV-V+ LOADgload
! Input resistance      rin=2"r#2=2"2gm2Output resistance      rout=11.5go2+gload+gin()Voltage gain      Av$voutvin=%gm1721.5go2+gload+gin()
Clif Fonstad, 12/1/09 Lecture 22 - Slide 18</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Multi-stage amplier analysis and design: The A741
 
Figuring the circuit out: Emitter-follower/ 
Current mirror load 
Simplied schematic Push-pull 
output common-base "cascode" 
differential gain stage 
EF 
CB 
The full schematic
 
Darlington common-
emitter gain stage
 
Another interesting discussion of the A741: 
Clif Fonstad, 12/1/09 http://en. wikipedia .org/wiki/Operational_amplifier Lecture 22 - Slide 20 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. 
For more information, see http://ocw.mit.edu/fairuse.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Specialty Pairings: The Cascode 
Common-source sta ge followed by a common gate sta ge 
Large output resistance 
Good high frequency 
performance 
Common Gate 
Common Source 
V+
vout+-COExternalLoadIBIASV-vin+-CEVGG
Clif Fonstad, 12/1/09 Lecture 22 - Slide 11</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont.
 
Inparallel 
 The input resistance, rout, is highest about zero output, and there current when the input goes negative to pull the output down. 
Q18Q21+ 1.5 V
- 1.5 VvOUT+-50!IBIAS3vIN+-vIN decreaesvOUT  decreasesLoad current drawn out through Q21vBE21 increasesvEB21+-
Q20+ 1.5 V
- 1.5 VQ17vOUT+-50!IBIAS2vIN+-vIN increasesvOUT  increasesLoad current supplied through Q20vBE20+-vBE20 increases
rout  rout1|| rout2 
rin  rin1|| rin2 Operation: The npn follower supplies current when the input goes
positive to push the output up, while the pnp follower sinks 
it is the output resistance of the two follower stages in parallel . 
 rin is lowest at this point, too, and is a parallel combination, also. 
Clif Fonstad, 12/1/09 (discussed in Lecture 21) Lecture 22 - Slide 7</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012  - Microelectronic Devices and Circuits
 
Lecture 22 - Diff-Amp Anal. III: Cascode , A-741 - Outline
 
 Announcements 
DP:	 Discussion of Q13, Q13' impact.
 
Gain expressions.
 
 Review - Output Stages 
DC Offset of an OpAmp
 
Push-pull/totem pole output stages
 
 Specialty Stages, cont. - more useful transistor pairings 
The Marvelous Cascode
 
Darlington Connection
 
 A Commercial Op-Amp Example - the A-741 
The schematic and chip layout
 
Understanding the circuit
 
 Bounding mid-band - starting high frequency issues 
Review of Mid-band concept
 
The Method of Open-Circuit Time Constants
 
Clif Fonstad, 12/1/09	 Lecture 22 - Slide 1</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Mid-band, cont: The mid-band range of frequencies
 
In this range of frequencies the gain is a constant, and the
phase shift between the input and output is also constant
(either 0  or 180 ). 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
All of the parasitic and intrinsic device capacitances
are effectively open circuits 
All of the biasing and coupling capacitors are 
effectively short circuits 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 23</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Specialty pairings: Cascodes in a DP-like amplifier, cont. 
= 
+-vOUTQ4Q6+-Q1+ 1.5 V
- 1.5 VQ3Q5Q2
Q8Q7+-vIN2vIN1VREF2VREF1
+-QCC1+ 1.5 V
- 1.5 V+-+-QCC2QCC4QCC3vIN1vIN2vOUT
QCC1 = Q1/Q3 
QCC2 = Q2/Q4 
QCC3 = Q7/Q5 
QCC4 = Q8/Q6 
Common sources Common 
Clif Fonstad, 12/1/09 gates 
! gm,CCgo,CCQCC1gm1go1go3gm3QCC2gm2go2go4gm4QCC3gm7go7go5gm5QCC4gm8go8go6gm6 Lecture 22 - Slide 16</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Multi-stage amplier analysis and design: The A741 
The circuit:  a full schematic 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 19 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. 
For more information, see http://ocw.mit.edu/fairuse.</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>! vout=RLIE20evin"vout()Vt"e"vin"vout()Vt()=2RLIE20sinhvin"vout()VtSpecialty pairings: Push-pull or Totem Pole, cont. 
Voltage gain: 
-The design problem uses a bipolar totem pole.  The gain and linearity 
of this stage depend on the bias level of the totem pole. The gain is 
higher for with higher bias, but the power dissipation is also. 
Q20Q21+ 1.5 V
- 1.5 Vvout+-50!vin+VBE20+-+-vin-VEB21
To calculate the large signal transfer characteristic
 
of the bipolar totem pole we begin with vOUT:
 
! vOUT=RL"iE20"iE21()
The emitter currents depend on (vIN -vOUT):
 
! iE20="IE20evIN"vOUT()Vt,iE21=IE21e"vIN"vOUT()Vt
Putting this all together, and using IE21 = - IE20, we 
have: 
We can do a spread-sheet solution by picking a 
set of values for (vIN -vOUT), using the last 
equation to calculate the vOUT, using this vOUT 
to calculate vIN, and finally plotting vOUT vs 
The results are seen on the next slide. vIN. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 8</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>DC off-set at the output of an Op Amp, cont: 
DC off-set : 
The transfer characteristic, 
vOUT vs (vIN1 - vIN2), will not in 
general go through the origin, 
i.e., 
vOUT = Avd(vIN1 - vIN2) + VOFFSET 
In the example in the figure
 
Avd is -2 x 106, and VOFFSET is
 
0.1 V. 
VIN2 - VIN1VOUT1V0.5V-Avd = 2x106
VIN2 - VIN10.1V-50nVVOUT
+-50 !R+-RvOUTvIN+-AvdInput 1Input 2
In a practice, an Op Amp will be 
used in a feed-back circuit like the 
example shown to the left, and the 
value of vOUT with vIN = 0 will be 
quite small. For this example (in 
which Avd = -2 x 106, and VOFFSET = 
In the D.P. you are asked for this value for your design. is only 0.1 0.1 V ) vOUT V. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 3</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Voltage gain, cont.: 
-With a 50  load and for several different bias levels we find: 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 9 The gain and linearity are 
improved by increasing 
the bias current, but the 
cost is increased power 
dissipation. 
The Av is lowest and rout is highest at the 
bias point (i.e., VIN = VOUT = 0). rin to 
the stage is also lowest there.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in Design Prob .
 
Comments/Observations: 
-The D.P. output stage 
involves four emitter fol-
lower building blocks 
arranged as two parallel 
cascades of two emitter 
follower stages each. 
-Q20 and Q21 with 
joined sources at 
the output node is 
called a push-pull, 
or totem pole pair. 
Q18Q20Q21+ 1.5 V
- 1.5 VQ17vOUT+-50!IBIAS2
IBIAS3vIN+-
-They determine the 
output resistance of 
the amplifier. 
-Ideally the output stage 
voltage gain is  1. 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 6</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Specialty Pairings: The Cascode , cont.
 
vt+-Gm,CCvin+-vin+-voutiinioutGo,CCGi,CCrtgel Cascode
! Gi,CC=0,Gm,CC"#gm,Qcs,Go,CC"go,Qcsgo,Qcggm,Qcg
Cascode two-port: 
The equivalent Cascode transistor: 
The cascode two-port is that of a single MOSFET with the gm of the 
first transistor, and the output conductance of common gate. 
gmQcsvgs+-vgs+-vdsgoQcsgoQcg/gmQcgs,bs,bgd
GSD
QCC 
Clif Fonstad, 12/1/09 Lecture 22 - Slide 13</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>Summary of OCTC  and SCTC results 
 OCTC : an estimate for HI 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
1.	 HI* is a weighted sum of 's associated with device capacitances : 
(add RC's and invert) 
2. Smallest  (largest RC) dominates HI * 
3. Provides a lower bound on HI 
 SCTC : an estimate for LO 
1.	 LO * is a weighted sum of w's associated with bias capacitors : 
(add 's directly) 
2. Largest  (smallest RC) dominates LO * 
3. Provides a upper bound on LO 
Clif Fonstad, 12/1/09	 Lecture 22 - Slide 27</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Multi-stage amplifiers I: cascading diff stages; current source biasing; output stages.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec20/</lecture_pdf_url>
      <lectureno>20</lectureno>
      <slides>
        <slide>
          <slideno>7</slideno>
          <text>Resistor Loads: cont. 
-What are [ IDRSL],  [ICRSL],  and [VGS - VT]min?max max
[IDRSL]max, [ICRSL]max:
 -[IDRSL]max and [ICRSL]max are 
determined by the desired 
voltage swing at the output 
and/or by the common-
mode input voltage range.
 -The ultimate limit is the
 
power supply.
 
[VGS - VT]min:
 -[VGS - VT]min is set by how close 
to threshold the gate can safely 
be biased before the strong 
inversion, drift model fails. We 
will say more about this shortly 
(Slide 23). 
IBIASV-V+vin+-CSCOvout+-RSLQ
Clif Fonstad, 11/19/09 Lecture 20 - Slide 8</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Looking at the design problem circuit:
Lesson - Draw the difference and common mode half circuits. 
We have reduced the transistor count from 22 to 4, and we see that our 
vod+-vid+-Q8Q20Q17Q12roQ16roLLdmroCMdmRLOAD
voc+-vic+-Q8Q20Q17Q12roQ16roCMcm2roQ10roLLcmRLOADDifference mode
 
half circuit:
 
Common mode
 
half circuit:
 
complex amplifier is a just cascade of 4 single-transistor stages. 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 6</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012  - Microelectronic Devices and Circuits
 
Lecture 20 - Diff-Amp Anal. I: Metrics , Max. Gain - Outline
 
 Announcements 
Announcements - D.P.:  No Early effect in large signal analysis; just LECs . 
Lec. 21 foils useful; Sp 06 DP foils, too (on Stellar) 
Do PS #10: free points while working on D.P. 
 Review - Differential Amplifier Basics 
Difference- and common-mode signals: vID =vIN1 -vIN 2, vIC =(vIN1+vIN2)/2 
Half-circuits: half of original with wires shorted or cut (familiar, easy analyses) 
 Performance metrics - specific to diff. amps. 
Difference- and common-mode gains
 
Common-mode rejection ratio
 
Input and output voltage swings
 
 Non-linear loads 
The limitation of resistive loads: Gain limited by voltage supply
 
Non-linear loads: High incremental resistance/small voltage drop
 
 Active loads 
Lee load
 
Current mirror load
 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 1</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012  - Microelectronic Devices and Circuits 
Lecture 20 - Diff-Amp Analysis I - Summary
 
 Performance metrics - specific to diff. amps. 
Difference- and common-mode gains: Avd = vod/vid, A= v /vic vc oc
Common-mode rejection ratio: CMRR = Avd/Avc 
Common-mode input range 
 Non-linear loads 
Transistors biased in their constant current regions: 
MOSFETs in saturation
 
BJTs in their FAR
 
 Active loads 
Current mirror load: 
Achieves double- to single-ended conversion without loss of gain 
Has high resistance for difference-mode signals 
Has low resistance for common-mode signals 
Lee Load: 
Maintains differential signals
 
Has high resistance for difference-mode signals
 
Has low resistance for common-mode signals
 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 24</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Differential Amplifiers -overview of features and properties 
Intrinsic advantages and features: 
-large difference mode gain 
-small common mode gain 
-easy to cascade stages; no coupling capacitors
 
-no emitter/source capacitors in CS/CE stages 
Performance metrics: 
-difference mode voltage gain, Avd Today 
-common mode voltage gain, Avc Today 
-input resistance, Rin  
- output resistance, Rout Lec 21 
-common mode input voltage range Today 
- output voltage swing Today 
-DC offset on output Lec 21 
-Power dissipation Lec 18 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 2</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Current Source Loads: the maximum stage gain, cont.
 
-	the similarity in the results for BJT's 
and MOSFETs operating in strong 
inversion extends to MOSFETs 
operating sub-threshold and in 
velocity saturation, also: 
gmvgsgods,bvin = vgss,bg+-+-voutgsl
The MOSFET LEC : the same for all. 
Maximum voltage gains 
! MOSFET sub-threshold: iD=IS,s"tevGS"VT()nVt,   gm= IDnVt                                 Av,max=gmgo+gsl=IDnVtIDVA,Q+IDVA,SL=VA,effnVtMOSFET w. velocity saturation: iD=WssatCox*vGS"VT(),   gm=WssatCox*=IDvGS"VT()                                 Av,max=gmgo+gsl=IDvGS"VT()IDVA,Q+IDVA,SL#VA,effvGS"VT()min
! with   VA,eff"VA,QVA,SLVA,Q+VA,SL[]
Clif Fonstad, 11/19/09	 Lecture 20 - Slide 11</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>- with linear resistor loads we must 
make a compromise between the
voltage gain and the size of the
output voltage swing. 
Maximum voltage gains 
! MOSFET":         Av,max=gmRSL=2IDRSLVGS#VT[]$2IDRSL[]maxVGS#VT[]minBipolar:             Av,max=gmRSL=qICRSLkT$ICRSL[]maxVThermalLinear Resistor Loads: 
the limit on maximum stage gain What's with these active, nonlinear loads? 
Why doesn't the design problem use resistors? 
IBIASV-V+vin+-CSCOvout+-RSLQ
gmvgsgods,b  GSL(=1/RSL)vin = vgss,bg+-+-vout
What are [ ICRSL],  [IDRSL],  and [VGS - VT]min ?max max
* For a MOSFET, gm = (2KID/)1/2 = K(VGS - VT)/ = 2ID/(VGS - VT)Clif Fonstad, 11/19/09 Lecture 20 - Slide 7</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>V+ 
The Lee load: 
analysis for
 
common-mode
 
inputs
 
IBIAS, 
rob 
LEHC : common-mode V-vI2 Q4 
voc + 
-+ 
-Q5 Q6 Q1 Q2 Q3 
voc + 
-voc + 
-
voc voc+ 
-+ 
-voc + 
-voc + 
-
gm5vgs5go5vgs5+-+-vocgelgo5vic+-gm1vocgo1gm3vocgo3gob/2
Clif Fonstad, 11/19/09 goLLc Lecture 20 - Slide 20</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Active Loads:
 
Loads that don't just sit there and look pretty.
First example: the current mirror load
 
Signal actively fed from
left side to right side,
and applied inputs to
"stage load" MOSFETs . 
Now "single ended," i.e.
only one output, but it
is twice as large: 
vI2V+Q2vI1+-+-Q3Q4Q1vOUT+-
V-IBIAS,    rob
vout = 2vout1 
Load self-adjusting; circuit
forces ILOAD = IBIAS/2. 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 13</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Achieving the maximum gain: (vGS-VT)min = ? 
For SI-MOSFETs , maximizing the voltage gain (Av or Avd) requires 
minimizing ( VGS-VT).  What is the limit? 
! Sub-threshold:                 AvVA=1nVtStrong inversion:         AvVA=2VGS"VT()
Av/VA is a smooth 
curve, so clearly 
(VGS-VT)min &gt; 2nVt. 
? 
Note: n = 1.25 was assumed.
 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 23</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Differential Amplifiers -output voltage range 
(VOUT ,min  vOUT  VOUT ,max) 
As vOUT goes down , Q15 and/or Q19 may go out of saturation; 
as vOUT goes up, the same may happen to Q12 and/or Q16. 
vSG12
+--+vOUTdownvOUTup+-FixedFixedQ16Q19Q18Q20Q21B+ 1.5 V
- 1.5 VAQ17Q15Q12Q13vDS15 and vDS19 decrease as vOUT goes down, so Q15 and/or Q19 may be forced out of saturation if vOUT is too lowvGS19! 0.6V! 0.6V+-! 0.6V-+! 0.6V! 0.6V+-+-vGS15+-vSG16+-vSD12 and vSD16 decrease as vOUT goes up, so Q12 and/or Q16 may be forced out of saturation if vOUT is too high+-vDS15+-vDS19+-vSD12+-vSD16
Clif Fonstad, 11/19/09 Lecture 20 - Slide 4</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>What if we want an active load and yet stay differential?
 
Active Loads - The Lee load 
A load for a fully-
differential stage 
that looks like a 
large resistance in 
difference-mode 
and small resis -
tance in common-
mode) 
The conventional 
schematic is drawn 
here, but the coup -
ling of the load and 
what is happening 
is made clearer by 
redrawing the 
circuit (next slide.) 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 16 vI2 V+ 
Q4 Q3 
vI1 + 
-+ 
-Q5 Q6 Q2 Q1 
vO1 + 
-vO2 + 
-
V-
Normal format IBIAS, 
rob</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Achieving the maximum gain: Comparing linear
 
resistors, current sources, and active loads
 
Maximum Gains MOSFET (SI) Bipolar-like 
(BJT and Sub-V T MOS) 
Linear resistor loads 
Current source loads 
Active loads
 
Difference mode
 
Common mode 
Observations: 
! "2IDRSL[]maxvGS#VT[]min"ICRSL[]maxnVt"2VA,effvGS#VT[]min"VA,effnVt$2VA,effvGS#VT[]min$VA,effnVt$vGS#VT[]min2VA,bias$nVtVA,bias
-Non-linear (current source) loads typically yield much higher gain than 
linear resistors, i.e. VA,eff &gt;&gt; [IDRSL].max
 -The bias point is not as important to BJT-type stage gain.
 -An SI MOSFET should be biased just above threshold for highest gain.
 -For active loads what increases Avd, decreases Avc. 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 22</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Current Source Loads: Incrementally large resistance
Relatively small quiescent voltage drop 
-
- transistors with a DC input voltage, i.e. set up as sources/sinks -
Bipolar: MOSFET: 
VREF+-VREF+-+-vgs = 0gsgmbvbs = 0gmvgs = 0b-+gosdvbs = 0gos, b, gd
VREF+-VREF+-+-v!= 0begmv! = 0goecgoe, bcg!
! go="ID=IDVA
! go="IC=ICVA
Clif Fonstad, 11/19/09 Lecture 20 - Slide 9</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>The Lee load: 
analysis for 
difference-mode 
inputs 
LEHC : difference-mode V-IBIAS, 
rob -vid V+ 
Q4 
vid + 
-+ 
-Q5 Q6 Q1 Q2 Q3 
vod + 
--vod + 
-
vod -vod+ 
-+ 
-vod + 
--vod + 
-
gm5vid/2go5vid/2 = vgs5+-+-vod/2gelgo5gm1vod/2go1-gm3vod/2go3
goLLd 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 18</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Differential Amplifiers -common-mode input range 
(VC,min  vC  VC,max) 
We have said the output
 
changes very little for
 
common-mode inputs.
 
This is true as long as the
 
vC doesn't push the
 
transistors out of
 
saturation.
 
There are a minimum and
 
maxiumum vC:
 
VC, max : As vC increases ,
 
vDS8 and vDS9 decrease
 
until Q8 and Q9 are no
 
longer in saturation.
 
VC, min: As vC decreases ,
 
vDS10 decreases until Q10
 
is no longer in saturation.
 
The node between Q8/Q9 and Q10 moves up 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 3 
Q7Q6
BQ8Q9Q10Q5Q4+ 1.5 V
- 1.5 V++--vGS stays constantQ10 forced outof saturationif vc too lowvCdownvGSvGSvcdown+--+vCupvCupvGS stays constantQ8, Q9 forcedout ofsaturationif vC too high
-++-vDSvDS gets smaller++--vDSvDS gets smallervDSand down with vC.</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>V+Q2vid/2++-Q3Q4Q1vOUT+-
V-IBIAS,    rob-vid/2idididid2id-Active Loads: The current mirror load, cont. 
Large differential-mode 
gain, small common-mode 
gain. 
Also provides high gain 
conversion from double-
ended to single-ended 
output. 
The circuit is no 
longer symmetrical, so 
half-circuit techniques 
can not be applied. 
The full analysis is 
found in the course 
text. We find: 
Difference-mode inputs
 
! vout,d=2gm3go2+go4+gel()vid2
Clif Fonstad, 11/19/09 Lecture 20 - Slide 14</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Current Source Loads: Example - biasing a source-coupled 
pair differential amplifer stage 
V+
vIN1+-+-Q4Q5V-vO1+-vO2+-IBIASILOADILOADvIN2Note:  ILOAD =  IBIAS/2 
Q1
Q6R1V+Q3vIN1+-+-Q4Q5Q7Q2
V-vO1+-vO2+-
Want: Build: 
Note :  W1 = W2 = W3 
W7 = 2W6 
This is nice can we do even better?  
Yes, with active loads.  Consider  
Clif Fonstad, 11/19/09 Lecture 20 - Slide 12</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Differential Amplifier Analysis -
incremental analysis exploiting symmetry and superposition 
Clif Fonstad, 11/19/09 Lecture 20 - Slide 5 
-vid+--vod+-a LEHC: one halfof sym. LEC vid+-vod+-a LEHC: one halfof sym. LEC No voltage on common links, so incrementally they are grounded.vid+-vod = Avdvid+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC No current in common links, so incrementally they are open.vic+-voc = Avcvic+-a LEHC: one halfof sym. LEC</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>The Lee load: analysis for common-mode inputs, cont 
LEHC : common-mode 
! goLLc=2gm1+go1()"2gm1
! Avc=vocvic="gob22gm1+go1()+ge1[]#"gob4gm1
gm5vgs5go5vgs5+-+-gelvic+-vocgm1go1gm1go1gob/2
gm5vgs5go5dvgs5s,bg+-+-vocgelgo5ds,bgoLLcgob/2vic+-
Clif Fonstad, 11/19/09 Note: In D.P., the outputs go to MOSFET gates so gel = 0. Lecture 20 - Slide 21</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Active Loads -
Drawn as on the 
right we see that 
the load MOSFETs 
on each side are 
driven by both out -
puts. The result is 
different if the two 
outputs are equal 
and opposite (diff -
mode operation) or 
if they are equal 
(common-mode). 
The next few slides 
give the results for 
each mode. 
Clif Fonstad, 11/19/09 The Lee load. cont. 
V+ 
IBIAS, 
rob V-vI2 Q4 
vI1 + 
-+ 
-Q5 Q6 Q1 Q2 Q3 
vO1 vO2 + 
-+ 
-
vO1 vO2+ 
- -+ vO1 + 
-vO2 + 
-
Drawn to highlight cross-coupling 
and demonstrate symmetry 
Lecture 20 - Slide 17</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Current Source Loads: 
the limit on the maximum 
stage gain 
-	current source loads eliminate the 
need to compromise between the
voltage gain and the output
voltage swing 
Maximum voltage gains 
! MOSFET":         Av,max=gmgo+gsl=2IDVGS#VT[]IDVA,Q+IDVA,SL$2VA,effVGS#VT[]minBipolar:             Av,max=gmgo+gsl=qICkTICVA,Q+ICVA,SL=VA,effVt
gmvgsgods,bvin = vgss,bg+-+-voutgsl
IBIASV-V+vin+-CSCOvout+-QIStage Load
! with   VA,eff"VA,QVA,SLVA,Q+VA,SL[],Vt"kTq
Typically VA,eff &gt;&gt;  [ID RSL]max 
Clif Fonstad, 11/19/09 * For a MOSFET, g = (2KID/)1/2 = K(VGS - VT)/ = 2ID/(VGS - VT) Lecture 20 - Slide 10 m</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Active Loads: The current mirror load 
Common-mode inputs 
vicV+Q2vic+-+-Q3Q4Q1vOUT+-
V-IBIAS,    robicicicic 0
! vout,c=gob2gm2vic
With both inputs :
 
! vout=2gm3go2+go4+gel()vin1"vin2()2"gob2gm2vin1+vin2()2
Note: In D.P. the output goes to the base of two BJTs ; gel  0 and can 
Clif Fonstad, 11/19/09 be important. Lecture 20 - Slide 15</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>The Lee load: analysis for difference-mode inputs, cont 
LEHC : difference-mode 
gm5vid/2go5vid/2 = vgs5+-+-vod/2gelgo5gm1go1-gm1go1
gm5vgs5go5ds,bvid/2 = vgs5s,bg+-+-vod/2gelgo5ds,bgoLLd
! goLLd=2go1
! Avd=vodvid="gm5go5+2go1+ge1()
gm5vid/2go5vid/2 = vgs5+-+-vod/2gelgo5gm1vod/2go1-gm3vod/2go3
Clif Fonstad, 11/19/09 Note: In D.P., the outputs go to MOSFET gates so gel = 0. Lecture 20 - Slide 19</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>The five basic equations. Device structures in TE: carriers and electrostatic potential; the 60 mV rule. Poisson&#8217;s equation (PE).</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec03/</lecture_pdf_url>
      <lectureno>3</lectureno>
      <slides>
        <slide>
          <slideno>1</slideno>
          <text>Non-uniform doping/excitation : Summary 
What we have so far: 
Five things we care about (i.e. want to know): 
Hole and electron concentrations: 
Hole and electron currents: 
Electric field: 
! p(x,t)    and    n(x,t)Jhx(x,t)    and    Jex(x,t)Ex(x,t)
And, amazingly, we already have five equations relating them:
 
Hole continuity:
 
Electron continuity:
 
Hole current density:
 
Electron current density:
 
Charge conservation :
 
! "p(x,t)"t+1q"Jh(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)"n(x,t)"t#1q"Je(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)Jh(x,t)=qhp(x,t)E(x,t)#qDh"p(x,t)"xJe(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"x%(x,t)="&amp;(x)Ex(x,t)[]"x$qp(x,t)#n(x,t)+Nd(x)#Na(x)[]
So...we're all set, right? No, and yes..... 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 2We'll see today that it isn't easy to get a general solution, but we can prevail.</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>1019  101  0.54  
1018  102  0.48  
1017  103   0.42  
1016  104   0.36  
1015  105  0.30  
1014  106  0.24  
1013  107  0.18  
1012  108  0.12  
1011  109  0.06  
1010  1010  0.00  
109  1011  -0.06  
108  1012  -0.12  
107  1013  -0.18  
106  1014  -0.24  
105  1015  -0.30  
104  1016  -0.36  
103  1017  -0.42  
102  1018  -0.48  
101  1019  -0.54   
 
  
 More numbers no[cm-3] po[cm-3]  [V] 
Typical range 
n-type 
Intrinsic 
p-type 
Typical range 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 17</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>modern examples
   
      
       
    
  
   
    
      
  
  
    Thermoelectric Generators and Coolers -
Cooling/heating for the 
necessities of life 
Image of thermoelectric wine cooler 
removed due to copyright restrictions. 
"electrical power for the New Horizons spacecraft
Thermoelectric Wine Cooler 
28 bottles 
12C - 18 C 
Quiet, gas free, vibration free,
environmentally friendly, LED
display, interior light.
Zhongshan Candor Electric Appl. Co. 
http://www.alibaba.com/ 
Lecture 3 - Slide 5
http://pluto.jhuapl.edu/ 
Source: NASA/Johns Hopkins University Applied Physics 
Laboratory/Southwest Research Institute. 
Electrical power for a trip to Pluto 
Source: NASA.
Clif Fonstad, 9/17/09 Launched 
1/19/2006 
and science instruments [is] provided by a single
radioisotope thermoelectric generator, or RTG."</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Abru pt p-n junctions, cont : 
First look why there is a dipole layer in the vicinity of the 
junction, and a "built-in" electric field. 
NDn 
NAp 
ni 2/NAp NDn 
NAp 
ni 2/NDn no, po 
x
 
Hole diffusion Electron diffusion
 
qNDn 
0 0+Q 
-Q 
-qNAp (x)
 Drift balances 
diffusion in the 
steady state. 
x
 
Hole drift Electron drift 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 20</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont. 
From the corresponding equation for holes we also find : 
! po(x)=nie"hDh#(x)
Incredibly 
Next use the Einstein relation: 
! hDh=eDe=qkT Multilingually 
rhyming 
Note: this relationship rhymes as written, as well as when inverted, and also
either way in Spanish. It is a very fundamental, and important, relationship! 
! Note:  @ R.T.   qkT"40V#1  and  kTq"25mV
Using the Einstein relation we have: 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
Finally, putting these in Poisson s equation, a single 
equation for (x) in a doped semiconductor in TE 
materializes: 
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
Clif Fonstad, 9/17/09 Lecture 3 - Slide 13</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>The change in   must 
be much more abrupt! A 60 mV change in   
decreases no  and po 
10x and   increases to 
90% of its final value. 
         
          To figure out a good first guess for (x), look at how quickly 
no and po must change by looking first at how  changes: 
(x) 60 mV 
x n 
p p n 
700 to 900 mV 
(x) 60 mV 
The observation that  changes a lot, when  changes
a little, is the key to the depletion approximation. qNDn 
0 0 +Q 
-Q 
-qNAp and what it 
means for (x): 
90% 
90% x 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 23</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont.
 
(an aside) 
What do these equations say? 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
To see, consider what they tell us about the ratio of the hole 
concentration at x2, where the electrostatic potential is 2, and 
that at x1, 1: 
! po(x2)=po(x1)e"q#(x2)"#(x1)[]/kT
The thermal energy is kT, and the change in potential energy of a 
hole moved from x1 to x2 is q(2-1), so have: 
! po(x2)=po(x1)e"#PEx1$x2/kT
If the potential energy is higher at x2, than at x1, then the population 
is lower at x2 by a factor e-PE/kT. 
That is, the population is lower at the top of a potential hill. 
If the potential energy is lower, then the population is higher. 
That is, the population is, conversely, higher at the bottom of a potential hill. 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 14</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>NDn 
 - NAp Non-uniform doping in thermal equilibrium, cont.:
 
Case I: Abrupt p-n junctions 
Consider the profile below: 
Nd-Na 
x 
p-type n-type 
! no=NDn,po=ni2NDn"=kTqlnNDn/ni()#"n
! po=NAp,no=ni2NAp"=#kTqlnNAp/ni()$"p
! ?
Clif Fonstad, 9/17/09 
! no(x)=?po(x)=?"(x)=? Lecture 3 - Slide 19</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont. 
To treat non-uniformly doped materials we begin by looking at
them in thermal equilibrium , as we've said. 
This is useful because in thermal equilibrium we must have: 
! gL(x,t)=0n(x,t)=no(x)p(x,t)=po(x)Je(x,t)=0Jh(x,t)=0
Consequently, the 2 continuity equations in our 5 equations
reduce to 0 = 0, e.g.: 
! "n(x,t)"t#1q"Je(x,t)"x=gL(x,t)#n(x,t)$p(x,t)#no(x)$po(x)[]r(T)
0 0 0 0 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 10</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Doing the numbers : 
I. D to  conversions, and visa versa 
To convert between D and  it is convenient to say 25 mV, kT/q  
in which case q/kT  40 V-1: 17C/62 F 
Example 1: e = 1600 cm2/V-s, h = 600 cm2/V-s 
! De=eqkT()=1600/40=40cm2/sDh=hqkT()=600/40=15cm2/s
II. Relating  to n and p, and visa versa 
To calculate  knowing n or p it is better to say that kT/q 26 mV, 
because then ( kT/q)ln10  60 mV: 28C/83 F 
Example 1: n-type ,  ND = Nd - Na = 1016 cm-3 
! "n=kTqln10161010=kTqln106=kTqln10#log106$0.06ln106=0.36eV
Example 2: p-type ,  NA = Na -Nd = 1017 cm-3 
! "p=#kTqln10171010=#kTqln10$log107%#0.06$7=#0.42eV
Example 3:  60 mV rule: 
For every order of magnitude the doping is above (below) ni, 
the potential increases (decreases) by 60 meV. 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 16</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Non-uniform material with non-uniform excitations
 
(laying the groundwork to model diodes and transistors) 
Where cases 2, 4, and 5 appear in important semiconductor devices 
Junction diodes, LEDs: 
Bipolar transistors: 
MOS transistors: 
p-typen-typeFlow problemJunctiion problemFlow problem
n-typepn-typeEBCFlow problemsJunction problem
n+n+SGDp-typeDiodesDepletion approximationDrift
Case 4 - Interface Case 4 - Junctions Case 4 - Junction 
Case 4 - Junctions Case 5 - Flow Case 5 - Flow 
Case 5 - Flow 
Case 2 - Drift 
(In subthrehsold :  Case 5 - Flow)Clif Fonstad, 9/17/09 Lecture 3 - Slide 8</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Solving the five equations: special cases we can handle 
1. Uniform doping, thermal equilibrium ( npproduct, n , po): 
Lecture 1 oo o
! ""x=0,""t=0,gL(x,t)=0,Je=Jh=0
2. Uniform doping and E-field (drift conduction, Ohms law):
 
Lecture 1 
! ""x=0,""t=0,gL(x,t)=0,Ex constant
3.  Uniform doping and uniform low level optical injection (
! ""x=0,gL(t),n'&lt;&lt;po min): 
Lecture 2 
3'. Uniform doping, optical injection, and E-field (photoconductivity):
 
! ""x=0,Ex constant,gL(t)
Lecture 2 
4. Non-uniform doping in thermal equilibrium (junctions, interfaces) 
! ""t=0,gL(x,t)=0,Je=Jh=0
Lectures 3,4 
5. Uniform doping, non-uniform LL injection ( QNR diffusion)
 
Lecture 5 
! "Nd"x="Na"x=0,n'#p',n'&lt;&lt;po,Je#qDe"n'"x,""t#0
Clif Fonstad, 9/17/09 Lecture 3 - Slide 7</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Thermoelectric effects * - the Seebeck and Peltier effects 
(current fluxes caused by temperature gradients, and visa versa) 
Hole current density, isothermal conditions: 
Drift Diffusion 
! Jh=hp"dq#[]dx    $ % &amp; ' ( ) +qDh"dpdx$ % &amp; ' ( ) 
Hole potential Concentrationenergy gradient gradient 
Hole current density, non- isothermal conditions: 
Drift  Diffusion Seebeck Effect 
! Jh=hp"dq#[]dx    $ % &amp; ' ( ) +qDh"dpdx$ % &amp; ' ( ) +qShp"dTdx$ % &amp; ' ( ) 
Temperaturegradient 
Seebeck Effect : temperature gradient   current Generator 
Peltier Effect : current   temperature gradient Cooler/heater 
* A cultural item; we will only consider isothermalClif Fonstad, 9/17/09 Lecture 3 - Slide 3situations on 6.012 exams and problem sets.</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Case 4 : Non-uniform doping in thermal equilibrium
 
Doping Profiles and p-n Junctions in TE: Na (x), Nd (x) 
Any time the doping varies with position, we can no longer assume that 
there is charge neutrality everywhere and that (x) = 0. The dopants 
are fixed, but the carriers are mobile and diffuse: 
no(x), 
Nd-N Nd-Na a Can't say: 
! no(x)=ND(x)
(x) &lt; 0 
no(x) 
(x) &gt; 0 
E(x) 
x 
In T.E., the
 
net fluxes
 
must be zero
 Electron diffusion 
Electron drift 
Hole drift 
Hole diffusion 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 9</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont.
 
The third and fourth equations, the current equations,
give: 
! 0=qeno(x)E(x)+qDedno(x)dx"d#dx=Dee1no(x)dno(x)dx
! 0=qhpo(x)E(x)"qDhdpo(x)dx#d$dx="Dhh1po(x)dpo(x)dx
And Poisson s equation becomes:
 
! dE(x)dx="d2#(x)dx2=q$po(x)"no(x)+Nd(x)"Na(x)[]
In the end, we have three equations in our three remaining 
unknowns , no(x), po(x), and (x), so all is right with the 
world. 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 11</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Abru pt p-n Junctions : the general strategy 
We have to solve an non-linear, second order differential 
equation for : 
! d2"(x)dx2=#$(x)%=#q%nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]Or, alternatively         "(x)=#$(x)%&amp;&amp;dx+Ax2+Bx
In the case of an abrupt p-n junction we have a pretty good
idea of what (x) must look like, and we know the details 
will be lost anyway after integrating twice, so we can try 
the following iteration strategy : 
Guess a starting (x). 
Integrated once to get E(x), and again to get (x). 
Use (x) to nd po(x), no(x), and, ultimately, a new (x). 
Compare the new (x) to the starting (x). 
-If it is not close enough, use the new (x) to iterate again. 
-If it is close enough, quit. 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 22</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Non-uniform doping/excitation : Back to work 
(laying the groundwork to model diodes and transistors) 
What we have: 
Five things we care about (i.e. want to know): 
Hole and electron concentrations: 
Hole and electron currents: 
Electric field: 
! p(x,t)    and    n(x,t)Jhx(x,t)    and    Jex(x,t)Ex(x,t)
And, five equations relating them:
 
Hole continuity:
 
Electron continuity:
 
Hole current density:
 
Electron current density:
 
Charge conservation :
 
! "p(x,t)"t+1q"Jh(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)"n(x,t)"t#1q"Je(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)Jh(x,t)=qhp(x,t)E(x,t)#qDh"p(x,t)"xJe(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"x%(x,t)="&amp;(x)Ex(x,t)[]"x$qp(x,t)#n(x,t)+Nd(x)#Na(x)[]
We can get approximate analytical solutions in 5 important cases! 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 6</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont.
 
Looking initially at the first of our new set of equations,
we note that both sides can be easily integrated with
respect to position : 
!     d"dxdxxox#=Dee1no(x)dno(x)dxdxxox#"(x)$"(xo)=Deelnno(x)$lnno(xo)[]=Deelnno(x)no(xo)
Next, raising both sides to the e power yields: 
! no(x)=no(xo)eeDe"(x)#"(xo)[]
We chose intrinsic material as our zero reference for the 
electrostatic potential: 
and arrive at :
 
! "(x)=0   where   no(x)=ni
! no(x)=nieeDe"(x)
Clif Fonstad, 9/17/09 Lecture 3 - Slide 12</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Thermoelectric effects - the Seebeck and Peltier effects 
Two examples: 
Right -The hot point probe , an
 
apparatus for determining the
 
carrier type of semiconductor
 
samples.
 
Below -A thermoelectric array
 
like those in thermoelectric
 
generators and solid-state
 
refrigerators.
 (current fluxes caused by temperature gradients, and visa versa) 
Clif Fonstad, 9/17/09 Ref.: Appendix B in the course text. Lecture 3 - Slide 4</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Electronic Devices and Circuits 
Lecture 3 - Solving The Five Equations - Outline
 
 Announcements 
Handouts - 1. Lecture; 2. Photoconductivity; 3. Solving the 5 eqs. 
See website for Items 2 and 3. Review 
5 unknowns: n(x,t), p(x,t), Je(x,t), Jh(x,t), E(x,t) 
5 equations: Gauss's law (1), Currents (2), Continuity (2) 
What isn't covered: Thermoelectric effects; Peltier cooling 
 Special cases we can solve (approximately) by hand
 
Carrier concentrations in uniformly doped material (Lect. 1) 
Uniform electric field in uniform material (drift) (Lect . 1) 
Low level uniform optical injection (LLI, min) (Lect. 2) 
Photoconductivity (Lect. 2) 
Doping profile problems (depletion approximation) (Lects . 3,4) 
Non-uniform injection (QNR diffusion/flow) (Lect. 5) 
 Doping profile problems 
Electrostatic potential 
Poisson's equation 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 1</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont. 
(continuing the aside) 
The factor e-PE/kT is called a Boltzman factor.  It is a factor 
relating the population densities of particles in many 
situations, such as gas molecules in an ideal gas under the 
influence of gravity (i.e, the air above the surface of the earth) 
and conduction electrons and holes in a semiconductor.* 
The potential energy difference for holes is q , while that for 
electrons is -q.  Thus when we look at the electron and hole 
populations at a point where the electrostatic potential is , 
relative to those where the potential is zero (and both 
populations are ni) we have: 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
We will return to this picture of populations on either side of a 
potential hill when we examine at the minority carrier 
populations on either side of a biased p-n junction. 
* Until the doping levels are very high, in which case the 
Boltzman factor must be replaced by a Fermi factor.** 
Clif Fonstad, 9/17/09 ** Don t worry about it. Lecture 3 - Slide 15</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Non-uniform doping in thermal equilibrium,cont: 
We have reduced our problem to solving one equation for
one unknown, in this case (x): 
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
Once we find (x) we can find no and po from: 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
Solving Poisson s equation for (x) is in general non-trivial,
and for precise answers a "Poisson Solver" program must
be employed. However, in two special cases we can find
very useful, insightful approximate analytical solutions: 
Case I: Abrupt changes from p- to n-type (i.e., junctions) 
also:	 surfaces ( Si to air or other insulator) 
interfaces ( Si to metal, Si to insulator, or Si to insulator to metal) 
Case II: Slowly varying doping profiles. 
Clif Fonstad, 9/17/09	 Lecture 3 - Slide 18</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Electronic Devices and Circuits 
Lecture 3 - Solving The Five Equations - Summary
 
 Non-uniform excitation in non-uniform samples
The 5 unkowns : n(x,t), p(x,t), Je(x,t), Jh(x,t), E(x,t) 
The 5 equations: coupled, non-linear differential equations 
 Special cases we can solve (approximately)
Carrier concentrations: (Lect. 1) 
Drift: Jdrift = Je,drift + Jh,drift  = q (e no + h po) E = oE (Lect . 2) 
Low level optical injection: dn'/dt  n'/tmin  gL(t) (Lect . 2) 
Doping profile problems: junctions and interfaces 
Non-uniform injection: QNR flow problems 
 Using the hand solutions to model devices 
pn Diodes: two flow problems and a depl. approx. 
BJTs : three flow problems and two depl. approx. s 
MOSFETs : three depl. approx. s and one drift 
 Non-uniform doping in T.E.
Relating no, po, and electrostatic potential,  
Poisson's equation: two situations important in devices 
Clif Fonstad, 9/17/09 Lecture 3 - Slide 24</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Abru pt p-n junctions, cont : 
If the charge density is no longer zero there must be an 
electric field: Ex(x) = (x)dx 
Ex0 
Epk 0 
x 
and an electrostatic potential step: (x) = - Ex(x)dx 
(x) 
n 
p x 
Ok, but how do we find (x)? Clif Fonstad, 9/17/09 Lecture 3 - Slide 21</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Multi-stage amplifiers II: active loads, biasing for maximum gain, input and output swings.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec21/</lecture_pdf_url>
      <lectureno>21</lectureno>
      <slides>
        <slide>
          <slideno>18</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont. 
Biasing the output stages: getting the voltages right 
KVL constraint:
 
- 1.5 V+ 1.5 V
50!+-+--Q16
Q19Q18Q20Q21BAQ17VEB17VBE18VBE20+VEB21+-
! VBE20+VEB21"VBE18"VEB17=0
Relating voltages to currents:
 
! VEB17=kTq()lnIE17"17IESp[]VBE18=kTq()lnIE18"18IESn[]VBE20=kTq()lnIE20"20IESn[]VBE21=kTq()lnIE21"21IESp[]
Combining everything, including the 
fact that IESp=IESn=IES, and the results 
|IE21|=IE20 and |IE17|/(p+1)=IE18/(n+1), 
yields: 
! IE20IE18="p+1()"n+1()#20#21#17#18
Lesson : The BJT areas must be properly designed.
 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 19</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont. 
Operation: The npn follower supplies current when the input goes
positive to push the output up, while the pnp follower sinks 
current when the input goes negative to pull the output down. 
NOTE: Near vin = 0 we have two paths in parallel , and this must 
be considered when finding rin and rout. Inparallel 
Q18Q21+ 1.5 V
- 1.5 VvOUT+-50!IBIAS3vIN+-vIN decreaesvOUT  decreasesLoad current drawn out through Q21vBE21 increasesvEB21+-
Q20+ 1.5 V
- 1.5 VQ17vOUT+-50!IBIAS2vIN+-vIN increasesvOUT  increasesLoad current supplied through Q20vBE20+-vBE20 increases
Clif Fonstad, 11/24/09 Lecture 21 - Slide 20</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole Output Pairs
 
The limitations of using a simple follower stage* output: 
-Using a single source follower as the output stage must be biased 
with a relatively large drain current to achieve a large output voltage 
swing, which in turn dissipates a lot of quiescent power. 
Q28+ 1.5 V
- 1.5 VIBIASvIN+-vOUT+-vIN  goes positivevOUT goes positiveLoad current is supplied through Q28 as it turns on more stronglyRL
Q+ 1.5 V
- 1.5 VIBIASvIN+-vOUT+-vIN  goes negativeNegative vOUT swing limited to -IBIASRL As Q turns off IBIAS flows through load.RLTurns off The
Problem Q Q 
Clif Fonstad, 11/24/09 * source follower or emitter follower Lecture 21 - Slide 12</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in Design Prob .
 
Comments/Observations: 
-The D.P. output stage 
involves four emitter fol-
lower building blocks 
arranged as two parallel 
cascades of two emitter 
follower stages each. 
-Driving the totem 
pole in this manner 
results in a much 
larger output 
voltage range than 
is obtained by using 
a single follower as 
was done in our 
earlier examples. 
Q18Q20Q21+ 1.5 V
- 1.5 VQ17vOUT+-50!IBIAS2
IBIAS3vIN+-
NOTE: Designing with this output requires paying special attention
to the biasing, and calculating the input and output resistances . 
Clif Fonstad, 11/24/09 The next several slides look at these aspects of the push-pull stage. Lecture 21 - Slide 17</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Active Loads: A current mirror load variant, cont.
 
The left side LEC gives: 
! vinner="gm3go3+go1+gm1()vic+vid2# $ % &amp; ' ( 
Next we analyze the right side LEC: Note : Make gm1 = gm3, 
gm2 = gm4, go1 = go3, 
and go2 = go4. 
gm4vgs4vic-vid/2 = vgs4+-+-voutgo4go2gm2vinnergel
LEC for the right side This then gives us vout: 
Avc 1 Avd 
! vout="gm4go4+go2+gel()vic"vid2# $ % &amp; ' ( +"gm2go4+go2+gel()"gm3go3+go1+gm1()vic+vid2# $ % &amp; ' ( =gm4go4+go2+gel()vid21+gm3go3+go1+gm1()) * + , - . "gm4go4+go2+gel()vic1"gm3go3+go1+gm1()) * + , - . /2gm42go4+gel()vin1"vin2()2"gm42go4+gel()2go1gm1vin1+vin2()2
Note: The difference-mode response is
Clif Fonstad, 11/24/09 unchanged, but now A 1, not &lt;&lt; 1. Lecture 21 - Slide 7vc</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>Power dissipation calculation 
A constraint on the bias currents is the total power dissipation 
specification of 8.5 mW. This means that the total bias cur -
rent must be  2.8 mA or less (i.e, 3 V x 2.8 mA  8.5 mW). 
! IA+IB+IC+ID+IE+IF+IG"2.8mA
! PQ=IA+IB+IC+ID+IE+IF+IG()"3Volts
Q1A
BQ22Q16
Q19Q18Q20Q21vOUT+-BvIN2+ 1.5 V
- 1.5 VAQ7Q6
BvIN1+-+-Q8Q9Q10Q3Q2Q17Q14Q15Q11Q12Q4Q5Q13IAIBICIDIEIFIG
Clif Fonstad, 11/24/09 Lecture 21 - Slide 27</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>DC off-set at the output of an Op Amp, cont: 
DC off-set : 
The transfer characteristic, 
vOUT vs (vIN1 - vIN2), will not in 
general go through the origin, 
i.e., 
vOUT = Avd(vIN1 - vIN2) + VOFFSET 
In the example in the figure
 
Avd is -2 x 106, and VOFFSET is
 
0.1 V. 
VIN2 - VIN1VOUT1V0.5V-Avd = 2x106
VIN2 - VIN10.1V-50nVVOUT
+-50 !R+-RvOUTvIN+-AvdInput 1Input 2
In a practice, an Op Amp will be 
used in a feed-back circuit like the 
example shown to the left, and the 
value of vOUT with vIN = 0 will be 
quite small. For this example (in 
which Avd = -2 x 106, and VOFFSET = 
In the D.P. you are asked for this value for your design. is only 0.1 0.1 V ) vOUT V. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 26</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont. 
Biasing the output stages: getting the currents right 
! IE20=IE21
Constraint at output node: Constraint at input node:
 Equivalently: 
! IB18=IB17
Sum at emitter of Q20: 
! IBIAS2=IE17+IE20"n+1()     ="p+1()IB17+IE20"n+1()     ="p+1()IB17+IE20"n+1()"p+1()# $ % % &amp; ' ( ( 
Sum at emitter of Q21: 
! IBIAS3="n+1()IB18+IE21"p+1()="n+1()IB18+IE21"n+1()"p+1()# $ % % &amp; ' ( ( 
Combining everything: 
! IBIAS2IBIAS3="p+1()"n+1()#"p"n
! IE18"n+1()=IE17"p+1()
|IE21|IE20IOUT = 0IIN = 0   IB18= |IB17|IBIAS2
IBIAS3IE18- 1.5 V+ 1.5 V
50!Q16
Q19Q18Q20Q21BAQ17- IB17|IE21|/("p+1)|IE17|IE20/("n+1)IB18
Lesson : The bias currents are constrained.
 Clif Fonstad, 11/24/09 Lecture 21 - Slide 18</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>6.012  - Microelectronic Devices and Circuits 
Lecture 21 - Diff-Amp Analysis II - Summary
 
 Active loads - Lee load, Current mirror 
New CM analysis foils 
 Specialty stages - useful pairings 
Source coupled pairs: MOS
 
Cascode : Postponed until Lecture 22
 
Push-pull output: Emitter followers in vertical chain
 
Very low output resistance 
Shared duties for positive and negative output swings 
 Diff Amp Metrics 
Output resistance: Largest about zero; view as followers in parallel 
DC off-set on output: Nulled out by slight differential mode input 
Power consumption: Add up the current from the supplies 
Happy Thanksgiving 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 28</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Achieving the maximum gain: Comparing linear
 
resistors, current sources, and active loads
 
Maximum Gains MOSFET (SI) Bipolar-like 
(w. and w.o. velocity sat.) (Sub-V T MOS and BJT) 
Linear resistor loads 
Current source loads 
Active loads
 
Difference mode
 
Common mode 
Observations/Comments: 
! "2IDRSL[]maxvGS#VT[]min"ICRSL[]maxnVt"2VA,effvGS#VT[]min"VA,effnVt$2VA,effvGS#VT[]min$VA,effnVt$vGS#VT[]min2VA,bias$nVtVA,bias
-Non-linear (current source) loads typically yield much higher gain than 
linear resistors, i.e. VA,eff &gt;&gt; [IDRSL].max
 -The bias point is not as important to BJT-type stage gain.
 -An SI MOSFET should be biased just above threshold for highest gain.
 -For active loads what increases Avd, decreases Avc. 
-Making L larger increases VA proportionately, but at the cost of speed. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 2</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Specialty pairings: Push-pull or 
Totem Pole in D.P., cont. 
Reviewing the voltage gain
 
of an emitter follower:
 
r!"ibrorl+-viniin = ib+-vout = AvvinroBias
! vout="+1()ibrl||ro||rBias()vin=ibr#+"+1()ibrl||ro||rBias()Av=voutvin="+1()rl||ro||rBias()r#+"+1()rl||ro||rBias()               $"+1()rlr#+"+1()rl
IBIASQ25- 1.5 V+ 1.5 Vrtrl+-+-vtvout
Note: The voltage gains of the third-stage emitter followers (Q17 and Q18) will 
likely be very close to one, but that of the stage-four followers might be
noticeably less than one. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 24</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Specialty pairings: Push-pull or 
Totem Pole in D.P., cont. 
Reviewing the input and 
output resistances of 
an emitter follower: 
rin 
r!"ibrorl+-viniin = ibroBias
r!ro+-vtrt"ib ib itroBias
rout 
IBIASQ25- 1.5 V+ 1.5 Vrtrl+-+-vtvout
! rin=r"+#+1()rl||ro||rBias()   $r"+#+1()rl
! rout=1go+gBias+"+1()r#+rt()[]     $r#+rt()"+1()
Note: 
-Looking in the resistance is multiplied by ( +1); looking back it is divided by ( +1). 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 23</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole, cont. 
Comments/Observations: 
-The output resistance is largest around vOUT = 0.  Here both Q2 and Q5 
are active and the output resistance is: 
Q3Q5V+Q2
IBIASvOUT+-Q1Q4vIN+-
V-
-One must always make K2/K3 = K5/K4, and 
in the typical design K3 = K4, and K2 = K5. 
The bias current of Q2 and Q5 is set by IBIAS: 
! rout"1gm2+gm5
-|vOUT| vs |vIN| is fairly linear 
! ID2=ID5=K2K3()IBIAS
over a wide range ( see right ); 
|vGS| increases slowly with | vIN|. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 14</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Specialty Pairings: The Source-coupled Pair
 
Two coupled common-source sta ges 
Large differential gain
Easy to cascade
Easy to bias
 Common-mode rejection
IBIAS 
V-V+ 
+ 
vi1 + 
-vo1 
-
 vi2 
vo2 
Discussed in Lecture 19.
 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 9</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Specialty Pairings: The Push-pull or Totem Pole Output 
A stacked pair of complementary emitter- or source-followers 
Large input resistance Voltage gain near one
 
Small output resistance Low quiescent power
 
npn or n-MOS 
follower 
pnp or p-MOS
follower 
QnQp V+
V-vout+-RLvin+VBEn+-+-vin-VEBp
QnQpV- V+vout+-RLvin+VGSn+-+-vin-VSGp
Clif Fonstad, 11/24/09 Lecture 21 - Slide 11</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>DC off-set at the output of an Operational Amplifier:
 
DC off-set : 
The node between Q12 and Q13 is a high impedance node whose 
quiescent voltage can only be determined by invoking symmetry.* 
Q16
Q19Q18Q20Q21vOUT+-B+ 1.5 V
- 1.5 VAQ17Q15Q11Q12Q13Q14Q13'
The voltage on these 
two nodes is equal if 
there is no input, i.e. 
vIN1 = vIN2 = 0, and if 
the circuit is truly 
symmetrical/matched. 
This is the high 
impedance node . 
Real-world asymmetries 
mean the voltage on this 
node is unpredictable. 0 V  0.6 V + 
-  0.6 V + 
- 0 V 
+ 
+ -
- 0.5 V  0.6 V  - 0.4 V 
 - 0.4 V The voltage symmetry 
says will be at this node. 
The voltage we need at this 
node to make VOUT = 0. 
 0.6 V + 
- 0.6 V + 
-
In any practical Op Amp, a very small differential input, vIN1-vIN2,
 
is require to make the voltage on this node (and VOUT) zero.
 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 25</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>! vout=RLIE20evin"vout()Vt"e"vin"vout()Vt()=2RLIE20sinhvin"vout()VtSpecialty pairings: Push-pull or Totem Pole, cont. 
Voltage gain: 
-The design problem uses a bipolar totem pole.  The gain and linearity 
of this stage depend on the bias level of the totem pole. The gain is 
higher for with higher bias, but the power dissipation is also. 
Q20Q21+ 1.5 V
- 1.5 Vvout+-50!vin+VBE20+-+-vin-VEB21
To calculate the large signal transfer characteristic
 
of the bipolar totem pole we begin with vOUT:
 
! vOUT=RL"iE20"iE21()
The emitter currents depend on (vIN -vOUT):
 
! iE20="IE20evIN"vOUT()Vt,iE21=IE21e"vIN"vOUT()Vt
Putting this all together, and using IE21 = - IE20, we 
have: 
We can do a spread-sheet solution by picking a 
set of values for (vIN -vOUT), using the last 
equation to calculate the vOUT, using this vOUT 
to calculate vIN, and finally plotting vOUT vs 
The results are seen on the next slide. vIN. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 15</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Voltage gain, cont.: 
-With a 50  load and for several different bias levels we find: 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 16 The gain and linearity are 
improved by increasing 
the bias current, but the 
cost is increased power 
dissipation. 
The Av is lowest and rout is highest at the 
bias point (i.e., VIN = VOUT = 0). rin to 
the stage is also lowest there.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>V+
vout+-COExternalLoadIBIASV-vin+-CEVGG Specialty Pairings: The Cascode (postponed until Lec. 22)
 
Common-source sta ge followed by a common gate sta ge
 
Common-source voltage gain
Very large output resistance
Improved high frequency
performance 
Common Gate 
Common Source 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 10</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Achieving the maximum gain: (vGS-VT)min = ? 
For SI-MOSFETs , maximizing the voltage gain (Av or Avd) requires 
minimizing ( VGS-VT).  What is the limit? 
! Sub-threshold:                 AvVA=1nVtStrong inversion:         AvVA=2VGS"VT()
Av/VA is a smooth 
curve, so clearly 
(VGS-VT)min &gt; 2nVt. 
? 
Note: n = 1.25 was assumed.
 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 3</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012  - Microelectronic Devices and Circuits 
Lecture 21 - Diff-Amp Anal. II: Output Stages - Outline 
 Announcements 
DP: Get help before the Thanksgiving break.  It's due Friday, Dec. 4 
On Stellar : Write-up on the cascode connection posted under Lec. 21 
Lee Load and Current Mirror Load write-ups posted under Lec. 20. 
 Review - Non-linear and Active Loads 
Maximum gain: Av,max VA,eff/(VGS -VT)min for MOS;  VA,eff/Vthemal for BJT 
Lee Load, Current Mirror: foils on analysis of CM in DP 
 Specialty Stages - useful transistor pairings 
Source-coupled pairs
 
The Marvelous Cascode : Postponed until Lecture 22
 
Push-pull or Totem Pole output stages
 
 Performance metrics - continuing down the list 
Output resistance: Driving a load 
DC off-set on output: High impedance nodes; feedback connections 
Power dissipation: Add up currents from voltage supplies 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 1</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont. 
The input resistance of the output stages as seen by the Current Mirror 
We will make the approximation that the two emitter-follower paths 
can be modeled as being in parallel for purposes of calculating the 
input resistance. 
rin  rin1|| rin2 
2 x 50!Q17Q20Q16A
- 1.5 V+ 1.5 V
rin1
Q19Q21Q18B- 1.5 V+ 1.5 V2 x 50!rin2Inparallel 
Note: rin is smallest around vin = 0, so this is a worst-case estimate. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 21</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Active Loads: The current mirror load, cont. 
Common-mode inputs 
vicV+Q2vic+-+-Q3Q4Q1vOUT+-
V-IBIAS,    robicicicic 0
! vout,c=gob2gm2vic
With both inputs :
 
! vout=2gm3go2+go4+gel()vin1"vin2()2"gob2gm2vin1+vin2()2
Note: In D.P. the output goes to the gate of a BJT; gel matters. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 5</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>V+Q2vid/2++-Q3Q4Q1vOUT+-
V-IBIAS,    rob-vid/2idididid2id-Active Loads: The current mirror load
 
Large differential-mode 
gain, small common-mode 
gain. 
Also provides high gain 
conversion from double-
ended to single-ended 
output. 
The circuit is no 
longer symmetrical, so 
half-circuit techniques 
can not be applied. 
The full analysis is 
found in the course 
text. We find: 
Difference-mode inputs
 
! vout,d=2gm3go2+go4+gel()vid2
Clif Fonstad, 11/24/09 Lecture 21 - Slide 4</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole, cont.
 
-A p-MOS follower solves the - The solution is to combine the two
 
negative swing problem, but has in a totem pole stack (and drive and
 
its own positive swing problem. bias them by the preceding stage).
 
RLvIN goes positiveQ+ 1.5 V
- 1.5 VIBIASvIN+-vOUT+-Positive vOUT swing limited to IBIASRL Turns off As Q turns off IBIAS flows through load.The
Problem 
Q3Q5V+Q2
IBIASvOUT+-Q1Q4vIN+-
V-Q2 supplies
the load 
current for 
vOUT &gt; 0 
Q5 sinks the 
load current 
for vOUT &lt; 0 Q3 and Q4 bias Q2 
and Q5. They also
insure that Q5 turns 
off as Q2 turns on, 
and visa versa.
 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 13</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>An aside: More on the design problem CM stage
 
Transistor Q13 does not 
have a companion on the 
left side of the second DP 
gain stage (the Current 
Mirror). If we ignore the 
Early effect for the large 
signal biasing analysis, 
as you have been told to 
do, this is fine.  However, 
strictly speaking, it is best 
to maintain symmetry and 
thus you should add a 
companion transistor, 
Q13', as shown to the 
right. 
Q16+ 1.5 V
- 1.5 VAQ17Q14Q15Q11Q12Q13Q13'
Clif Fonstad, 11/24/09 Lecture 21 - Slide 8</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Specialty pairings: Push-pull or Totem Pole in D.P., cont.
 
The output resistance of the amplifier as seen by the 50  load 
We will make the approximation that the two emitter-follower paths 
can be modeled as being in parallel for purposes of calculating the 
output resistance. 
Inparallel 
rout  rout1|| rout2 
Q17Q20Q16A
- 1.5 V+ 1.5 Vrout12roS2
Q19Q21Q18B- 1.5 V+ 1.5 Vrout22roS2
Note: rout is largest around vout = 0, so this is a worst-case estimate. 
Clif Fonstad, 11/24/09 Lecture 21 - Slide 22</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Active Loads: A current mirror load variant (D.P. version)
 
In the design problem we 
have a current mirror stage 
that is not biased by a 
current source, but rather 
by the preceding stage*.  It 
thus looks like that on the 
right. 
We can do an 
LEC analysis of 
this circuit fairly 
easily. We start 
with the LEC for 
V+Q2vIC + vID/2+-+-Q3Q4Q1vOUT+-
V-vINNER+-vIC - vID/2
the left side and 
find vinner: 
gm3vgs3vic+vid/2 = vgs3+-+-vinnergo3gm1go1
LEC for the left side 
*	 Notice that it is possible to make the bias currents in the two legs of the mirror (Q1/Q3 and Q2/Q4) 
different by making the transistors widths different. Clif Fonstad, 11/24/09	 Lecture 21 - Slide 6</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Single-transistor building block stages: common-source, common-gate, and common-drain (follower) stages; characteristics and features.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec18/</lecture_pdf_url>
      <lectureno>18</lectureno>
      <slides>
        <slide>
          <slideno>14</slideno>
          <text>Common source amplifier, cont. 
gmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgel
! vout="gmvingo+gsl+gel="gmvtgo+gsl+gel
a large |#| 
! Av="gmgo+gsl=GmGo# $ % &amp; ' ( 
Two-ports: 
Gmvin+-vin+-voutiinioutGoGi
AvvinRo+-vin+-voutiiniout+-Gi
! Go=go+gsl()
! Gi=0Ri="()
! Gm="gm
A good workhorse gain stage 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 15</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 18 - Single Transistor Amplifier Stages - Outline
 
 Announcements 
Exam Two Results -	 Exams will be returned tomorrow (Nov 13). 
 Review - Biasing and amplifier metrics 
Mid-band analysis:	 Biasing capacitors:  short circuits above LO
 
Device capacitors:  open circuits below HI
 
Midband : LO &lt;  &lt; HI
 
Current mirror current source/sink biasing: on source terminal 
Performance metrics: gains (voltage, current, power); input and output 
resistances; power dissipation; bandwidth 
Multi-stage amplifiers: two-port analysis; current source/sink chains 
 Building-block stages 
Common source
 
Common gate
 
Source follower (also called "common drain")
 
Series feedback (more commonly: "source degeneracy")
 
Shunt feedback
 
Clif Fonstad, 11/12/09	 Lecture 18 - Slide 1</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>QREF+RREFV+
V-ICS1QCS1VREF2-Stage #1ICS2QCS2Stage #2ICS3QCS3Stage #3ICS5QCS5Stage #5vin+-vOut+-ICS4QCS4+VREF1-Stage #4Linear amplifier basics: Biasing multi-stage amplifiers 
 The current mirror voltage reference method can be extended
to bias multiple stages, and one reference chain can be used to
provide VREF to all the sources and sinks in an amplifier. 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 6</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>IBIASV-V++vin+-CECOvout+-ExternalLoad
 Common source amplifier 
Common source 
 Input to gate 
 Output from drain 
 Source common to 
input and output, 
and grounded 
gmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgel
Mid-band LEC for common source
 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 14</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Series Feedback: source degeneracy 
Useful in discrete device circuit 
design; we use it to understand
common-mode gain suppression
in differential amplifiers IBIAS 
V-V+ 
vout + 
- vin + 
-
CE CO 
RF 
Series feedback 
 Output signal fed back to the 
input through a passive ele-
ment that is common to the 
input and output circuits. 
Mid-band LEC: 
+-vgsgmvgsgogsl+-vin+-voutvt+-rtRFgels,bgs,bd
! Av=voutvin"#rlRFrl$1gsl+gel()
We find: 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 21</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Feedback: shunt feedback element 
Used to stabilize high gain circuits
and in transimpedance amplifiers;
the same topology leads to the
Miller effect. (Lec 23) IBIAS 
V-V+ 
vout 
- vin + 
-
CE + CORF 
Shunt feedback 
 Output signal fed back to the 
input through a passive ele-
ment forming a bridge be-
tween the input and output. 
gmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgelRF
! Av=voutvin"#gmRF
We find: Mid-band 
LEC: 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 22</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Mid-band, cont: The mid-band range of frequencies
 
In this range of frequencies the gain is a constant, and the
phase shift between the input and output is also constant
(either 0  or 180 ). 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
All of the parasitic and intrinsic device capacitances
are effectively open circuits 
All of the biasing and coupling capacitors are 
effectively short circuits 
* We will learn how to estimate HI and LO in Lectures 23/24. 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 3</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Linear amplifier basics: performance metrics
 
The characteristics of linear amplifiers that we use to compare
different amplifier designs, and to judge their performance
and suitability for a given application are given below: 
LinearAmplifier++--vinioutiinvoutRestofcircuit
Voltage gain , Av = vout/vin 
Current gain , Ai = iout/iin 
Power gain , Apower = Pout/Pin = voutiout /viniin = AvAi 
DC Power dissipation , PDC = (V+ -V-)(IBIAS 's) Input resistance , rin = vin/iin 
LinearAmplifier+-itestvtest
Output resistance , rout = vtest/itest with vin = 0 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 8</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Linear amplifier basics: two-port representations 
Each building block stage
can be represented by a
"two-port" model with
either a Thvenin or a
 
Norton equivalent at its
 
++--vinioutiinvoutStage # iLEC
output:
 
Avvinor RfiinRo or Go+-vin+-voutiiniout+-Gi or Ri
Gmvinor Aiiin+-vin+-voutiinioutGo or RoGi or Ri
Norton Output Thvenin Output 
Two-ports can
simplify the
analysis and
design of
multi-stage
amplifiers:
 
Gm,jvin+-vin,j+-vout,j =    vin,j+1iin,jGo,jGi,jiout,j = iin,j+1+-vout,j+1   = vin,j+2iout,j+1 = iin,j+2Go,j+1Gi,j+1Gm,j+1vin,j+1
Stage j Stage j+1 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 10</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Two-ports: 
AvvinRo+-vin+-voutiiniout+-Gi Source follower (common drain) amplifier, cont.
 
vgs= vin-voutgcs--voutgel+-gmvgsgo+vin+vt+-rtd,bsgsgmbd,b
! vout=gmvin"vout()gmb+go+gcs+gel#vout=gmvingm+gmb+go+gcs+gel$gmvingm+gmb=vin1+%
! Av"11+#
! Go=gm+gmb+go+gcs()"gm+gmb()=1+#()gm
! Gi=0Ri="()
! Gm=AvGo=gm
Gmvin+-vin+-voutiinioutGoGi
 1 
A great output buffer stage with small Rout and 
Clif Fonstad, 11/12/09 large Rin; Av  1, Ai large. Lecture 18 - Slide 17</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Summary of the single transistor stages (MOSFET)
 
! MOSFETVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon source"gmgo+gl[]="gmrl'()##ro=1go$ % &amp; ' ( ) Common gate*gm+gmb[]rl'*1*1gm+gmb[]*ro1+gm+gmb+go[]gt+ , - . / 0 Source followergm[]gm+gmb+go+gl[]*1##1gm+go+gl[]*1gmSource degeneracy(series feedback)*"rlRF##*roShunt feedback"gm"GF[]go+GF[]*"gmRF"glGF1GF1"Av[]ro||RF=1go+GF[]$ % &amp; ' ( ) 
! Power gain, Ap=Av"Ai
Note: When vbs = 0 the gmb factors should be deleted. Clif Fonstad, 11/12/09 Lecture 18 - Slide 23</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Source follower (common drain) amplifier 
Source Follower
 
(Common drain)
 
 Input to gate 
 Output from source 
 Drain common to
 
input and output,
 
and incrementally
 
grounded
 
IBIASV-V+vout+vin+-CO-ExternalLoad
+-vgsgmvgsgogcs+-vin+-vout=-vds=-vbsvt+-rtd,bsgsgelgmbvbs+-vbs
Mid-band LEC for
 
source follower
 
(common drain)
 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 16</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Linear amplifier basics: multi-stage structure; two-ports
 
LinearAmplifierLEC++--vinioutiinvoutExternal Load
The typical linear amplifier is comprised of multiple building-
block stages, often such as the single transistor stages we
introduced on Slide 14 ( and which will be the topic of Lect. 1 9):
 
External Load++--vinioutiinvoutStage #nLECStage #1LECStage #2LECStage #n-1LEC
A useful concept and tool for analyzing, as well as designing,
such multi-stage amplifiers is the two-port representation. 
Note: More advanced multi-stage amplifiers might include
feedback, the coupling of the outputs of some stages to the
Clif Fonstad, 11/12/09 inputs of preceding stages. This is not shown in this figure. Lecture 18 - Slide 9</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>IBIAS
V-V+
vout+
- vin+
-
CECO
IBIAS
V-V+
vout+
-
vIN+
-CO
CI
 
 
   
  
     
      
  
        
 
   
  
     Three MOSFET single-transistor amplifiers 
V-IBIAS V+ 
vout + 
-vin + 
-CO 
SOURCE FOLLOWER 
Input: gate
Output: source
 
Common: drain
 
Substrate: to source
 
IBIASV-V+vin+-CECOvout+-
 COMMON SOURCE 
Input: gate
Output: drain
Common: source
 
Substrate: to source
 
IBIASV-V+
vout+-vIN+-COCICOMMON GATE 
Input: source; Output: drain
Common: gate
 
Substrate: to ground
 
vout + 
-vin + 
-
vout + 
-vin + 
-
vout + 
-vin + 
-
Clif Fonstad, 11/12/09 Lecture 18 - Slide 12</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Clif Fonstad, 11/12/09 Lecture 18 - Slide 18  Common gate amplifier 
Common Gate 
 Input to source 
 Output from drain 
 Gate common to 
input and output, 
and grounded 
IBIASV-V+
vout+-vIN+-COCIExternalLoad
Mid-band LEC for 
common gate 
gmvgsgodssggsl+-vin = -vbs = -vgsvt+-rt+-voutgelbgmbvbs</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Common gate amplifier, cont. 
! gm+gmb()vin=gsl+gel()vout+govout+vin()"vout=gm+gmb+go()vingsl+gel+go()#1+$()gmgsl+gel+go()vin
Voltage gain - KCL at drain node: 
(gm + gmb)vsggo+-vin = vsgvt+-rtgsl+-voutgelg,bg,bdsioutiin
a large |#| Current gain - Current divider gsl/gel noting that iin = - id: 
! vout=iingsl+gel()=ioutgel"iout=gelgsl+gel()iin
 1 if gsl small 
Input resistance - Use vout(iin) and vout(vin) expressions:) 
! vout=iingsl+gel(),vout=gm+gmb+go()vingsl+gel+go()"
small 
! Rin=viniin=gsl+gel+go()gsl+gel()gm+gmb+go()"1gm+gmb()=11+#()gm
Clif Fonstad, 11/12/09 Lecture 18 - Slide 19</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Common gate amplifier, cont. 
(gm + gmb)vsggo+-vsgrtgsl+-vtestg,bg,bdsitest+-vtest*itest*
Output resistance - Set vt = 0, and apply vtest* to output; find itest*: 
a small # 
! itest*=govtest*"itest*rt()"gm+gmb()itest*rt#Go=gsl+itest*vtest*=gsl+go1+rtgm+gmb+go()
Two-port: 
! Go"gsl+go1+rtgm+gmb()Ro  very large()
! Ri"11+#()gmRi  very small()
! Ai=gelgel+gsl()"1
Aiiin+-vin+-voutiinioutRoRi
A very small Ri, very large Ro stage often used
Clif Fonstad, 11/12/09 Lecture 18 - Slide 20 to complement other stages; Ai  1, Av large.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>IBIAS-V+V
123
IBIAS-V+V
123
Linear amplifier layouts: The practical ways of putting
inputs to, and taking outputs from, transistors to form 
linear amplifiers 
There are 12 choices: three 
possible nodes to connect to 
the input, and for each one, 
two nodes from which to take 
an output, and two choices of 
what to do with the remaining 
node (ground it or connect it 
to something). 
Not all these choices work 
well, however. In fact only 
three do: 
Name Input Output Grounded 
Common source/emitter 1 2 3 
Common gate/base 3 2 1 
Common drain/collector 1 3 2 
(Source/emitter follower) 
Source/emitter degeneration 1 2 none 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 11</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Linear amplifier basics: Biasing multi-stage amplifiers. cont.
 
V+
V-ICS1Stage #1ICS2Stage #2ICS3Stage #3Stage #4ICS5Stage #5vin+-vOut+-ICS4
When looking at a complex circuit schematic it is useful to
identify the voltage reference chain and the biasing tran-
sistors and replace them all by current source symbols. 
This can reduce the apparent complexity dramatically. 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 7</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Biasing a MOSFET stage with a MOSFET current mirror:
 
Clif Fonstad, 11/12/09 Note : Q2 is always in saturation. As 
long as Q3 is also in saturation, its 
drain current will be (KQ3/KQ2) IREF. Above: Concept 
Right: Implementation 
V-Q2Q3V+
RREFQ1IDIREF
IBIAS-V
IDV+The design process : 
	 We have a target ID, and we 
want to know what size to 
make RREF to get it. 
	 For simplicity we can make 
KQ3 = KQ2, so IREF = ID. 
	 Select a KQ2, perhaps that 
corresponding to a mini -
mum size device. 
	 Calculate what VGS2 (= VREF) 
is when Q2's drain current is 
IREF: VREF = VT - (2 IREF/KQ2)1/2 
	 What RREF must be to make 
Q2's drain current IREF can 
then be found from: 
RREF = [(V+-V)-	-VREF]/IREF 
	 If RREF has this value, then 
Q3's drain current will be IREF 
as long as it is in saturation.
Lecture 18 - Slide 5</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 18 - Single Transistor Amplifier Stages - Summary
 
 Amplifier Building-blocks - single transistor stages 
Common source:	 good voltage and current gain
 
large Rin and Rout
 
good gain stage
 
Common gate:	 very small Rin; very large Rout 
unity current gain; good voltage gain 
will find paired with other stages to form "cascode" 
Source follower: very small Rout; very large Rin
 
unity voltage gain; good current gain
 
an excellent output stage or buffer
 
Series feedback: moderate voltage gain dependant on resistor ratio 
Shunt feedback: used in transimpedance amplifiers 
Clif Fonstad, 11/12/09	 Lecture 18 - Slide 24</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Single-transistor amplifiers with feedback
V+ 
+ 
vin + CO 
RF CO 
+ 
vout vout +-
 - vin - - RF IBIASIBIAS CE CE 
V-V-SERIES FEEDBACK V+ 
Clif Fonstad, 11/12/09 Lecture 18 - Slide 13 PARALLEL FEEDBACK * 
vout+-vin+-RF
vout+-vin+-RF
* Also termed "source degeneracy"</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Mid-band: the frequency range of constant gain and phase
 
IBIASV-V+
vout+-vin+-CECO
g!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCECOCC!gnext
Common 
emitter 
example: 
Biasing capacitors : effective shorts  &gt; LO 
Device capacitors : effective open circuits  &lt; HI 
We call the frequency range between LO and HI, the "mid-band" 
range. For frequencies in this range our model is simply: 
g!+-v!gmv!gogl+-vin+-voutvt+-rt
( gLOAD 
+ gnext) LO&lt;&lt;HI 
Valid for LO &lt;  &lt; HI, the "mid-band" range, where all bias 
capacitors are shorts and all device capacitors are open. Clif Fonstad, 11/12/09 Lecture 18 - Slide 2</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Linear equivalent circuits for transistors (dynamic):
Collecting our results for the MOSFET and BJT biased in FAR 
No velocity saturation;  = 1 
MOSFET : 
BJT: 
+-CgsvgsgsCgdgmbvbsgosdgmvgsb-+vbsCsbCdbCgb
! gm=KVGS"VT(VBS)[]1+#VDS[]$2KIDgo=K2VGS"VT(VBS)[]2#$#ID =IDVAgmb=%gm=%2KID                        with    %&amp;"'VT'vBSQ=1Cox*(SiqNAq)p"VBS
! Cgs=23WLCox*,             Csb,Cgb,Cdb:   depletion capacitancesCgd=WCgd*, where Cgd* is the G-D fringing and overlap capacitance per unit gate length (parasitic)
+-g!C!v!beCgmv!goec
! gm=qkT"oIBSeqVBEkT1+#VCE[]$qICkTg%=gm"o=qIC"okTgo="oIBSeqVBEkT+1[]#$#IC=ICVA
! C"=gm#b+ B-E depletion cap. with   #b$wB22De,       C:  B-C depletion cap.
Clif Fonstad, 11/12/09 Lecture 18 - Slide 4</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>MOS imagers. Semester wrap-up; life after 6.012.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec25/</lecture_pdf_url>
      <lectureno>25</lectureno>
      <slides>
        <slide>
          <slideno>2</slideno>
          <text>Sub-threshold Circuit Design: Digital Inverters, cont.
 
in ID 
out VDD = 0.3V 
! ID=IS,s"tevGS"VTnVt1"e"vDSVt# $ % % &amp; ' ( (               IS,s"t=KVt2(n"1)
with 
Work of Benton H. Calhoun at M.I.T. under Clif Fonstad, 12/10/09 Lecture 25 - Slide 3Prof. Anantha Chandrakasan's supervision. 
Courtesy of Benton Calhoun and Anantha Chandrakasan. Used with permission.</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Heterojunction BipolarTransistors , cont : fT = 685 GHz @ R.T.
 
fmax Gain (dB) 40 
30 
20 
10 
0 
1 10 100 1000 fT 
Frequency (GHz) 
Figure by MIT OpenCourseWare. 
Notice that performance above 50-100 GHz is extrapolated using 
the theoretical frequency dependence to get fT and fmax values. 
This is accepted practice because the instrumentation needed 
does not exist. 
Source: Compound Semiconductor, March 2008 
Clif Fonstad, 5/15/08 Lecture 26 - Slide 22</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>--------------------
     
    
   
   
  
  
  
  
    
--------------------
    
   
--------------------
      
    
                                                                                                      Life after 6.012 -cont.
 
 Processing
6.152J: Microelectronics processing technology U(F,S)
 
6.774: Physics of fabrication: front-end proc. H G(F*)
 
6.778J: Materials and processes for MEMS H G(S)
 
6.780J: Control of manufacturing processes H G(S*)
 
6.781J: Sub-micron and nanometer technology H G(S)
 
 Analog circuits
6.301: Solid-state circuits G(F)
 
6.302: Feedback systems G(S)
 
6.331: Advanced circuit techniques H G(F*)
 
6.334: Power electronics H G(S)
 
6.376: Low power analog VLSI H G(F)
 
6.775: Design of analog MOS LSI H G(S)
 
6.776: High speed communications circuits H G(S*)
 
 Digital circuits
6.374: Analysis and design of digital ICs H G(F)
 
6.375: Complex Digital Systems Design H G(S)
 
Clif Fonstad, 12/10/09 * alternate years Lecture 25 - Slide 34</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Solar Cells: Illumination shifts diode curve downward 
Electrical power is produced in 4th quadrant 
The total current:
 
! iD(vAB,M)=iD(vAB,0)+iD(0,M)                 =ISeqvABkT"1()"AqM1"a()
Illumination shifts the ideal diode curve down vertically:
 
iD 
vAB iD(0,M) = - AqM (1-a) iD(vAB,0) iD(vAB,M) 
Power conversion Light detection in this quadrant in this quadrant 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 29</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Sub-threshold Circuit Design: Translinear circuits, cont.
 
Now consider using this log function and its inversion to do 
multiplication. Consider the following circuit: 
To begin note that: 
! vGS1+vGS2=vGS3+vGS4
! vGSi"VT="nVtlnIiWiIS,s"t
and: 
Isolating v
! vGS4=vGS1+vGS2"vGS3GS4: 
and substituting , we find: 
V-V+I2Q1Q3I4VGS2+-I1I3Q2Q4VGS3+-VGS4+-VGS1+-
If the FETs are all the same width: 
! I4=I1"I2I3"W3"W4W1"W2Circuits like this can be used 
to do analog multiplication. 
! I4=I1"I2I3
* After 6.376 notes via Naveen Verma . 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 12</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Clif Fonstad, 12/10/09 Lecture 25  - Slide 20 n 
NDE p 
NAB n 
NDC 
      
  
 Bipolar Junction Transistors : basic operation and modeling  
 how the base-emitter voltage, vBE, controls the collector current, iC vCE 
+ iE-
E
 C
 
-
iC
 vBE + iB B 
x -wE wB+ wC 0 wB + E 
B  iC iE Electron 
ux Hole ux 
 +
 
C
 
vBE
 Why HBTs ?: high speed,
 
current, and efficiency.iB 
Clif Fonstad, 5/15/08 Lecture 26 - Slide 9</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Solar Cells: A single band-gap diode misses much of the 
solar energy spectrum 
Photons with energy , h, less 
than Eg are not absorbed, and 
that part of the spectrum is
lost. 
Photons with energy, h , more 
than Eg are absorbed but all 
their energy above Eg is lost to 
the crystal lattice as the 
electrons and holes "relax" to 
the bottom of their the lowest 
energy states . This limits Si 
solar cell efficiency to ~ 20%. 
The solution : Stack (layer)
several solar cells with 
differing band-gaps so each
optimally absorbs the
optimum range of photons. Electron
 
energy
 
Conducting
states 
Eg
 Eg,Si  1.1 eV
 
Bonding
states 
Density of electron
energy states 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 30</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Sub-threshold Circuit Design: Linear circuits
 
Conventional stages and designs can be operated in sub -
threshold, just as was done with CMOS gates. They are 
slow, but if power is a concern and high speed isn't ( i.e, 
under 10 MHz is OK ), they are worth considering. 
New types of MOS circuits are also 
possible: Translinear circuits.* 
Consider first, for example, the 
sub-threshold current mirror on 
the right: 
V-V+I1Q1Q2I2VREF+-
! VREF"VT="nVtlnI1W1IS,s"t
! I2=W2IS,s"te"VREF"VT()nVt=W2W1I1
Note the exp to ln and ln to exp 
conversions. 
*	 Translinear circuits were invented by Barrie Gilbert of Analog Devcies working with BJTs 
(IEEE JSSC , Vol SC-3, No. 4, Dec. 1968, pp. 353-373). 
Clif Fonstad, 12/10/09	 Lecture 25 - Slide 11</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 25 - Beyond Si; Beyond 6.012 - Summary
 
 The current state-of-the-art 
Very small and blazingly fast (and getting smaller and going faster every day) 
Lmin = 1.0 m 
The world of semiconductor  0.75 m 
electronics encompasses far  0.5 m more than Si P's and RAM,  0.35 m but it all benefits from the  0.25 m technology advances these  0.18 m major Si applications fund. 
 0.13 m 
 90 nm 
 65 nm We're in this region now. 
 45 nm We're in this region now. 
 32 nm We're in this region now. 
 22nm 
 Life after 6.012  15 nm 
Yes, there is life after 6.012.  11 nm 
 Physics  8 nm 
 Devices  5 nm 
 Processing 
 Analog circuits 
 Digital circuits 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 35</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Sub-threshold Circuit Design: Minimizing Energy per 
Operation, cont. 
Reducing VDD reduces the charging/discharging currents rapidly and 
increases the cycle time significantly, so Emin operation is low speed. 
For many remote and monitoring sensor application this is just fine. 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 8</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Si Substrate Buried oxide Mixing technologies and materials on a Si platform : other routes 
to keeping performance on the Si roadmap; optoelectronic integration 
Coaxial coupling: 
research at MIT 
Si CMOS IC substrate Laser Optical waveguide 
p contact 
III-V Mesa III-V Region n contactEvanescent vertical n- InP 
Optical mode coupling: SOI Region
work at UCSB and Intel H+ H+ 
Not to scale 
Figure by MIT OpenCourseWare. 
Grating coupling: 
specific to VCSELs 
Source: Dirk Taillaert , INTEC,
 
University of Gent
 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 28 
Courtesy of Dirk Taillaert. Used with permission.</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Sub-threshold Circuit Design: CMOS Inverters, cont.
 
In low-power applications an important metric the energy per operation, 
Epop.  There is an optimum supply voltage that minimizes Epop. 
Operating in strong inversion, Epop = CLVDD 2 , and reducing VDD clearly 
reduces Epop.  As VDD approaches VT, however, the contribution of sub -
threshold leakage becomes important, especially because the gate 
delay, GD (time per operation) increases as charging current decreases. 
In general: 
! "GD=2CLVDDID,sat
Only ID,sat is different depending on the region of operation. 
In strong inversion:
 
! ID,sat=KVDD"VT()22
Sub-threshold:
 
Just above threshold:
 
! ID,sat=KVt2(n"1)eVDD"VT()nVt
! ID,sat=KVt2(n"1)+VDD"VT()22[]
Thanks to Naveen Verma for discussions on sub-threshold circuits. 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 5</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Heterojunction BipolarTransistors : higher mobility materials, 
graded base to create drift field, different Eg to tailor injection 
Position from surface (m) 
Figure by MIT OpenCourseWare. Graded base 
GaAs0.5Sb0.5 - In0.2 Ga0.8As0.7Sb0.3 
InP collector InGaAs contact InP emitter 
0 0.05 0.10 0.15 0.20 Energy (eV) 
-1.5 -1.0 -0.5 -1.0 0.5 1.0 1.5 
Work of Prof. Milton Feng and students at University of Illinois 
Source: Compound Semiconductor, March 2008 
Clif Fonstad, 5/15/08 Lecture 26 - Slide 21</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Solar Cells: Multi-junction solar cells InGaP/GaAs/Ge
 
GaAs 
Ge InP GaP 
InGaP 
Multi-junction cells
exceed 50% conver-
sion efficiency. 
They are costly so are
used in sun tracking 
concentrator systems. p-InGaP 
n-InGaP 
p-GaAs 
n-GaAs 
p-Ge 
n-Ge 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 31</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Life after 6.012 -"I've taken the header, so where can I head?"
 
Digital ckts 
Analog ckts 6.012 
Fabrication Devices Physics 
 Physics
6.719: Nano electronics (see also 6.701; similar but "U") H G(S)
 
6.728: Applied quantum and statistical physics H G(F)
 
6.729: Molecular electronics H G(S)
 
6.730: Physics for solid-state applications H G(S)
 
6.732: Physics of solids H G(F)
 
6.763: Applied superconductivity H G(F*)
 
 Devices 
6.720J: Integrated microelectronic devices H G(F)
 
6.731: Semiconductor optoelectronics H G(F*)
 
6.772: Compound semiconductor devices H G(S*)
 
6.777J: Design and fabrication of MEMS H G(S)
 
6.789: Organic optoelectronics H G(S*)
 
Clif Fonstad, 12/10/09 * alternate years Lecture 25 - Slide 33</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Sub-threshold Circuit Design: CMOS Inverters, cont.
 
11 stages
 
330kHz 
300mV 
29kHz 
200mV 
3kHz 
100mV 	 Simple ring oscillator shows 
functionality in deep sub VT 
	 Delay increases exponentially in 
sub VT 
Work of Benton H. Calhoun at M.I.T. under 
Prof. Anantha Chandrakasan's supervision. 
Clif Fonstad, 12/10/09	 Lecture 25 - Slide 9 
Courtesy of Benton Calhoun and Anantha Chandrakasan. Used with permission.</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Sub-threshold Circuit Design: The need for low energy 
Emerging applications require
ultra-low energy: 
-sensors, medical devices
 
Images removed due to copyright restrictions:
 
cartoons and figures illustrating microsensors, medical devices,
 ambient intelligence, and portable devices.
 Ambient intelligence, portable
devices 
Sub-threshold operation : 
Slow, lower power, minimum
energy operation becomes
possible 
Sub-VT benefits: 
Power 
Energy 
Concerns : 
Increased sensitivity to noise
and to variations in VT and T . 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 2 Research at M.I.T. under Prof. Anantha Chandrakasan.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>! Epop=CLVDD21+2Ae"VDDnVt[]                       CLVDD21+2Ae"VDDnVt1+VDD"VT()22Vt2n"1()# $ % % &amp; ' ( ( CLVDD2                                                 ) * + + + , + + + Sub-threshold Circuit Design: CMOS Inverters, cont.
 
The energy per operation, Epop, including energy dissipated by the sub-
threshold leakage current, Ileakage x GD x # of idle gates is: 
! Epop=CLVDD2+AIleakageVDD"GD=CLVDD21+2AIleakageID,sat[]
A is the average number of idle gates per active gate, and the leakage 
current is: 
! Ileakage=KVt2n"1()e"VTnVt
Evaluating Epop in each region of operation we find: 
Sub-threshold 
Just above threshold 
In strong inversion 
These expressions are plotted on the next slide.
 
Thanks to Naveen Verma for discussions on sub-threshold circuits. 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 6</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Solar Cells: Multi-junction solar cells InGaP/GaAs/Ge , cont.
 Spectral lrradiance (W/m2/nm)
 2.5 
2 
1.5 
1 
0.5 
0 
1750 2000 2250 2500 
Lost 250 500 750 1000 1250 1500 
InGaP GaAs Ge Wavelength (nm) Absorption bands 
H2O H2O 
O3 H2O H2O 
O2 
H2OCO2 Sunlight at top of the atmosphere 
5250o C Blackbody spectrum 
Radiation at sea level UV Visible Infrared 
Figure by MIT OpenCourseWare. 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 32</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Sub-threshold Circuit Design: Digital Inverters
 
Operation of standard CMOS gate with VDD &lt; VT
 
CMOS Inverter Voltage Transfer Curves |VT| = 0.5 V 
Work of Benton H. Calhoun at M.I.T. under Clif Fonstad, 12/10/09 Lecture 25 - Slide 4Prof. Anantha Chandrakasan's supervision. 
Courtesy of Benton Calhoun and Anantha Chandrakasan. Used with permission.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Sub-threshold Circuit Design: Minimizing Energy per 
Operation in CMOS Logic 
The energy per operation, Epop, assuming |VT| = 0.4 V, n = 2, and A = 50 
and 100 is plotted below. Note the minimum for VDD a bit below VT**: 
** The results are quite sensitive in detail to the values of n, A, and VT. 
Thanks to Naveen Verma for sub-threshold circuit discussions. 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 7</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 25 - Beyond Si; Beyond 6.012 - Outline 
 Announcements 
HKN Evaluation - Do before final so you're still in a good mood. 
Final - Tuesday, Dec 15, 9:00 am to Noon
 Covering all the course; closed book; 4 problems 
 Sub-threshold Circuit - What, Why, How 
Applications: medical implants, remote sensors, portable devices 
Digital design: choosing VDD for minimum energy per operation 
 Devices we have known - Where are they now: 
MOSFETs : 5 nm Si, III-V high electron mobility transistors
 
BJTs : InP based double heterojunction bipolar transistors
 
LEDs : white lighting; laser diodes
 
Solar cells: multi-junction, multi-material concentrator cells
 
 Life after 6.012 
Is it possible? ("Where does one head after taking the header?" ) 
Clif Fonstad, 12/10/09 Lecture 25 - Slide 1</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>High frequency metric, fT: unity gain point of the short-
circuit current gain, sc(j) 
log !log |"sc|
!t!z
Unity gain point, t Low frequency value: 
= infinity for MOSFET 
= F for BJT F 
! "t#gmCgs=3ChVGS$VT()2L2=3sCh2LMOSFET, no vel. sat.gmCgs=WssatCox*WLCox*=ssatLMOSFET, w. vel. sat.gmC%+C()&amp; limIc'(#2Dmin,BwB2BJT, large IC) * + , + - . + / + =10tr
Clif Fonstad, 12/10/09 Lecture 25 - Slide 14</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Excess populations and minimum carrier lifetime, photoconductivity. Non-uniform concentrations and diffusion. Fick&#8217;s first and second laws.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec02/</lecture_pdf_url>
      <lectureno>2</lectureno>
      <slides>
        <slide>
          <slideno>15</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 16Modern photoconductors - mid-infrared sensors, imagers*
EdElectron
energy
Density of statesEd  25 meV
Eg  0.1
   - 0.25 eVConducting
states
Bonding
states+
h @ 5 - 12 mElectron
energy
Density of statesEd  0.1 - 0.25 eV
Eg 
 1.1 eV
Bonding
states+Ed
h @ 5 - 12 mConducting
statesmid-infrared:   = 5 to 12 m, h = 0.1 to 0.25 eV
Intrinsic, band to band option:
small energy  gap; ni very large
n' (= p') small relative to no
signal very weakExtrinsic, donor to band option:
large energy  gap; ni very small
n' (= ND+) large relative to no
signal much stronger
* Night vision,  deep space imaging, thermal analysis</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 14Uniform material with uniform excitations
     (pushing semiconductors out of thermal equilibrium)
C.  Photoconductivity - drift and optical generation
  When the carrier populations change because of optical
generation 
!   gL(t) " n(t) = no + n'(t), p(t) = po + n'(t) 
!   "(t) = q[en(t)+hp(t)]          = q[eno+hpo]+q[e+h]n'(t)          = "o+"'(t)
...the conductivity changes:
! iD(t)="o+"'(t)[]w#dlVAB=ID+id(t)            with     id(t)="'(t)w#dlVAB
!   gL(t) " id(t) 
This change is used in photoconductive detectors to sense light:
The current varies in response to
the lightldw
iD = ID + id(t)+
VAB
(t)gL(t)
! Used:  p'(t) = n'(t)</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 12Special Case - Low Level Injection :     assume p-type, po &gt;&gt; no
LLI:  n' &lt;&lt; po
When LLI holds our equation becomes linear, and solvable:
This first order differential equation is very familiar to us.  The
homogeneous solution is:
! dn'dt"gL(t)#pon'r      =gL(t)#n'$minwith   $min%1por
! dn'dt=gL(t)"(po+no+n')n'r
! n'(t)=Ae"t#minB.Uniform Optical Generation, gL (t), cont.
 This equation is non-linear :  It is in general hard to solve</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 5Conductivity , o:
Ohm's law on a  microscale states that the drift current density is
linearly proportional to the electric field:
The total drift current is the sum of the hole and electron drift
currents.  Using our early expressions we find:
From this we see obtain our expression for the conductivity :
Majority vs. minority carriers :
Drift and conductivity are dominated by the most numerous, or
"majority," carriers:
n-type
p-type
! Jxdr=Jexdr+Jhxdr=qenoEx+qhpoEx=qeno+hpo()Ex
! Jxdr="oEx
! "o=qeno+hpo()     [S/cm]
! no&gt;&gt;po"#o$qenopo&gt;&gt;no"#o$qhpo</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 10Uniform material with uniform excitations
     (pushing semiconductors out of thermal equilibrium)
B.  Uniform Optical Generation, gL (t)
  The carrier populations, n and p :
The light supplies energy to "break" bonds creating excess holes,  p',
and electrons,  n'.  These excess carriers are generated in pairs.
Thus:
  Generation, G, and recombination, R :
In general:
In thermal equilibrium:  G = R
! G=goR=nopor" # $ G=R%go=nopor=ni2r
! dndt=dpdt=G"RG&gt;R#dndt=dpdt&gt;0G&lt;R#dndt=dpdt&lt;0$ % &amp; ' &amp; 
!   Electron concentration:  no"no+n'(t)Hole concentration:   po"po+p'(t)# $ %   with      n'(t)=p'(t)</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 9Having said all of this ,
it is good to be aware that the  mobilities vary with doping
and temperature, but in 6.012 we will
1. use only one value for the hole mobility in Si, and one for the
electron mobility in Si, and will not consider the variation with
doping.  Typically for bulk silicon we use
e = 1600  cm2/V-s and  h =  600  cm2/V-s
2.  assume uniform temperature (isothermal) conditions and
room temperature operation, and
3.  only consider velocity saturation when we talk about MOSFET
scaling near the end of the term.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 16.012 - Electronic Devices and Circuits
Lecture 2 - Uniform Excitation; Non-uniform conditions
Announcements
Review
Carrier concentrations in TE given the doping level
What happens above and below room temperature?
Drift and mobility - The full story.
Uniform excitation: optical generation
Generation/recombination in TE
Uniform optical generation - external excitation
Population excesses, p' and n', and their transients
Low level injection; minority carrier lifetime
Uniform excitation: applied field and opticalgeneration
Photoconductivity, photoconductors
Non-uniform doping/excitation: diffusion, continuity
Fick's 1st law; diffusion
Diffusion current; total current ( drift plus diffusion )
Fick's 2nd law; carrier continuity</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 20Hole Diffusion Fluxes and Currents:
The hole concentration is p(x,t), each hole carries a charge +q,
and the hole diffusion constant is Dh.  The hole diffusion flux and
current densities are :
Electron Diffusion Fluxes and Currents:
Similarly for electrons using n(x,t), -q, and De :
Total Current Fluxes:
Adding the diffusion and drift current densities yield the total
currents:
         Holes:
     Electrons:
! Fh(x,t)="Dh#p(x,t)#x      Jh(x,t)="qDh#p(x,t)#x
! Jh(x,t)=qhp(x,t)E(x,t)"qDh#p(x,t)#x
! Fe(x,t)="De#n(x,t)#x       Je(x,t)=qDe#n(x,t)#x
! Je(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"xNon-uniform doping/excitation, cont. :  Diffusion</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 8Variation of mobility with
temperature and doping
e vs T in Si at several doping levels vs doping for Si, Ge, and GaAs at R.T.
(Neaman , Fig. 5.3)1019101810171016ND = 1014 cm-3
(T)-3/2(T)3/2mn (cm3 /V - S)
Log m n
50102103104
100 200 500 1000
T(K)Log TImpurity
scatteringLatticescatteringSi
Figure by MIT OpenCourseWare.104
103
102
104
103
102
104
103
102
101410151016101710181019Mobility (cm2/V-s)mp
mp
mpGe
Si
GaAs
Impurity concentration (cm -3)mn
mn
mnT = 300 K
Figure by MIT OpenCourseWare.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 11B.Uniform Optical Generation, gL (t), cont.
With uniform optical generation, gL(t):
   thus
! dndt=dpdt=G"R=go+gL(t)"(no+n')(po+p')r
! G=go+gL(t)R=npr=no+n'()po+p'()r
The question :   Given Nd, Na, and gL(t), what are n(t) and p(t)?
To answer :   Using
     gives one equation in one unknown*:
          * Remember:  no and po are known given Nd, Na
! (1)     dndt=dpdt=dn'dt=dp'dt(2)     go=nopor(3)      n'=p'
! dn'dt=gL(t)"(po+no+n')n'r</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 4Uniform material with uniform excitations
     (pushing semiconductors out of thermal equilibrium)
A.  Uniform Electric Field, Ex , cont.
Drift motion :
Holes and electrons acquire a constant net velocity, sx,
proportional to the electric field:
At low and moderate |E|, the mobility, , is constant.
At high |E| the velocity saturates and  deceases.
Drift currents :
Net velocities imply net charge flows, which imply currents:
Note:  Even though the semiconductor is no longer in thermal
equilibrium the hole and electron populations still have their
thermal equilibrium values.
! sex="eEx,shx=hEx
! Jexdr="qnosex=qenoExJhxdr=qposhx=qhpoEx</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 13Important facts about   min and recombination:
 The minority carrier lifetime is  a gauge of how quickly excess
carriers recombine in the bulk of a semiconductor sample.
Recombination also occurs at surfaces  and contacts .
(Problem x in P.S. #2 deals with estimating the relative importance
of recombination in the bulk relative to that at surfaces and contacts.)
In silicon :
the minority carrier lifetime is relatively very long,
the surface recombination can be made negligible, and
the only significant recombination occurs at ohmic contacts
(Furthermore, the lifetime is zero at a well built ohmic contact, and
any excess carrier reaching a contact immediately recombines, so
the excess population at an ohmic contact is  identically zero.)
In most other semiconductors :
both bulk and surface  recombination are likely to be important,
but it is hard to make any further generalizations</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 3
Variation of carrier concentration with temperature
     (Note:  for convenience we assume an n-type sample)
Around R.T.
Full ionization
Extrinsic doping
! Nd+"Nd,Na#"NaNd+#Na#()&gt;&gt;nino"Nd#Na(),po=ni2no
At very high T
Full ionization
Intrinsic behavior
! Nd+"Nd,Na#"Nani&gt;&gt;Nd+#Na#no"po"ni
At very low T
Incomplete ionization
Extrinsic doping, but withcarrier freeze-out
! Nd+&lt;&lt;Ndassumingn"type()Nd+"Na"&gt;&gt;nino#Nd+"Na"()&lt;&lt;Nd"Na(),po=ni2no</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 246.012 - Electronic Devices and Circuits
Lect 2 - Excitation; Non-Uniform Profiles  - Summary
Uniform excitation:  optical generation
In TE, go(T) = nopo r(T)
Uniform illumination adds uniform generation term, gL(t)
Populations increase:  no   no + n', po   po + p', and n' = p'
   dn'/dt = dp'/dt = go(T) + gL(t)  np r(T) = gL(t)  [np  nopo]r(T)
              focus is on minority     gL(t)  n'/min with min  [po r(T)]-1 if LLI holds
Uniform excitation:  both optical and electrical bb
Photoconductivity:   o   o + ' = q [e (no + n') + h (po + p')]
        = o + q (e + h) p'
Photoconductors:  an important class of light detectors
Non-uniform doping/excitation:  diffusion added bb
Fick's first law:   Fmx = - DmdCm/dx       [Jmx = -qmDmdCm/dx]
Diffusion currents:   Jex,df =  qDedn/dx ,   Jhx,df =  -qDhdp/dx ,
Total currents:    Jex = Jex,dr + Jex,df =  qneEx + qDedn/dx
         Jhx = Jhx,dr + Jhx,df =  qphEx  qDhdp/dx
Fick's second law:  dCm/dt = -dFmx/dx    [dCm/dt = -(1/qm)dJmx/dx]
Continuity:    dn/dt - (1/q) dJex/dx = dp/dt + (1/q) dJhx/dx = G - R</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 15
An antique photoconductor at MIT:
Do you know
where it is on
campus?A Stanley Magic
Door with a lensed
photoconductor-
based sensor unit.</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 2Extrinsic Silicon, cont.:  solutions in Cases I and II
Case I - n-type :   Nd  &gt; Na:, (Nd - Na) &gt;&gt; ni  "n-type Si"
Define the net donor concentration, ND:
! ND"(Nd#Na)
! no"ND,po = ni2(T)/no"ni2(T)/ND
We find:
In Case I the concentration of electrons is much greater than
that of holes.  Silicon with net donors is called "n-type" .
! no&gt;&gt;ni&gt;&gt;po 
Case II - p-type :   Na  &gt; Nd:, (Na - Nd) &gt;&gt; ni  "p-type Si"
Define the net acceptor concentration, NA:
! NA"(Na#Nd)
! po"NA,no = ni2(T)/po"ni2(T)/NA
We find:
In Case II the concentration of holes is much greater than that
of electrons.  Silicon with net acceptors is called "p-type" .
! po&gt;&gt;ni&gt;&gt;no</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 23What we have so far:
Five things we care about (i.e. want to know):
    Hole and electron concentrations:
    Hole and electron currents:
    Electric field:Non-uniform doping/excitation, cont. :  Summary
! p(x,t)    and    n(x,t)Jhx(x,t)    and    Jex(x,t)Ex(x,t)
      And, amazingly, we already have five equations relating them:
 Hole continuity:
Electron continuity:
Hole current density:
Electron current density:
Charge conservation :
! "p(x,t)"t+1q"Jh(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)"n(x,t)"t#1q"Je(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)Jh(x,t)=qhp(x,t)E(x,t)#qDh"p(x,t)"xJe(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"x%(x,t)="&amp;(x)Ex(x,t)[]"x$qp(x,t)#n(x,t)+Nd(x)#Na(x)[]
So...we're all set, right?  No, and yes.....
We'll see next time that it  isn't easy to get a general solution, but we can prevail.</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 21Total Current Fluxes, cont.:
An important different between the  drift and diffusion currents:
         Holes:
     Electrons:
! "Fm(x,t)"x=#"Cm(x,t)"t
! Jh(x,t)=qhp(x,t)E(x,t)"qDh#p(x,t)#x
! Je(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"xNon-uniform doping/excitation, cont. :  Diffusion ...
Continuity
Drift depends on
total carrier
concentrationDiffusion depends on
the concentration
gradient
Continuity Relationships ( Fick's Second Law):
Another consequence of non-uniform doping/excitations is that
fluxes can vary in space, leading to concentration increases or
decreases with time:
This effect must be added to  generation and recombination when
counting carriers.</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 19Non-uniform doping/excitation :  Diffusion
 When the hole and electron populations are not uniform we have
to add diffusion currents to the drift currents we discussed before.
Diffusion flux ( Fick's First Law):
Consider particles m with a concentration distribution, Cm(x).
Their random thermal motion leads to a diffusion flux density:
where Dm is the diffusion constant of the particles.
       Note that the diffusion flux is down the gradient .
Diffusion current:
Diffusion depends only on the random thermal motion of the
particles and has nothing to do with fact that they may be charged.
However, if the particles carry a charge qm, the particle flux is also
an electric current density:
! Fm(x,t)="Dm#Cm(x,t)#x    particles/cm2-s[]
! Jm(x,t)="qmDm#Cm(x,t)#x    A/cm2[]</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 22Continuity, cont.:
For holes and electrons, Fick's Second Law translates to:
         Holes:
     Electrons:
! "Fh(x,t)"x=1q"Jh(x,t)"x=#"p(x,t)"tNon-uniform doping/excitation, cont. :  Continuitity
! "Fe(x,t)"x=1#q"Je(x,t)"x=#"n(x,t)"t
With these factors the total expressions for the dp/dt and dn/dt are:
           Holes:
     Electrons:
! "p(x,t)"t=G#R#1q"Jh(x,t)"x"n(x,t)"t=G#R+1q"Je(x,t)"x
These can also be written as:
! "p(x,t)"t+1q"Jh(x,t)"x="n(x,t)"t#1q"Je(x,t)"x=G#R
We'll come back to  this in Lectures 3 and 6.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Clif Fonstad, 9/15/09Lecture 2 - Slide 7Velocity saturation
The breakdown of Ohm's
law at large electric fields.
Above :  Velocity vs. field
plot at R.T.  for holes
and electrons in Si (log-
log plot). (Fonstad, Fig. 3.2)
Left:  Velocity-field curves
for Si, Ge, and GaAs at
R.T. (log-log plot).
(Neaman , Fig. 5.7)
Silicon
102105106107108
103 104 105 106Carrier drift velocity (cm/s)
Electric field (V/cm)Ge
SiGaAs (electrons)
T = 300K
Electrons
Holes
Figure by MIT OpenCourseWare.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Clif Fonstad, 9/15/09 Lecture 2 - Slide 6Resistance, R, and  resistivity , o:
Ohm's law on a macroscopic scale says that the current and
voltage are linearly related:
 The question is, "What is R?"
We have:
Combining these we find:
which yields:
              where
Note:   Resistivity , o, is defined as the inverse of the conductivity:
! Jxdr="oExwithEx=vABlandJxdr=iDw#t
! vab=RiD
! iDw"t=#ovABlltw
iD+
vAB

! vAB=lw"t1#oiD=RiD                             R$lw"t1#o=lw"t%o=lA%o
! "o#1$o       [Ohm-cm]</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>.
Lecture 2Photoconductors -quantum well infrared photodetectors
 QWIPs 
 Lockheed Martin and BAE Systems. All rights reserved. 
This content is excluded from our Creative Commons license. For more information, see http://ocw.mit.edu/fairuse 
Above: Schematic illustration of 
QWIP structure and function. 
Upper right: A QWIP imager 
photograph 
Lower right: Spectral response
of a typical IR QWIPs 
Ref: Lockheed-Martin (now BAE
Clif Fonstad, 9/15/09 Systems), Nashua, N.H.
-Slide 17Note: 5 m  0.25 eV            8 m  0.15 eV Emitter
Collector+ + ++ + ++ + +Energy
DistanceDonor 
atomsPhotoexcited 
electron
Photocurrent
Figure by MIT OpenCourseWare.
3 4 5 6 7 8 9 10020406080100
Blue
QWIPRedQWIP
Wavelength (microns)Responsivity (mA/W)-3V
-1V-1V-3VT = 77K, TBB = 800K, f/4
Figure by MIT OpenCourseWare.</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu
6.012 Microelectronic Devices and Circuits 
Fall 2009
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Review reverse biased junctions. Consider forward bias and the special case of minority carrier injection into quasineutral regions.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec05/</lecture_pdf_url>
      <lectureno>5</lectureno>
      <slides>
        <slide>
          <slideno>20</slideno>
          <text>QNR Flow , cont. : Solving the steady state diffusion equation 
We seldom care about this general result. Instead, we find 
that most diodes fall into one of two cases: 
Case I - Long-base diode: wn &gt;&gt; Lh 
Case II - Short-base diode: Lh &gt;&gt; wn 
Case I : When wn &gt;&gt; Lh, which is the situation in an LED, for 
example, the solution is 
! p'(x)"p'(xn)e#x#xn()Lh   for    xn$x$wn
This profile decays from p'(xn) to 0 exponentially as e-x//L h. 
The corresponding hole current for xn  x  wn in Case I is 
! Jh(x)"#qDhdp'(x)dx=qDhLhp'(xn)e#x#xn()Lh     for    xn$x$wn
The current decays to zero also, indicating that all of the excess 
minority carriers have recombined before getting to the contact. 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 21</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>xn -xp 
qA   qB 
( = -q  A) 
-qNAp  qNDn Depletion capacitance : Comparing depletion charge stores with a
 
parallel plate capacitor (x) 
(x) 
d/2 
-d/2 qA 
qB( = -qA) x x 
Depletion region charge storeParallel plate capacitor 
! qA,PP=A"dvABCpp(VAB)#$qA,PP$vABvAB=VAB=A"d
Many similarities;
 
important differences.
 
! qA,DP(vAB)="AqNApxpvAB()="A2q#Si$b"vAB[]NApNDnNAp+NDn[]Cdp(VAB)%&amp;qA,DP&amp;vABvAB=VAB=Aq#Si2$b"VAB[]NApNDnNAp+NDn[]=A#Siw(VAB)
Clif Fonstad, 9/24/09 Lecture 5 - Slide 10</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>QNR Flow , cont. : Uniform doping, non-uniform LL injection 
With these first four conditions our five equations become:
(assuming for purposes of discussion that we have a p-type sample) 
In preparation for continuing to our fifth condition, we note
that combining Equations 1 and 3 yields one equation in 
n'(x,t): 
! 1,2:   "p'(x,t)"t+1q"Jh(x,t)"x="n'(x,t)"t#1q"Je(x,t)"x=gL(x,t)#n'(x,t)$e 3:     Je(x,t)%+qDe"n'(x,t)"x 4:    Jh(x,t)=qhp(x,t)E(x,t)+qDh"p'(x,t)"x 5:    "E(x,t)"x=q&amp;p'(x,t)#n'(x,t)[]
! "n'(x,t)"t#De"2n'(x,t)"x2=gL(x,t)#n'(x,t)$e
The time dependent diffusion equation 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 17</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Comparing the depletion approximation 
with a full solution : 
Example : An unbiased abrupt p-n junction
 
with NAp= 1017 cm-3, NDn = 5 x 1016 cm-3
 
Charge 
E-field Potential 
nieq(x)/kT po(x), no(x) 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 4
 
Courtesy of Prof. Peter Hagelstein. Used with permission.</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Depletion approximation : Applied bias 
Forward bias , vAB &gt; 0:  
vAB 
-wp 
wn -xp 0 xn (b-vAB) x 
No drop
in wire 
No drop
at contact No drop
in QNR No drop
in QNR No drop
at contact No drop
in wire 
In a well built diode, all the applied
voltage appears as a change in the
the voltage step crossing the SCL -wp x 
wn -xp 0 xn vAB  
(b-vAB) Reverse bias , vAB &lt; 0: 
Note :  With applied bias we are no longer in thermal equilibrium so 
it is no longer true that n(x) = ni eq(x)/kT and p(x) = ni e-q(x)/kT. 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 5</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Current Flow q 
Unbiased 
junction 
Population in
equilibrium with 
barrier 
q 
Forward bias
 
on junction
 
Barrier lowered so
 
carriers to left can
 
cross over it.
 
q 
Reverse bias
 
on junction
 
Barrier raised so the
 
few carriers on top
spill back down it.
 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 12 
x 
x 
x</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>The Depletion Approximation : comparison cont. 
Example : Same sample, forward
 
biased 0.6 V
 
Charge 
E-field Potential 
nieq(x)/kT p (x) 
n (x) 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 8Courtesy of Prof. Peter Hagelstein. Used with permission.</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>The Depletion Approximation , cont.:
 
Integrating again gives the electrostatic potential: 
(x) 
n 
-xp 
x 
xn 
p 
equation relating our unknowns, xn and xp: -xp (x)
x 
! NApxp=NDnxnxn 
1 
E(0) = -qNApxp/Si
 = -qNDnxn/Si Requiring that the potential be continuous at x = 0 gives
us our second relationship between xn and xp: 
! "(x)="p                            for       x&lt;#xp"p+qNAp2$Six+xp()2          for     -xp&lt;x&lt;0"n#qNDn2$Six#xn()2          for      0&lt;x&lt;xn"n                           for        xn&lt;x% &amp; ' ' ' ( ' ' ' Insisting E(x) is continuous at x = 0 yields our first
(0) = p + qNApxp2/2Si 
= n  qNDnxn2/2Si 
! "p+qNAp2#Sixp2="n$qNDn2#Sixn2
2 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 3</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>6.012 - Electronic Devices and Circuits 
Lecture 5 - p-n Junction Injection and Flow - Summary
 
 Biased p-n Diodes 
Depletion regions change (Lecture 4) 
Currents flow: two components 
 flow issues in quasi-neutral regions 
 boundary conditions on p' and n' at -xp and xn 
 Minority carrier flow in quasi-neutral regions
The importance of minority carrier diffusion 
 minority carrier drift is negligible 
Boundary conditions
Minority carrier profiles and currents in QNRs
 
 Short base situations 
 Long base situations 
 Carrier populations across the depletion region (Lecture 6) 
Potential barriers and carrier populations 
Relating minority populations at -xp and xn to vAB 
Excess minority carriers at -xp and xn 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 28</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>QNR Flow , cont. : Uniform doping, non-uniform LL injection 
Five unknowns, five equations, five flow problem conditions: 
1. Uniform doping 
! dnodx=dpodx=0"#n#x=#n'#x,#p#x=#p'#x
! po"no+Nd"Na=0#$=qp"n+Nd"Na()=qp'"n'()
2. Low level injection 
(in p-type, for example) 
3. Quasineutrality holds
 
! n'"p',#n'#x"#p'#x
! n'&lt;&lt;po"np#ni2()r$n'por=n'%e
4. Minority carrier drift is negligible 
(continuing to assume p-type) 
! Je(x,t)"qDe#n'(x,t)#x
Note: It is also always true that
 
! "n"t="n'"t,"p"t="p'"t
Clif Fonstad, 9/24/09 Lecture 5 - Slide 16</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>QNR Flow , cont. : Solving the steady state diffusion equation
 
Case II : When Lh &gt;&gt; wn, which is the situation in integrated 
Si diodes, for example, the differential equation simplifies 
! d2p'(x)dx2=p'(x)Lh2"0
to:
 
We see immediately that p'(x) is linear:
 
Fitting the boundary conditions we find:
 
! p'(x)=Ax+B
! p'(x)"p'(xn)1#x#xnwn#xn$ % &amp; ' ( ) * + , - . /    for    xn0x0wn
This profile is a straight line, decreasing from p'(xn) at xn to 0 at wn. 
In Case II the current is constant for xn  x  wn: 
! Jh(x)"#qDhdp'(x)dx=qDhwn#xnp'(xn)     for    xn$x$wn
The constant current indicates that no carriers recombine 
before reaching the contact. 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 22</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>Current flow: finding the relationship between iD and vAB 
There are two pieces to the problem: 
	 Minority carrier flow in the QNRs is what limits the current. 
	 Carrier equilibrium across the SCR determines n'(-xp) and p'(xn), 
the boundary conditions of the QNR minority carrier flow problems. 
Ohmic	 Uniform p-type Uniform n-type 
-wp	 -xp0 xn wn x p n Ohmic 
contact contact 
A B iD 
+ -
vAB 
Quasineutral Space charge Quasineutral
region I region region II 
Minority carrier flow 
here determines the 
electron current The values of n' at 
-xp and p' at xn are 
established here . Minority carrier flow 
here determines the 
hole current 
Clif Fonstad, 9/24/09 - Lecture 6 next Tuesday -	 Lecture 5 - Slide 25</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>The p-n Junction Diode: the game plan for getting iD(vAB) 
We have two QNR's and a flow problem in each: 
Quasineutral QuasineutralOhmic 
n Ohmic 
contact 
B 
-region II 
p contact 
A iD 
+ 
vAB region I 
x x 
-wp -xp0 0 xn wn 
p'(xn) = ? 
p'(wn) = 0 n'(-xp) = ? n'p p'n 
n'(-wp) = 0 
x
 
-wp -xp0 0 xn wn
 
If we knew n'(-xp) and p'(xn), we could solve the flow problems 
and we could get n'(x) for -wp&lt;x&lt;-xp, and p'(x) for xn&lt;x&lt;wn  
Clif Fonstad, 9/24/09 Lecture 5 - Slide 26 x</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>where A and B are constants that satisfy the boundary
conditions.         
         
     QNR Flow , cont. : Solving the steady state diffusion equation
 
find p'(x) for xn For convenience, we focus on the n-side to start with and 
 x  wn. p'(x) satisfies 
! d2p'(x)dx2=p'(x)Lh2
subject to the boundary conditions:
 
! p'(wn)=0   and   p'(xn)=something we'll find next time
The general solution to this static diffusion equation is:
 
! p'(x)=Ae"xLh+Be+xLh
where A and B are constants that satisfy the boundary
conditions. Solving for them and putting them into this
equation yields the final general result: 
! p'(x)=p'(xn)ewn"xn()Lhewn"xn()Lh"e"wn"xn()Lhe"x"xn()Lh"p'(xn)e"wn"xn()Lhewn"xn()Lh"e"wn"xn()Lhe+x"xn()Lh                         for    xn#x#wn
Clif Fonstad, 9/24/09 Lecture 5 - Slide 20</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>QNR Flow , cont. : Uniform doping, non-uniform LL injection 
Sketching and comparing the limiting cases: wn&gt;&gt;Lh, wn&lt;&lt;Lh 
Case I - Long base: wn &gt;&gt; Ln (the situation in LEDs ) 
p'(x) [cm-3] Jh(x) [A/cm2] 
x [cm-3] wn qDhp'n(xn) Lh e-x/L h 
0 xn xn+Lh wn 0 xn xn+Lh n
x [cm-3] p'n(xn) 
e-x/L h 
Case II - Short base: w&lt;&lt; L(the situation in most Si diodes and transistors) n n 
p'(x) [cm-3] Jh(x) [A/cm2] 
p'n(xn) n
qDhp'n(n)x[wn-xn] 
0 x w x [cm-3] 0 x w x [cm-3]n n n n 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 23</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>.and knowing n'(x) for -wp&lt;x&lt;-xp, and p'(x) for xn&lt;x&lt;wn, 
we can find Je(x) for -wp&lt;x&lt;-xp, and Jh(x) for xn&lt;x&lt;wn. 
' ' 
Having Je(x) for -wp&lt;x&lt;-xp, and Jh(x) for xn&lt;x&lt;wn, we can get iD 
because we will argue that iD(vAB) = A[ Je(-xp,vAB)+Jh(xn,vAB)] 
but first we need to know n'(-xp,vAB) and p'(xn,vAB). 
Clif Fonstad, 9/24/09 We will do this in Lecture 6. Lecture 5 - Slide 27 -wp -xp 0 wn 0 xn np pn 
n'(-wp) = 0 n'(-xp,vAB) = ? 
p'(wn) = 0 p'(xn,vAB) = ? 
x x 
wn 0 xn -wp -xp 0 Je JhJe(-wp&lt;x&lt;-xp)=qDe(dn'/dx) 
Jh(xn&lt;x&lt;wn)=-qDh(dp'/dx) 
x x</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>QNR Flow , cont. : Solving the steady state diffusion equation
 
The steady state diffusion equation in p-type material is: 
! d2n'(x)dx2"n'(x)Le2="1DegL(x)
and for n-type material it is:
 
! d2p'(x)dx2"p'(x)Lh2="1DhgL(x)
In writing these expressions we have introduced Le and Lh, 
the minority carrier diffusion lengths for holes and 
electrons, as: 
! Le"De#e
! Lh"Dh#h
We'll see that the minority carrier diffusion length tells us how 
far the average minority carrier diffuses before it recombines. 
In a basic p-n diode, we have gL = 0 which means we only need 
the homogenous solutions, i.e. expressions that satisfy: 
! d2p'(x)dx2"p'(x)Lh2=0
! d2n'(x)dx2"n'(x)Le2=0
n-side : p-side : 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 19</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>QNR Flow , cont. : Uniform doping, non-uniform LL injection 
The time dependent diffusion equation, which is repeated
below, is in general still very difficult to solve 
! "n'(x,t)"t#De"2n'(x,t)"x2=gL(x,t)#n'(x,t)$e
but things get much easier if we impose a fifth constraint: 
5. Quasi-static excitation
 
! gL(x,t) such that all  ""t#0
With this constraint the above equation becomes a second
 
! "Ded2n'(x)dx2=gL(x)"n'(x)#e
order linear differential equation: 
which in turn becomes, after rearranging the terms :
 
The steady state diffusion equation 
! d2n'(x)dx2"n'(x)De#e="1DegL(x)
Clif Fonstad, 9/24/09 Lecture 5 - Slide 18</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>The Depletion Approximation : comparison cont. 
Example : Same sample, reverse
 
biased -2.4 V
 
Charge 
E-field Potential 
nieq(x)/kT p (x) 
n (x) 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 7
 
Courtesy of Prof. Peter Hagelstein. Used with permission.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Bias applied, cont.: With vAB  0, it is not true that n(x) = ni eq(x)/kT 
and p(x) = ni e-q(x)/kT because we are no longer in TE. However, 
outside of the depletion region things are in quasi-equilibrium, and 
we can define local electrostatic potentials for which the equilibrium 
relationships hold for the majority carriers, assuming LLI. 
Forward bias , vAB &gt; 0: 
In this region n(x)  ni eqQNRn/kT Reverse bias , vAB &lt; 0: 
-wp x 
wn -xp 0 xn vAB QNRn 
(b-vAB) QNRp 
vAB 
vAB vAB x -wp 
wn 0 xn vAB QNRn 
(b-vAB) QNRp 
vAB 
vAB -xp vAB 
In this region p(x)  ni e-qQNRp /kT 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 11</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>QNR Flow : Uniform doping, non-uniform LL injection 
What we have: 
Five thin gs we care about (i.e. want to know): 
Hole and electron concentrations: 
Hole and electron currents: 
Electric field: 
! p(x,t)    and    n(x,t)Jhx(x,t)    and    Jex(x,t)Ex(x,t)
And, five e quations relating them:
 
Hole continuity:
 
Electron continuity:
 
Hole current density: 
Electron current density:
 
Charge conservation :
 
! "p(x,t)"t+1q"Jh(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)"n(x,t)"t#1q"Je(x,t)"x=G#R$Gext(x,t)#n(x,t)p(x,t)#ni2[]r(t)Jh(x,t)=qhp(x,t)E(x,t)#qDh"p(x,t)"xJe(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"x%(x,t)="&amp;(x)Ex(x,t)[]"x$qp(x,t)#n(x,t)+Nd(x)#Na(x)[]
We can get approximate analytical solutions if 5 conditions are met! 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 15</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>The value of the depletion approximation 
The plots look good, but equally important is that 
1.	 It gives an excellent model for making hand calculations
and gives us good values for quantities we care about: 
	 Depletion region width
	 Peak electric field 
	 Potential step 
2.	 It gives us the proper dependences of these quantities on
the doping levels (relative and absolute) and the bias voltage. 
Apply bias; what happens ? 
Two things happen 
1. The depletion width changes
 (b -vAB) replaces b in the Depletion Approximation Eqs. 
2. Currents flow 
 This is the main topic of today s lecture 
Clif Fonstad, 9/24/09	 Lecture 5 - Slide 9</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>x-xp 
 
                xn -xp 
-qNAp  qNDn              
                  The Depletion Approximation : an informed first estimate of (x) 
Assume full de pletion for -xp &lt; x &lt; xn, where xp and xn are 
two unknowns yet to be determined. This leads to: 
! "(x)=0#qNApqNDn0    for    for    for    forx&lt;#xp#xp&lt;x&lt;00&lt;x&lt;xnxn&lt;x$ % &amp; &amp; ' &amp; &amp; 
(x)
Integrating the charge once gives the electric field
 
! E(x)=0                   for            x&lt;"xp"qNAp#Six+xp()         for       "xp&lt;x&lt;0qNDn#Six"xn()          for          0&lt;x&lt;xn0                 for             xn&lt;x$ % &amp; &amp; &amp; ' &amp; &amp; &amp; 
(x) 
n 
E(0) = -qNApxp/Si 
= -qNDnxn/Si 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 2 x x</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>The Depletion Approximation : Applied bias, cont.
 
Adding vAB to our earlier sketches: assume reverse bias, vAB &lt; 0
 
(x)
 xn -xp 
-qNAp qNDn 
w 
xn xp 
(x)x 
x 
! w=2"Si#b$vAB()qNAp+NDn()NApNDn
! xp=NDnwNAp+NDn(),xn=NApwNAp+NDn()
xn -xp 
|Epk| 
! "#=#b$vAB  and     #b=kTqlnNDnNApni2
! Epk=2q"b#vAB()$SiNApNDnNAp+NDn()
(x)
 xn -xp 
(b -vAB) x 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 6</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Current flow: finding the relationship between iD and vAB 
There are two pieces to the problem: 
	 Minority carrier flow in the QNRs is what limits the current. 
	 Carrier equilibrium across the SCR determines n'(-xp) and p'(xn), 
the boundary conditions of the QNR minority carrier flow problems. 
Ohmic	 Uniform p-type Uniform n-type 
-wp	 -xp0 xn wn x p n Ohmic 
contact contact 
A B iD 
+ -
vAB 
Quasineutral Space charge Quasineutral
region I region region II 
Minority carrier flow 
here determines the 
electron current 
- Today's Lecture -The values of n' at 
-xp and p' at xn are 
established here. Minority carrier flow 
here determines the 
hole current 
- Today's Lecture -
Clif Fonstad, 9/24/09 - Lecture 6 -	 Lecture 5 - Slide 13</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Electronic Devices and Circuits 
Lecture 5 - p-n Junction Injection and Flow - Outline
 
 Review 
Depletion approximation for an abrupt p-n junction 
Depletion charge storage and depletion capacitance (Rec. Fri.) 
qDP(vAB) =  AqNApxp =  A[2q(b-vAB){NApNDn/(NAp+NDn)}]1/2 
Cdp(VAB)   qDP/ vAB|VAB = A[q{NApNDn/(NAp+NDn)}/2(b-VAB)]1/2 
 Biased p-n Diodes 
Depletion regions change (Lecture 4) 
Currents flow: two components 
 flow issues in quasi-neutral regions (Today) 
 boundary conditions on p' and n' at -xp and xn (Lecture 6) 
 Minority carrier flow in quasi-neutral regions
The importance of minority carrier diffusion 
Boundary conditions 
Minority carrier profiles and currents in QNRs 
 Short base situations 
 Long base situations 
 Intermediate situations 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 1</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Solving the five equations: special cases we can handle 
, po): 
Lecture 1
 1. Uniform doping, thermal equilibrium ( nopo product, no
! ""x=0,""t=0,gL(x,t)=0,Je=Jh=0
2. Uniform doping and E-field (drift conduction, Ohms law):
 
Lecture 1 
! ""x=0,""t=0,gL(x,t)=0,Ex constant
3. Uniform doping and uniform low level optical injection (
! ""x=0,gL(t),n'&lt;&lt;po min): 
Lecture 2
 
3'. Uniform doping, optical injection, 
! ""x=0,Ex constant,gL(t) and E-field (photoconductivity): 
Lecture 2
 
4. Non-uniform doping in thermal equilibrium (junctions, interfaces)
 
Clif Fonstad, 9/24/09 Lecture 5 - Slide 14 Lectures 3,4 
5. Uniform doping, non-uniform LL injection ( QNR diffusion) 
Lecture 5 
! "Nd"x="Na"x=0,n'#p',n'&lt;&lt;po,Je#qDe"n'"x,""t#0
! ""t=0,gL(x,t)=0,Je=Jh=0TODAY</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>QNR Flow , cont. : Uniform doping, non-uniform LL injection 
The four other unknowns 
 Solving the steady state diffusion equation gives n. 
 Knowing n'..... we can easily get p, Je, Jh, and Ex: 
First find Je: 
Then find Jh: 
Next find Ex: 
Then find p:
 
! Ex(x)"1qhpoJh(x)#DhDeJe(x)$ % &amp; ' ( ) 
! p'(x)"n'(x)+#qdEx(x)dx
! Je(x)"qDedn'(t)dx
! Jh(x)=JTot"Je(x)
Finally, go back and check that all of the five conditions are 
met by the solution. 
Once we solve the diffusion equation to get 
the minority excess, n', we know everything . Clif Fonstad, 9/24/09 Lecture 5 - Slide 24</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Solar cells and LEDs (light emitting diodes).</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec08/</lecture_pdf_url>
      <lectureno>8</lectureno>
      <slides>
        <slide>
          <slideno>20</slideno>
          <text>IThe III-V wurtzite quarternary : GaInAlN 
Sze PSD Fig 2a 
0.7 0.6 0.3 
0.4 
0.5 
Lattice period, a (nm) 
2.0 3.0 4.0 5.0 6.0 
GaN 
0.28 0.30 0.32 0.34 0.36 0.38 1.0 InN AlN 0.2 
0.25 
Good for UV 
(unique) 
Great for blue 
(the best) 
Good for green 
Not so good for 
red yet. A material covering the spectrum: 
nN C 3 
2 1 
120o 
Figure by MIT OpenCourseWare. 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 27</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>P   
   1.0 
0.9 
Light emitting diodes  -0.8 
0.7 
600 620 640 660 680 700 lf = 20 mA 
TA = 25o C 
GaAsP 
Red 
LED GaAsP 
Red 
LED Relative photon intensitytypical spectra
 
 LED emission - typ. 20 nm wide
 0.6 
0.5 
0.4 0.3 
0.2 
0.1 
0 
 - Wavelength-nm 
 Important spectra to compare
 
Figure by MIT OpenCourseWare.with LED emission spectra
 
Response of 
human eyeRelative spectral characteristics Relative spectral response or output 
Output of Tungsten source at 2870 K 
Response of silicon phototransistors Output of TIL23 TIL24 TIL25 GaAs LEDs 
0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 0 0.2 0.4 0.6 0.8 1.0 1.2 
 -Wavelength-m 
Figure by MIT OpenCourseWare. 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 19</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>BJT Modeling : FAR models/characteristics
 
BECvBE+iFIES!FiFiB"FiBor
BECvBE+iBIBS!FiB
! "F#$iCiE=1$%B()1+%E()&amp;11+%E()
! "F#iCiB=1$%B()%E+%B()&amp;1%E
Defects
 
! "E=DhDe#NABNDE#wB,effwE,eff
! "B#wB,eff22LeB2
Design 
Clif Fonstad, 10/6/09 
! Doping:   npn with   NDE&gt;&gt;NAB   wB,eff:  very small       LeB:   very large and  &gt;&gt;wB,eff Lecture 8 - Slide 2</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Photodiodes - cont.: the photocurrent, iD(0,M)
 
The excess minority carriers: 
n'p p'n 
p'(xL) 
p'(wn) = 0 n'(-wpx-xp) = 0 p'(xn) = 0 
x 
-wp -xp0 xn xL= wn 
xn+a(wn-xn)The minority carrier currents: 
Je Jh 
xL -wp -xp wn 0 xn Je(-wpx-xp) = 0 aqM 
x 
-(1-a)qM qM 
The photocurrent, iD(0,M):
 
! iD(0,M)="AqM1"a()
Clif Fonstad, 10/6/09 Lecture 8 - Slide 11</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Lecture 8 - Slide 24 
 Lecture 10 - Slide 20 Materials for Red LEDs: GaAsP and AlInGaP
 
Modern AlInGaP 
red LEDs grown 
lattice-matched on 
GaAs, and then 
transferred to GaP 
substrates 
-Kish, et al, APL 64 
(1994) 2838. 
GaP red LEDs
 
grown GaP and
 
based on Zn-O
 
pair transitions
 
Early GaAsP red
 
LEDs grown on a
 
linearly graded
 
buffer on GaAs
 
-Holonyak and Bevacqua , 
APL 1 (1962) 82. 
Clif Fonstad, 10/6/09</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Multi-junction cells - efficiency improvement with number
 
Clif Fonstad, 10/6/09 "Photovoltaics take a load off soldiers," Oct. 27, 2006, online at: Lecture 8 - Slide 15
 
http://www.solar.udel.edu/CSOctSOL-Darpa-reprint.pdf 
Courtesy of Institute of Physics. Used with permission.</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>BJT's , cont. : What about the collector doping, NDC? 
An effect we didn't put into our large signal model 
 Base width modulation - the Early effect and Early voltage: 
The width of the depletion region at the B-C junction increases as vCE 
increases and the effective base width, wB,eff, gets smaller, thereby 
E 
Clif Fonstad, 10/6/09 reverse breakdown of the B-C junction. Lecture 8 - Slide 3  Punch through - base width modulation taken to the limit 
When the depletion region at the B-C junction extends all the way
through the base to the emitter, IC increases uncontrolably . 
Punch through has a similar effect on the characteristics to that of Punch through p n 
wB,eff C Early effect B 
n+ increasing  and, in turn, iC. 
 We will take this effect into account in our small signal LEC modeling. To minimize the Early effect we make NDC &lt; NAB</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 10 - BJT Wrap-up, Solar Cells, LEDs - Summary
 
 Photodiodes and solar cells 
Characteristic: iD(vAB, L) = IS(eqvAB/kT -1) - IL 
Reverse or zero bias: iD(vAB &lt; 0)   IL (detects the presence of light) 
In fourth quadrant:  iD x vAB &lt; 0 (power is being produced!!) 
 Light emitting diodes; laser diodes 
Materials: red: GaAlAs , GaAsP , GaP amber:  GaAsP 
yellow:  GaInN green:  GaP, GaN 
blue:  GaN white: GaN w. a phosphor 
The LED renaissance: new materials ( phosphides , nitrides) 
new applications (fibers, lighting, displays, etc) 
Laser diodes: CD players, fiber optics, pointers
 Check out: http://www. britneyspears .ac/lasers. htm 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 32</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Materials for Green LEDs: GaP, InGaAlP
 
The first green 
LEDs were GaP 
grown by liquid 
phase epitaxy on 
GaP substrates 
and based on N 
doping. N is an 
"isoelectronic" 
donor, with a 
very small Ed. 
InGaAlP grown 
by MOCVD on 
GaAs substrates 
provide modern 
high brightness 
LEDs 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 26</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Photodiodes - illuminated p-n junction diodes 
Consider a p-n diode illuminated at x = xn + a(wn-xn), 0  a  1. 
p n Ohmic 
contact Ohmic 
contact 
A B iD 
+ -
vAB qM 
x 
-wp -xp0 xn xL= wn 
xn+a(wn-xn) 
What is iD(vAB, M)? Use superposition to find the answer: 
! iD(vAB,M)=iD(vAB,0)+iD(0,M)
We know iD(vAB,0) already 
 
! iD(vAB,0)=IS(eqvABkT"1)
The question is, "What is iD(0,M)."
 
! iD(0,M)=?
Clif Fonstad, 10/6/09 Lecture 8 - Slide 10</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Photovoltaic Energy Conversion: Solar cells and TPV, cont.
 
Efficiency issues: 1. h :Eg mismatch 
2. Voc and fill factor 
3. Intensity (concentrator) effect 
1. 
2. 
3. 
! vOC=kTqlnq"iLIS# $ % &amp; ' ( 
! h"&lt;Egnot absorbed; energy lost&gt;Egexcess energy, h"#Eg(), lost$ % &amp; 
! Poutmax&lt;"iSCvOC=#iL$kTlnq#iLIS% &amp; ' ( ) * 
! L"#$"
Clif Fonstad, 10/6/09 Skyline Solar parabolic reflector/concentrator multi-junction cell Lecture 8 - Slide 14 
installation photo-illustration from website. 
Courtesy of Skyline Solar Inc. Used with permission.</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>pnp BJT's : The other "flavor" of bipolar junction transistor 
pnp Symbol and FAR model: 
Oriented with emitter down like npn:
C Structure: iC 
+
 
C iC
iB 
B
+ vBE 
 EvCE 
BECvEB+IES!FIESeiB"FiBorqVEB/kT
Oriented as found in circuits:
 + 
p+ 
NAE n 
NDB p
NAC 
iB
 
BCEvEB+IES!FIESeiB"FiBorqVEB/kT
B
 E
+
 
vEB
 vBE
 B
 

 
iB -iCC  iEE 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 4</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 8 - BJTs Wrap-up, Solar Cells, LEDs - Outline
 
 Announcements 
Exam One - Tomorrow, Wednesday, October 7, 7:30 pm 
 BJT Review 
Wrapping up BJTs (for now)
 
History - 1948 to Today
 
 p-n Diode review 
Reverse biased junctions - photodiodes and solar cells 
In the dark:  no minority carriers, no current 
With illumination:  superposition, iD(vAB, L); photodiodes 
The fourth quadrant:  optical-to-electrical conversion; solar cells 
Video:  "Solar cell electricity is better electricity - putting 6.012 to work 
improving our world (a true story)" 
Forward biased junctions - light emitting diodes, diode lasers 
Video:  "The LEDs Around Us" 
Diode design for efficient light emission:  materials, structure 
The LED renaissance:  red, amber, yellow, green, blue, white 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 1</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>__________________________ 
     
           
 
     
       
        Light emitting diodes : historical perspective
 
LEDs are a very old device, and were the first commercial
compound semiconductor devices in the marketplace. Red, 
amber, and green LEDs (but not blue) were sold in the 1960's, but
the main opto research focus was on laser diodes; little LED 
research in universities was done for many years. 
Then things changed dramatically in the mid-1990's: 
In part because of new materials developed for red and blue lasers 
(AlInGaP/GaAs , GaInAlN/GaN ) 
In part because of packaging innovations 
(Improved heat sinking and advanced reflector designs) 
In part due to advances in wafer bonding 
(Transparent substrates for improved light extraction) 
In part due to the diligence of LED researchers 
(Taking advantage of advances in other fields) 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 20</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>n 
n nn n 
n n p+ p+p 
p p n++ 
n++n++ n+ 
n+ 
n+ n+ 
p-n+ 
Junction isolated integrated BJT -  1960's onwards 
Oxide isolated integrated BJT - a modern process Integrated Bipolar Junction Transistors 
- integrated circuit processes. 
Clif Fonstad, 10/6/09 Figure by MIT OpenCourseWare. Lecture 8 - Slide 6</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Left:    
  
    Light emitting diodes : the latest wrinkles 
Surface texturing, Super-thin ( ~ 5 m ) devices 
p-pad (Cr/Au) GaAs/AuGe Dot n-pad (Cr/Au) 
ITO 
Al/Al2O3/ITO Roughened n-GaN 
n-GaN 
p-GaNMQW active region Metal anode and 
cathode contacts 
Ceramic submount 
Figure by MIT OpenCourseWare. 
2005 IEEE. Used with permission. 
Lee et al, "Increasing the extraction efficiency of AlGaInP LEDs via n-side surface roughening," 
IEEE Photonics Technology Letters 17 (2005) 2289. 
Right: Shchekin et al, "High performance thin-film flip-chip InGaN-Gan light-emitting diodes," Applied 
Physics Letters 89 (2006) 071109. (Already in production by Philips LumiLeds .) 
Courtesy of the American Institute of Physics. Used with permission.
Clif Fonstad, 10/6/09 Lecture 8 - Slide 30</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Light emitting diodes : what they are all about 
The basic idea 
In Si p-n diodes and BJTs we make heavy use of the very long
minority carrier lifetimes in silicon, but in LEDs we want all the
excess carriers to recombination, and to do so creating a
photon of light. We want asymmetrical long-base operation: 
n'p, p'n 
n' large 
p'n very small 
x 
-w -x0x wp p n n 
Why have people cared so much about LEDs? 
a cool, efficient source of light 
rugged with extremely long lifetimes 
can be turned on and off very quickly, 
and modulated at very high data rates 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 18</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Materials for Amber LEDs: GaAsP , AlInGaP , and GaP
 
Modern AlInGaP 
amber LEDs 
grown lattice-
matched on 
GaAs, and then 
transferred to 
GaP substrates 
-Kish, et al, APL 64 
(1994) 2838. 
Early GaAsP 
amber LEDs 
grown on a 
linearly graded 
buffer on GaAs 
-Holonyak and 
Bevacqua , APL 1 (1962) 
82. 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 25 
 Lecture 10 - Slide 21</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Metallic base contact 
n-type base wafer 
Active base 
region 
Metallic emitter 
contact 
(2.5 mm) 
Recrystallized
 
p-type regions
 
Metallic collector contact 
Approx. 0.001" 
(25 m) Approx. 0.1" 
Figure by MIT OpenCourseWare. 
Alloy junction BJT 
-Early1950's 
Early Bipolar
Junction
 
Transistors
 
-the first 10 yrs. 
Clif Fonstad, 10/6/09 Photograph of grown junction BJT (showing device width of 5 mm) 
removed due to copyright restrictions. 
Grown junction BJT - mid-1950's 
p-type emitter region 
Base contact 
Base contact 
Emitter contact 
n-type base region 
Approx. 0.0002" (0.25  mm) p-type collector region Active base region 
Collector contact Approx. 0.01" 
(5 m) 
Figure by MIT OpenCourseWare. 
Diffused junction BJT - late-1950's Lecture 8 - Slide 5</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Light emitting diodes : fighting total internal reflection 
With an index of refraction  3.5, the angle for total internal 
*reflection is only 16 . (Only 2% gets out the top!**) 
Total internal reflection can be alleviated somewhat if the 
device is packaged in a domed shaped, high index plastic 
package : 
(With ndome = 2.2, 
10% gets out the top!**) 
If the device is fabricated with a substrate that is transparent 
to the emitted radiation, then light can be extracted from 
the 4 sides and bottom of the device, as well as the top. 
Increases the extraction efficiency by a factor of 6! 
* Critical angle, c = sin-1(nout/nin), ** Fraction  (sinc)2/4 =( nout/2nin)2 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 28</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>InGaP cell
Eg= 1.84 eV (0.67 m)
GaAs cell
Eg= 1.43 eV (0.86 m)
Ge cell
Eg= 0.7 eV (1.75  m)  
    
  
  
  
   
   
     
    
 
    
 
    
  Multi-junction cells, 
cont. - 2 designs 
InGaP cell 
Eg = 1.84 eV (0.67 m) 
GaAs cell 
Eg = 1.43 eV (0.86 m) 
Ge cell 
Eg = 0.7 eV (1.75 m) Tunnel junction 
Tunnel junction 
Substrate 
Ge or GaAs 
A 3 -junction design 
(3 lattice-matched cells connected 
in series by tunnel diodes ) 
A 6 -junction design* 
(3-tandem multi-junction 
cells set side-by-side ) 
Clif Fonstad, 10/6/09 * "Photovoltaics take a load off soldiers," Oct. 27, 2006, online at: Lecture 8 - Slide 16 
http://www.solar.udel.edu/CSOctSOL-Darpa-reprint.pdf 
Courtesy of Institute of Physics. Used with permission.</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Photodiodes - cont.: The i-v characteristic and what it means.
 
The total current:
 
! iD(vAB,M)=iD(vAB,0)+iD(0,M)                 =ISeqvABkT"1()"AqM1"a()
The illumination shifts the ideal diode curve vertically
down. iD 
vAB iD(0,M) = - AqM (1-a) iD(vAB,0) iD(vAB,M) 
Power conversion Light detection in this quadrant in this quadrant 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 12</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Compound Semiconductors: A wide variety of bandgaps .
 
Diamond lattice ( Si, Ge, C [diamond] ) The majority are "direct gap"
 
Zinc blende lattice (GaAs shown) 
Te
52Se
34S
16B
5
Zn
30
Cd
48
Po
84P
15
Hg
80As
33Ge
32Ga
31
Bi
83Tl
81Pb
82In
49Sb
51Sn
50C
6N
7O
8
Si
14Al
13IIIIIIVVVImust for efficient optical emission). 
Figure by MIT OpenCourseWare. 
Ga 
Ag 
Lecture 8 - Slide 23 
Figure by MIT OpenCourseWare. 
Clif Fonstad, 10/6/09</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Light emitting diodes  -design issues 
Significant challenges in making LEDs include:
 
1.  Choosing the right semiconductor(s) 
- efficient radiative recombination of excess carriers 
- emission at the right wavelength (color) 
2.  Getting the light out of the semiconductor
 
- overcoming total internal reflection and reabsorption 
3.  Packaging the diode 
- good light extraction and beam shaping 
- good heat sinking (for high intensity applications) 
Clif Fonstad, 10/6/09 Lecture 8 - Slide 22</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Differential amplifiers: large signal transfer characteristics; small signal analysis using common- and difference-mode inputs.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec19/</lecture_pdf_url>
      <lectureno>19</lectureno>
      <slides>
        <slide>
          <slideno>12</slideno>
          <text>Differential Amplifier Analysis -
incremental analysis exploiting symmetry and superposition 
vin1+-vin2+-vout1+-vout2+-Linear equivalentcircuit (symmetrical)
vin2+-vout2+-vin1+-vout1+-a LEHC: one halfof sym. LEC a LEHC: one halfof sym. LEC 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 13</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>IBIAS
V-V+
vout+
- vin+
-
CECO
IBIAS
V-V+
vout+
-
vIN+
-CO
CI
 
 
   
  
     
      
  
        
 
   
  
     Three MOSFET single-transistor amplifiers 
V+ 
+ 
IBIAS CO vin - + 
vout 
-
V-
SOURCE FOLLOWER 
Input: gate
Output: source
 
Common: drain
 
Substrate: to source
 
IBIASV-V+vin+-CECOvout+-
 COMMON SOURCE 
Input: gate
Output: drain
Common: source
 
Substrate: to source
 
IBIASV-V+
vout+-vIN+-COCICOMMON GATE 
Input: source; Output: drain
Common: gate
 
Substrate: to ground
 
vout + 
-vin + 
-
vout + 
-vin + 
-
vout + 
-vin + 
-
Clif Fonstad, 11/17/09 Lecture 19 - Slide 3</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Summary of the single transistor stages (MOSFET)
 
! MOSFETVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon source"gmgo+gl[]="gmrl'()##ro=1go$ % &amp; ' ( ) Common gate*gm+gmb[]rl'*1*1gm+gmb[]*ro1+gm+gmb+go[]gt+ , - . / 0 Source followergm[]gm+gmb+go+gl[]*1##1gm+go+gl[]*1gmSource degeneracy(series feedback)*"rlRF##*roShunt feedback"gm"GF[]go+GF[]*"gmRF"glGF1GF1"Av[]ro||RF=1go+GF[]$ % &amp; ' ( ) 
! Power gain, Ap=Av"Ai
Note: When vbs = 0 the gmb factors should be deleted. Clif Fonstad, 11/17/09 Lecture 19 - Slide 5</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>IBIAS+VCC
vI1+-vO1+-vO2+-vI2+--VEE+-vORCRCQ2Q1
          
   
       
           
  
Differential Amplifiers: large signal analysis of
emitter coupled pairs Emitter-coupled pair 
Below:  Schematic with resistor loads
 
Right:  Large signal equivalent circuit in FAR
 
Analysis : 
3 KVL loops: vI1 - vBE1 +vBE2 -vI2 = 0, vO1 = VCC - RCFiF1, vO2 = VCC - RCFiF2 
KCL at one node:     iF1 + iF2 = IBIAS 
Ideal diode relationships: iF1  IES exp (qvBE1/kT), iF2  IES exp (qvBE2/kT) 
(see text for details of analysis) Clif Fonstad, 11/17/09 Lecture 19 - Slide 10</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Diff. Amps: large signal analysis of source coupled pairs, cont.
 
Results: The outputs again only depend on the difference between
 
the two inputs, (vI1 -vI2): 
Slope around origin = -gmRD 
! vO1=VDD"RD2KvIN1"vIN2[]2+IBIAS                                               +K2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2# $ % &amp; % ' ( % ) % vO2=VDD"RD2KvIN1"vIN2[]2+IBIAS                                               "K2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2# $ % &amp; % ' ( % ) %        vO="RDK2vIN1"vIN2[]4IBIASK"vIN1"vIN2[]2
Symmetrical vo 
Clif Fonstad, 11/17/09 Only the difference in the inputs matters!! Lecture 19 - Slide 9</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Differential Amplifier Analysis -
incremental analysis exploiting symmetry and superposition 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 14 
-vid+--vod+-a LEHC: one halfof sym. LEC vid+-vod+-a LEHC: one halfof sym. LEC No voltage on common links, so incrementally they are grounded.vid+-vod = Avdvid+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC vic+-voc+-a LEHC: one halfof sym. LEC No current in common links, so incrementally they are open.vic+-voc = Avcvic+-a LEHC: one halfof sym. LEC</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>_______________________________________ 
        
       
            
            
              
  
        
        Differential Amplifier Analysis -difference-mode and
 
common-mode signals 
Any pair of signals can be decomposed into a portion that 
is the identical in both, and a portion that is equal, but opposite 
in both. For example, if we have two voltages, v1 and v2, we can 
define a common-mode signal, vC, and a difference-mode signal, 
vD, as: vC= (v1+ v2)/2 vD= v1- v2 
In terms of these two voltages, we can write v1 and v2 as: 
v1= vC+ vD/2 v2= vC- vD/2 
In incremental analysis of linear amplifiers we will decom -
pose our inputs into difference- and common-mode inputs: 
vic = (vin1 + vin2)/2 and vid = vin1 - vin2. 
We will apply vid to the circuit and get vod (= Avdvid), and 
then apply vic to the circuit to get voc (= Avcvic). Then we will 
reconstruct our outputs: 
vout1 = voc + vod/2 = Avcvic + Avdvid/2 
vout2 = voc - vod/2 = Avcvic - Avdvid/2 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 12</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Looking at a complicated circuit:
Lesson II - Identify the individual stages and their active
transistors and load elements. 
Actives Continuing with our earlier example, consider the following:
 
Loads
 
follower pair
source stages Source-coupled
pair Push-
Pull 
Output
Stage
(bipolar) 
Pair of common-Complementary emitter
(pnp and npn) 
IBIAS1Q18Q20Q21vOUT+-vIN2+ 1.5 V
- 1.5 VQ7Q6vIN1+-+-Q8Q9Q17Q14Q15Q11Q12Q4Q5Q13IBIAS3IBIAS2
Note: We can almost make sense of all of the stages, but we still need to 
study active loads and output stages to fully understand them. 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 21</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>gmvgsgodgslvid =vgss,bg -+-vodgel+s,b
! vod="gmvidgo+gsl+gel()Avd="gmgo+gsl+gel()From which: Differential Amplifier Analysis -example, cont.
 
gmvgs1 go d gsl 
vid 
s,b g 
+ 
-+ 
-vod gelvgs1 + 
-gmvgs2go d gsl 
-vid 
s,b g 
-vod gel vgs2 
gcs /2 
 gcs /2 
With vid and -vid inputs: 
This LEC simplifies to:
 
Clif Fonstad, 11/17/09 Note: We want Avd to be very large. Lecture 19 - Slide 17</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>IBIASvI1vO1+-vO2+-+-vI2+-+-vO-VSS+VDDRDRDM1M2
Differential Amplifiers: large signal analysis of 
source coupled pairs Source-coupled pair 
Below:  Schematic with resistor loads
 
Right:  Large signal equiv. circuit in saturation
 
Analysis : 
vI1 - vGS1 +vGS2 -vI2 = 0, vO1 = VDD - RDiD1, vO2 = VDD -RDiD2 
KCL at one node:   iD1 + iD2 = IBIAS
 
MOSFET relationships: iD1 = K(vGS1-VT)2/2; iD2 = K(vGS2-VT)2/2
 
(see text for details of analysis) Clif Fonstad, 11/17/09 Lecture 19 - Slide 8 3 KVL loops:</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Differential Amplifier Analysis -example of LEC analysis 
Consider a source-coupled pair: 
IBIAS 
V-V+ 
+ 
vi1 + 
-vo1 
-
 vi2 
vo2 
We begin by drawing the LEC for this differential amplifier....
 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 15</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Differential Amplifier Analysis -example, cont.
 
gmvgs1 go d gsl 
vic 
s,b g 
+ 
-+ 
-voc gelvgs1 + 
-gmvgs2go d gsl 
vic 
s,b g 
voc gel vgs2 
gcs /2 
 gcs /2 
! voc"#gcsvic2gsl+gel()Avc"#gcs2gsl+gel()With vic inputs: 
This LEC simplifies to: From which: 
gmvgsgodgslvics,bg -+-vodgel+gcs/2vgs -
Clif Fonstad, 11/17/09 Note: We want Avc to be very small. Lecture 19 - Slide 18</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Looking at a complicated circuit:
Lesson III, cont. - Draw the difference and common mode half circuits. 
Voila!! We have reduced the transistor count from 21 to 4, and we see 
vod+-vid+-Q8Q20Q17Q12roQ16roLLdmroCMdmRLOAD
voc+-vic+-Q8Q20Q17Q12roQ16roCMcm2roQ10roLLcmRLOADDifference mode
 
half circuit:
 
Common mode
 
half circuit:
 
that our complex amplifier is just a cascade of 4 single-transistor stages.
Clif Fonstad, 11/17/09 Lecture 19 - Slide 23</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Differential Amplifier Analysis -example, cont.
 
! vo1=voc+vod2=Avcvic+Avdvid2="gcs2gsl+gel()vic"gm2go+gsl+gel()vid="gcs2gsl+gel()vi1+vi2()2"gm2go+gsl+gel()vi1"vi2()
! vo2=voc"vod2=Avcvic"Avdvid2="gcs2gsl+gel()vic+gm2go+gsl+gel()vid="gcs2gsl+gel()vi1+vi2()2+gm2go+gsl+gel()vi1"vi2()
Knowing Avd and Avc, we can construct vo1 and vo2 : 
Remember: In a good Diff Amp | Avd| is very large, and | Avc| is very small. 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 19</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Looking at a complicated circuit: 
Lesson III - Use half-circuit techinques to convert the 
differential stages to familiar single transistor stages. 
Continuing with the same example: 
Pair of common Source coupled pair Complementary EF pair 
IBIAS1Q18Q20Q21vOUT+-vIN2+ 1.5 V
- 1.5 VvIN1+-+-Q8Q9Q17Q11Q12
IBIAS3IBIAS2Lee LoadQ4, Q5, Q6, Q7(active load)Current Mirror Q14, Q15(active load)with level shiftQ13 
source stages
 emitter followers (Push-Pull or 
Totem Pole) 
There are two symmetrical differential gain stages, 
followed by two complementary output stages (next foil) 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 22</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 19 - Differential Amplifier Stages - Outline
 
Announcements 
Design Problem - coming out tomorrow; PS #10 looks at pieces;
neglect the Early effect in large signal analyses
 
Review - Single-transistor building block stages 
Common source: general purpose gain stage, workhorse 
Common gate: small Rin, large Rout, unity Ai, same A as CSv 
Source follower: large Rin, small Rout, unity Av, same Ai as CS
 
Series and Shunt feedback: we'll see in special situations
 
Differential Amplifier Stages - Large signal behavior 
General features: symmetry, inputs, outputs, biasing (Symmetry is the key!) 
Large signal transfer characteristic 
Difference- and common-mode signals
Decomposing and reconstructing general signals 
Half-circuit incremental analysis techniques
Linear equivalent half-circuits 
Difference- and common-mode analysis
Example: analysis of source-coupled pair 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 1</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>- -
  Differential Amplifiers: emitter- and source-coupled pairs
 
V+ 
+ + 
vOUT1 vOUT2 V+ 
vOUT1 + 
-vOUT2 + 
-
IBIAS 
V-+ + + + vIN2 vIN1 vIN2 vIN1 - - - -
IBIAS 
V-
Emitter-coupled pair Source-coupled pair 
Why do we care? - They amplify only difference-mode signals
They are easy to interconnect and cascade
They help us eliminate coupling capacitors
They are optimally suited to integration
 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 7</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Diff. Amps: large signal analysis of emitter coupled pairs, cont.
 
Results : The outputs only depend on the 
difference between the inputs, (vI1 -vI2): 
Slope around origin = -gmRC 
! vO1=VCC"#FRCIBIAS1+e"qvI1"vI2()kT[]vO2=VCC"#FRCIBIAS1+eqvI1"vI2()kT[]vO="#FRCIBIAStanhqvI1"vI2()2kTSymmetrical 
Clif Fonstad, 11/17/09 Only the difference in the inputs matters!! Lecture 19 - Slide 11</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 19 - Differential Amplifier Stages - Summary
 
 Differential Amplifier Stages - Large signal behavior 
General features: two transistors (a source-coupled, or emitter-coupled, pair) 
highly symmetrical 
two inputs, two outputs (Note: one input can be zero) 
biased by single current source 
Large signal transfer characteristic: only depends on vIN1 - vIN2 
 Difference- and common-mode signals
Difference-mode: vID = vIN1 - vIN2
 
Common-mode: vIC = (vIN1 + vIN2)/2
 
Reconstruction: vIN1 = vID + vIC/2, vIN2 = vID - vIC/2
 
 Half-circuit incremental analysis techniques
Exploiting symmetry and superposition 
Difference-mode lin. equiv. half-circuit: links are grounded 
Common-mode lin. equiv. half circuit: links are cut, open circuited 
Approach: 1. identify common- and difference-mode half circuits 
2. calculate common- and difference-mode signals 
3. analyze difference-mode half-circuit	 (each half-circuit is one of
our known building-blocks) 4. analyze common-mode half-circuit 
5. reconstruct signals Clif Fonstad, 11/17/09	 Lecture 19 - Slide 24</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>IBIAS-V+V
123
IBIAS-V+V
123
Linear amplifier layouts: The practical ways of putting
inputs to, and taking outputs from, transistors to form 
linear amplifiers 
There are 12 choices: three 
possible nodes to connect to 
the input, and for each one, 
two nodes from which to take 
an output, and two choices of 
what to do with the remaining 
node (ground it or connect it 
to something). 
Not all these choices work 
well, however. In fact only 
three do: 
Name Input Output Grounded 
Common source/emitter 1 2 3 
Common gate/base 3 2 1 
Common drain/collector 1 3 2 
(Source/emitter follower) 
Source/emitter degeneration 1 2 none 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 2</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Summary of the single transistor stages (bipolar)
 
! BIPOLARVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon emitter"gmgo+gl[]="gmrl'()"#glgo+gl[]r$ro=1go% &amp; ' ( ) * Common basegmgo+gl[]=gmrl'()+1+r$#+1[]+#+1[]roEmitter followergm+g$[]gm+g$+go+gl[]+1#glgo+gl[]+#r$+#+1[]rl'rt+r$#+1[]Emitter degeneracy+"rlRF+#+r$+#+1[]RF+roShunt feedback"gm"GF[]go+GF[]+"gmRF"glGF1g$+GF1"Av[]ro||RF=1go+GF% &amp; ' ( ) * 
! Power gain, Ap=Av"Ai
Clif Fonstad, 11/17/09 Lecture 19 - Slide 6</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Differential Amplifier Analysis -example, cont. 
The LEC for our amplifier: 
g 
gmvgs1 go d gsl 
s,b + 
-vo1 gel 
gmvgs2go d gsl 
vo2 gel 
s,b 
gcs /2 gcs /2 g 
++ 
vgs1 vgs2vin1 -vin2 
-
We decompose our inputs into common- and difference-mode
 
inputs: 
! vid"vin1#vin2vic"vin1+vin22 Also: 
! vod"vout1#vout2voc"vout1+vout22
Clif Fonstad, 11/17/09 Lecture 19 - Slide 16</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Single-transistor amplifiers with feedback
V+ 
+ 
vin + CO 
V+ 
RF CO 
+ 
vout vout + - - vin - - RF IBIASIBIAS CE CE 
V-V-SERIES FEEDBACK PARALLEL FEEDBACK * 
vout+-vin+-RF
Clif Fonstad, 11/17/09 
vout+-vin+-RF * Also termed "source degeneracy" Lecture 19 - Slide 4</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Looking at a complicated circuit: 
Lesson I - Find the biasing circuitry and represent it symbolically 
Consider the following example: 
Circuitry providing the VREFs
IBIAS1IBIAS3IBIAS2Q1A
BQ4Q16
Q19Q18Q20Q21vOUT+-BvIN2+ 1.5 V
- 1.5 VAQ7Q6
BvIN1+-+-Q8Q9Q10Q3Q2Q17Q14Q15Q11Q12Q4Q5Q13
7 of the 21 transistors are used for biasing the other 
14 transistors. 
If we get the biasing transistors out of the picture for 
awhile, the circuit looks simpler. (next foil) 
Clif Fonstad, 11/17/09 Lecture 19 - Slide 20</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Forward biased p-n junctions: carrier injection, i-v characteristics (ideal and real; forward and reverse). Engineering carrier injection.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec06/</lecture_pdf_url>
      <lectureno>6</lectureno>
      <slides>
        <slide>
          <slideno>16</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 17What is the current, iD?Biased p-n junctions :  current flow, cont.
Knowing  p(xn) and  n(-xp), we know:
But we still don t know the total current because we don t
know both currents at the same position, x:
To proceed we make the assumption that there is negligible
recombination of holes and electrons  in the depletion
region, so what goes in comes out and:
With this assumption, we can write:
! Jh(x)     for        xn&lt;x&lt;wnandJe(x)     for     -wp&lt;x&lt;"xp
!  iD=AJTOT=AJh(x)+Je(x)[]
!  Jh(xn)=Jh("xp)      and      Je(xn)=Je("xp)
!  iD=AJTOT=AJh(xn)+Je("xp)[]Have to be at same x
Values at edges of SCL</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 15
Majority carriers against the junction barrier
 Reverse bias,  vAB &lt; 0; barrier raised, carriers spill backHole potential energy, q 
! px&lt;"xp()#NAp
! px&gt;&gt;xn()=ni2NDn
! pxn()&lt;ni2NDn
-xp xn
Again the holes maintain equilibrium  with the barrier until xn:
! pxn()=NApe"q#B"vAB()kT=ni2NDne+qvABkT
     And we have the same expression for p (xn).
! q"B#vAB()</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 13Boundary  condtions at the edges of the space charge layer :
What are n(-xp) and  p(xn)?
YES, we do, and the Boltzman relationship holds.If the population of holes at the top
of the potential hill is related to
the population at the bottom by a
Boltzman factor, then we should
also find that:
Do we?Begin by looking at the situation in thermal equilibrium,
where we have:
! "b=kTqlnNApNDnni2#ni2NDn=NApe$q"b/kTThus:   po(xn)=ni2NDn=NApe$q"b/kT=po($xp)e$q"b/kT
x-xp xn 0q
qb
! po(xn)=po("xp)e"q#b/kT
! po("xp)=NAp  and  po(xn)=ni2NDn</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 246.012 - Microelectronic Devices and Circuits
Lecture 6 - p-n Junctions:  I-V Relationship  - Summary
I-V relationship for an abrupt p-n junction
Focus is on minority carrier diffusion on either side of SCL
Voltage across SCL sets excess populations -xp and xn:
n'(-xp) = nnoe-q[fb  vAB]/kT-npo = npo(eqvAB/kT-1) = (ni2/NAp)(eqvAB/kT -1)
  p'(xn) = ppoe-q[fb  vAB]/kT-pno = pno(eqvAB/kT-1) = (ni2/NDn)(eqvAB/kT -1)
Flow problems in QNR regions give minority currents:
   Je(-wp&lt;x&lt;-xp) = q(De/Le)[cosh (wp-x)/sinh (wp-xp)](ni2/NAp)(eqvAB/kT -1)
     Jh(xn&lt;x&lt;wn) = q( Dh/Lh)[cosh (wn-x)/sinh (wn-xn)](ni2/NDn)(eqvAB/kT -1)
Total current is found from continuity across SCL:
iD(vAB) = A [ Je(-xp) + Jh(xn)] = IS (eqvAB/kT -1), with
IS A q ni2 [(Dh/NDn wn*) + (De/NAp wp*)]
                (hole component) (electron component)
Note:  wp* and wn* are the effective widths of the p- and n-sides
If L e &gt;&gt; w p, then w p*  (wp - x p), and if L e &lt;&lt; w p, then w p*  Le
If Lh &gt;&gt; wn, then  wn*  (wn - xn), and if Lh &lt;&lt; wn, then  wn*  Lh
Features and limitations of the model
Exponential dependence enters via boundary conditions
Injection is predominantly into more lightly doped side
Saturation current, IS, goes down as doping levels go up
Limits: 1. SCL g-r may dominate at low current levels
2. Series resistance may reduce junction voltage at high currents
3. Junction may breakdown (conduct) at large reverse bias</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 18What is the current, iD, cont,?Biased p-n junctions :  current flow, cont.
Both Jh(xn) and Je(-xp), are proportional to p(xn) and  n(-xp),
respectively, which in turn are both proportional to ( eqv/kT -1):
Thus the diode current is also proportional to ( eqv/kT -1):
    (IS is called the reverse saturation current of the diode.)
! Jh(xn)"p'(xn)"eqvAB/kT-1[]     and     Je(-xp)"n'(xp)"eqvAB/kT-1[] 
!  iD=AJh(xn)+Je("xp)[]#eqvAB/kT"1[]$ iD=IseqvAB/kT"1[]
** Notice:  The non-linearity, i.e., the exponential dependence of the
diode current on voltage, arises because of the exponential
dependence of the minority carrier populations the edges of the
space charge layer (depletion region).  The flow problems
themselves are linear.</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 4QNR Flow , cont. :  Solving the steady state diffusion equation
We seldom care about this general result.  Instead, we find
that most diodes fall into one of two cases:
 Case I - Long-base diode:   wn &gt;&gt; Lh
Case II - Short-base diode:   Lh &gt;&gt; wn
Case I :  When wn &gt;&gt; Lh, which is the situation in an LED, for
example, the solution is
! p'(x)"p'(xn)e#x#xn()Lh   for    xn$x$wn
This profile decays from p'(xn) to 0 exponentially as e-x//L h.
  The corresponding hole current for xn  x  wn in Case I is
! Jh(x)"#qDhdp'(x)dx=qDhLhp'(xn)e#x#xn()Lh     for    xn$x$wn
The current decays to zero also, indicating that all of the excess
minority carriers have recombined before getting to the contact.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 19The saturation current of three diode types:
IS's dependence on the relative sizes of w and  LminBiased p-n junctions :  current flow, cont.
Short-base diode , wn &lt;&lt; Lh, wp &lt;&lt; Le:
!  Jh(xn)=qni2NDnDhwn"xn()eqvAB/kT-1[]Je(-xp)=qni2NApDewp"xp()eqvAB/kT-1[]# $ % % &amp; % % iD=Aqni2DhNDnwn"xn()+DeNApwp"xp()' ( ) ) * + , , eqvAB/kT-1[] p(x), n(x)
x
 xn -xp  -wp wnn(-xp)p(xn)
!  Jh(xn)=qni2NDnDhLheqvAB/kT-1[]Je(-xp)=qni2NApDeLeeqvAB/kT-1[]" # $ $ % $ $ iD=Aqni2DhNDnLh+DeNApLe&amp; ' ( ) * + eqvAB/kT-1[] 
p(x), n(x)
x
 xn -xp  -wp wnn(-xp)p(xn)
Long-base diode , wn &gt;&gt; Lh, wp &gt;&gt; Le:
!  iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[] 
Hole injection into n-side Electron injection into p-sideGeneral diode :
! Note:  wn,eff"Lhtanhwn-xn(),  wp,eff"Letanhwp-xp()</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 1Announcements
First Hour Exam - Oct. 7, 7:30-9:30 pm; thru 10/2/09, PS #4
Review
Minority carrier flow in  QNRs :1. Lmin &lt;&lt; w,   2.   Lmin &gt;&gt; w
I-V relationship for an abrupt p-n junction
Assume: 1. Low level injection
2. All applied voltage appears across junction:
3. Majority carriers in quasi-equilibrium with barrier
4. Negligible SCL generation and recombination
Relate minority populations at QNR edges, -xp and xn, to vAB
Use n'(-xp), p'(xn) to find hole and electron currents in QNRs
Connect currents across SCL to get total junction current, iD
Features and limitations of the model
Engineering the minority carrier injection across a junction
Deviations at low and high current levels
Deviations at large reverse bias6.012 - Microelectronic Devices and Circuits
Lecture 6 - p-n Junctions:  I-V Relationship  - Outline</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 5QNR Flow , cont. :  Solving the steady state diffusion equation
Case II :  When Lh &gt;&gt; wn, which is the situation in integrated
Si diodes, for example, the differential equation simplifies
to:
We see immediately that p'(x) is linear:
! d2p'(x)dx2=p'(x)Lh2"0
! p'(x)=Ax+B
! p'(x)"p'(xn)1#x#xnwn#xn$ % &amp; ' ( ) * + , - . /    for    xn0x0wn
This profile is a straight line, decreasing from p'(xn) at xn to 0 at wn.Fitting the boundary conditions we find:
In Case II the current is constant for xn  x  wn:
! Jh(x)"#qDhdp'(x)dx=qDhwn#xnp'(xn)     for    xn$x$wn
The constant current indicates that no carriers recombine
before reaching the contact.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 7The four other unknowns
In n-type the steady state diffusion equation gives  p.
Knowing  p', we can easily get n, Je, Jh, and Ex:QNR Flow , cont. :  Uniform doping, non-uniform LL injection
! Ex(x)"1qenoJe(x)+DeDhJh(x)# $ % &amp; ' ( 
Next find Ex:
! n'(x)"p'(x)#$qdEx(x)dx
Then find n:
Finally, go back and check that all of the five conditions are
met by the solution.
! Jh(x)"#qDhdp'(x)dxFirst find Jh:
! Je(x)=JTot"Jh(x)
Then find Je:
  Once we solve the diffusion equation and get
the minority carrier excess we know everything .Note:  In Lec 5 we saw this
for a p-type sample.</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 14
Hole potential energy, q 
! pox"#xp()$NAp
! pox&gt;&gt;xn()=ni2NDn
! pxn()&gt;ni2NDn
-xp xnMajority carriers against the junction barrier
 Forward bias,  vAB &gt; 0; barrier lowered, carriers spill over
We say the holes are still in equilibrium  with the barrier at xn:
! pxn()=NApe"q#B"vAB()kT=ni2NDne+qvABkT
! q"B#vAB()</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 20The ideal exponential diodeBiased p-n junctions :  current flow, cont.
General expression:
     iD = IS(eqVAB/kT - 1)
Forward bias, | vAB| &gt; kT/q:
     iD  ISeqVAB/kT
Current increases 10x
for every 60 mV in-
crease in vAB.
Reverse bias, | vAB| &gt; kT/q:
Current saturates at IS.
      iD = - IS
Ref:  Adapted from Figure 18 in S. M.  Sze, Physics
of Semiconductor Devices  1st. Ed (Wiley, 1969)108
107
106
105
104
103
102
101
100
10-1
0 5 10 15 20 25 30
q|v|/kT|J/Js|
Ideal forward
Ideal reverse60 mV/decade
Js
Figure by MIT OpenCourseWare.</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 21Limitations of the model
NOTE:  This figure is a bit exagerated ,
but it makes the point.Biased p-n junctions :  current flow, cont.
Large forward bias:
Sub-exponential increase
- High level injection (c)
- Series voltage drop (d)
Large reverse bias:
Abrupt, rapid increase
- Non-destructive break-
  down
Very low bias levels:
Excess current seen
- SCL generation and
  recombination (a, e)
Ref:  Figure 18 in S. M.  Sze, Physics of Semi-
conductor Devices  1st. Ed (Wiley, 1969)108
107
106
105
104
103
102
101
100
10-1
0 5 10 15 20 25 30
q|v|/kT|J/Js|
Ideal forwardJunction 
breakdown
Ideal reverseForward
Reverse
(a)
(e)(b)(d)
(c)
Figure by MIT OpenCourseWare.</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 2QNR Flow :  Uniform doping, non-uniform LL injection
We use the 5 QNR flow conditions* to simplify our 5 equations...
(assuming a p-type sample)
! q"(x)p(x,t)#n(x,t)+Nd+(x)#Na#(x)[]=dEx(x,t)dx
! Jh(x,t)=qhp(x,t)E(x,t)"qDh#p(x,t)#x
! Je(x,t)=qen(x,t)E(x,t)+qDe"n(x,t)"x
! "p(x,t)"t+1q"Jh(x,t)"x="n(x,t)"t#1q"Je(x,t)"x$gL(x,t)#n(x,t)p(x,t)#ni2[]r(t)
! d2n'(x,t)dx2"n'(x,t)De#e="1DegL(x,t)
..and end up with one equation in n':  the static diffusion equation!
! "1qdJh(x,t)dx=#1qdJe(x,t)dx$gL(x,t)#n'(x,t)%eQuasi-static Quasi-static LLI
LLI
Uniform dopingNegligible minority driftQuasi-neutrality
! "qhpo(x)E(x,t)#qDhdn'(x,t)dx
! "Je(x,t)#qDedn'(x,t)dx
! "q#p'(x,t)$n'(x,t)[]
* Five assumptions that define flow problems AND should be validated at the end.</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 22Asymmetrically doped junctions :   an important special case
   Depletion region impacts/issues
A p+-n junction (NAp &gt;&gt; NDn):
An n+-p junction ( NDn &gt;&gt; NAp):
Note  that in both cases the depletion region is predominately on the
lightly doped side, and it is the doping level of the more lightly doped
junction that matters (i.e., dominates).
Note  also that as the doping level increases the depletion width
decreases and the peak E-field increases.  [This is also true in
symmetrical diodes.]
! xn&gt;&gt;xp,w"xn"2#Si$b%vAB()qNDn,Epk"2q$b%vAB()NDn#Si
! xp&gt;&gt;xn,w"xp"2#Si$b%vAB()qNAp,Epk"2q$b%vAB()NAp#Si
! NApNDnNAp+NDn()"NDn
! NApNDnNAp+NDn()"NAp
Two very important and useful observations!!</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu
6.012 Microelectronic Devices and Circuits 
Fall 2009
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 16What are  n(-xp) and  p(xn) with  vAB applied?
We propose that the majority carrier populations on either side
are still related by the  Boltzman factor,* which is now:
exp[-q( b-vAB)/kT]
Thus:
Under low level injection conditions, the majority carrier
population is unchanged, so p(-xp) remains NAp, so:
And the excess population  we seek is:
Similarly at -xp:
!  p(xn)=p("xp)e"q#b"vAB[]/kT
!  p(xn)=NApe"q#b"vAB[]/kT=ni2NDneqvAB/kT
!  p'(xn)=p(xn)"pon=ni2NDneqvAB/kT"1()
!  n'("xp)=ni2NApeqvAB/kT"1()
*  We are assuming that the majority carriers can get across
the SCL much faster than they can diffuse away as minority
carriers,  i.e., that diffusion is the bottleneck!</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 11The impact of the barrier height change on the carrier populations
and fluxes:
q
x Reverse bias
on junction
Barrier raised so
the few carriers on
top spill back down.
q
x Forward bias
on junction
Barrier lowered so
carriers to left can
cross over it.
The flux is limited
by how fast they
diffuse in the QNR.q
x Unbiased
junction
Population in
equilibrium with
barrier</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 8There are two pieces to the problem:
Minority carrier flow in the QNRs  is what limits the current.
Carrier equilibrium across the SCR  determines n'(-xp) and p'(xn), the
boundary conditions of the QNR minority carrier flow problems.
p nUniform p-type Uniform n-type
-wpxwn  -xp 0  xnOhmic
contactOhmic
contact
A BiD
+ -
vAB
Quasineutral
region IQuasineutral
region IISpace charge
region
Minority carrier flow
here determines the
electron currentMinority carrier flow
here determines the
hole currentThe values of n' at
-xp and p' at xn are
established here .
- Today's lecture topic -Current flow:  finding the relationship between iD and vAB</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 3QNR Flow , cont. :  Solving the steady state diffusion equation
The steady state diffusion equation in  p-type material is:
   and for n-type material it is:
! d2n'(x)dx2"n'(x)Le2="1DegL(x)
! d2p'(x)dx2"p'(x)Lh2="1DhgL(x)
! d2p'(x)dx2"p'(x)Lh2=0
! d2n'(x)dx2"n'(x)Le2=0
In a basic  p-n diode, we have gL = 0 which means we only need
the homogenous solutions, i.e. expressions that satisfy:
  n-side :         p-side :
! Le"De#eIn writing these expressions we have introduced Le and Lh,
the minority carrier diffusion lengths for holes and
electrons,  as:
! Lh"Dh#h
We'll see that the minority carrier diffusion length  tells us how
far the average minority carrier diffuses before it recombines.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 10.and knowing n'(x) for -wp&lt;x&lt;-xp, and  p'(x) for  xn&lt;x&lt;wn, we can
find Je(x) for -wp&lt;x&lt;-xp, and  Jh(x) for  xn&lt;x&lt;wn.  
-wp  -xp  0 wn 0   xnn'p p'n
n'(-wp) = 0n'(-xp,vAB) = ?
p'(wn) = 0p'(xn,vAB) = ?
    Having  Je(x) for -wp&lt;x&lt;-xp, and  Jh(x) for  xn&lt;x&lt;wn, we can get iD
because we will argue that iD(vAB) = A[ Je(-xp,vAB)+Jh(xn,vAB)]
           but first we need to know  n'(-xp,vAB) and p'(xn,vAB).
         We will do this now.wn 0   xn -wp  -xp  0Je JhJe(-wp&lt;x&lt;-xp)=qDe(dn'/dx)
Jh(xn&lt;x&lt;wn)=-qDh(dp'/dx)
x xx x</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 9The p-n Junction Diode:  the game plan for getting iD(vAB)
We have two  QNR's and a flow problem in each:
n
x
wn 0   xnOhmic
contact
B
-Quasineutral
region II
xpOhmic
contact
AiD
+
vABQuasineutral
region I
-wp  -xp  0
-wp  -xp  0 wn 0   xnn'p p'n
n'(-wp) = 0n'(-xp) = ?
p'(wn) = 0p'(xn) = ?
If we knew  n'(-xp) and  p'(xn), we could solve the flow problems
and we could get  n'(x) for -wp&lt;x&lt;-xp, and p'(x) for xn&lt;x&lt;wn x x</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 6wn 0    xnp'n(x) [cm-3]
x [cm ]p'n(xn)Case II  - Short base:  wn &lt;&lt; Ln   (the situation in most Si diodes and transistors)
x [cm ] wn 0    xnJh(x) [A/cm2]
qDhp'n(xn) [wn-xn]QNR Flow , cont. :  Uniform doping, non-uniform LL injection
 Case I  - Long base:  wn &gt;&gt; Ln  (the situation in LEDs )
x [cm ] wnJh(x) [A/cm2]
qDhp'n(xn) Lhe-x/L h
0    xn    xn+Lh wn 0    xn    xn+Lhp'n(x) [cm-3]
x [cm ]p'n(xn)
e-x/L hSketching and comparing the limiting cases: wn&gt;&gt;Lh, wn&lt;&lt;Lh</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 12
! pox"#xp()=nie#q$pkT=NAp
! pox"xn()=nie#q$nkT=ni2NDn
! po(xp&lt;x&lt;xn)=nie"q#(x)kT-xp xn
! q"BHole potential energy, q Majority carriers against the junction barrier
Zero applied bias,  vAB = 0; thermal equilibrium barrier
! pox"xn()=nie#q$nkT=NApe#q$n#$p()kT=NApe#q$BkT
Notice that:
"The holes are in equilibrium with the barrier."</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Clif Fonstad, 9/29/09 Lecture 6  - Slide 23Asymmetrically doped junctions :   an important special case
   Current flow impact/issues
! "Aqni2DhNDnwn,effeqvAB/kT-1[] 
Hole injection into n-sideA p+-n junction (NAp &gt;&gt; NDn):
! iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[](Aqni2DeNApwp,effeqvAB/kT-1[] 
Electron injection into p-sideAn n+-p junction ( NDn &gt;&gt; NAp):
Two very important and useful observations!!Note  that in both cases the minority carrier injection is predominately into
the lightly doped side.
Note  also that it is the doping level of the more lightly doped junction that
determines the magnitude of the current, and as the doping level on the
lightly doped side decreases, the magnitude of the current increases.
! iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[]</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>The three-terminal MOS capacitor. MOSFETs: begin gradual channel approximation (GCA) using DA and ignoring subthreshold carriers.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec10/</lecture_pdf_url>
      <lectureno>10</lectureno>
      <slides>
        <slide>
          <slideno>19</slideno>
          <text>An n-channel MOSFET showing gradual channel axes
 
p-SiBG+vGSn+D
n+SvDSvBS+iGiBiDL0yx0
Extent into plane = W 
Gradual Channel Approximation :
 -We first solve a one-dimensional electrostatics problem in the x direction 
to find the channel charge, qN*(y)
 -Then we solve a one-dimensional drift problem in the y direction to find 
the channel current, iD, as a function of vGS, vDS, and vBS. 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 20</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Gradual Channel Approximation, cont. 
The drain current expression, cont: 
Isolating the drain current, we have, finally: 
!        iD(vGS,vDS,vBS)=WLeCox*vGS"VT(vBS)"vDS2# $ % &amp; ' ( vDS
Plotting this equation for increasing values of vGS we see 
that it traces inverted parabolas as shown below. 
Note,however, that iD saturates at its peak value for larger 
values of vDS (solid lines); it doesn't fall off (dashed lines). 
iDvDSinc.vGS
Clif Fonstad, 10/15/09 Lecture 10 - Slide 24</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>Gradual Channel Approximation, cont. 
The full model: Derived neglecting the
 
variation of the depletion layer charge with y.
 
! iD(vGS,vDS,vBS)=0forvGS"VT(vBS)[]&lt;0&lt;vDS12WLeCox*vGS"VT(vBS)[]2for 0&lt;vGS"VT(vBS)[]&lt;vDSWLeCox*vGS"VT(vBS)"vDS2# $ % &amp; ' ( vDSfor 0&lt;vDS&lt;vGS"VT(vBS)[]# $ ) ) ) % ) ) ) 
GBSD++vGSvBSiDiGiB+vDS
! iG(vGS,vDS,vBS)=0
! iB(vGS,vDS,vBS)=0
Cutoff 
Saturation 
Linear or 
Triode 
Linear or
 
Triode
 
iDvDSincreasing vGS
Cutoff Region Lecture 10 - Slide 26 Saturation or 
Region Forward Active 
Region 
Clif Fonstad, 10/15/09</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>MOS Capacitors :	 Sub-threshold charge
Assessing how much we are neglecting 
Sheet density of electrons below threshold in weak inversion: 
In the depletion approximation for the MOS we say that the 
charge due to the electrons is negligible before we reach 
threshold and the strong inversion layer builds up: 
! qN(inversion)vGB()="Cox*vGB"VT()
But how good an approximation is this? To see, we calculate
 
the electron charge below threshold (weak inversion): 
! qN(sub"threshold)vGB()="qnieq#(x)/kTdxxivGB()0$
This integral is difficult to do because (x) is non-linear
 
! "(x)="p+qNA2#Six-xd()2
but if we use a linear approximation for (x) near x = 0, 
where the term in the integral is largest, we can get a very 
good approximate analytical expression for the integral. 
Clif Fonstad, 10/15/09	 Lecture 10 - Slide 10</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>We restrict voltages to the following ranges: 
! vBS"0,vDS#0Gradual Channel Approximation i-v Modeling
(n-channel MOS used as the example) 
This means that the source-substrate and drain-substrate 
junctions are always reverse biased and thus that: 
! iBvGS,vDS,vBS()"0
The gate oxide is insulating so we also have: 
! iGvGS,vDS,vBS()"0
With the back current, iB, zero, and the gate current, iG, zero, 
the only current that is not trivial to model is iD. 
The drain current, iD, is also zero except when when vGS &gt; VT. 
The in-plane problem: (for just a minute so we can see where we're going) 
Looking at electron drift in the channel we write iD as 
! iD="Wsey(y)qn*(y)="Weqn*(vGS,vBS,vCS(y))dvcsdy   (at moderate E-fields)
This can be integrated from y = 0 to y = L, and vCS = 0 to vCS = 
vDS, to get iD(vGS, vDS,vBS), but first we need qn*(y). 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 21 (derivation continues on next foil)</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>The operating regions of MOSFETs and BJTs :
 
Comparing an n-channel MOSFET and an npn BJT 
MOSFET 
GSD++vGSvDSiGiD
iBvBEvCEiC
0.6 V0.2 VForward Active RegionFARCutoffCutoffSaturationiC ! !F iBvCE &gt; 0.2 ViB ! IBSeqVBE/kTInput curveOutput family
BJT 
BEC++vBEvCEiBiC
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!
Clif Fonstad, 10/15/09 Lecture 10 - Slide 27</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>MOS Capacitors : the gate charge as vGB is varied
 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 6 vGB [V] VT VFB qG* [coul/cm2] 
qNAPXDT 
! qG"=Cox"vGB#VT()             +qNAPXDTInversion 
Layer
Charge 
! qG"(vGB)=Cox"vGB#VFB()  for       vGB$VFB%SiqNACox"1+2Cox"2vGB#VFB()%SiqNA#1&amp; ' ( ( ) * + +   for    VFB$vGB$VTCox"vGB#VT()+qNAXDT  for        VT$vGB, - . . / . . 
The charge expressions: 
! qG"=#SiqNACox"1+2Cox"2vGB$VFB()#SiqNA$1% &amp; ' ' ( ) * * Depletion
Region
Charge 
! qG"=Cox"vGB#VFB()
Accumulation 
Layer Charge 
! Cox"#$oxtox</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Sub-threshold electron charge, cont.
 
We begin by saying 
! "(x)#"(0)+ax   where   a$d"(x)dxx=0=%2qNA"(0)%"p[]&amp;Si
where 
With this linear approximation to (x) we can do the integral 
and find 
! qN(sub"threshold)vGB()#qkTqn(0)a="qkTq$Si2qNA%(0)"%p[]nieq%(0)kT
To proceed it is easiest to evaluate this expression for various 
values of (0) below threshold (when its value is | p|), and to 
also find the corresponding value of vGB, from 
! vGB"VFB=#(0)"#p+tox$ox2$SiqNA#(0)"#p[]
This has been done and is plotted along with the strong 
inversion layer charge above threshold on the following foil. 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 11</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Sub-threshold electron charge, cont.
 
6 mV 
Neglecting this charge results in a 6 mV error in the threshold 
voltage value, a very minor impact. We will see its impact on 
sub-threshold MOSFET operation in Lecture 12. 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 12</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Poisson's Equation calculation of gate charge 
Calculation compared with depletion approximation 
model for tox = 3 nm and NA = 1018 cm-3: 
tox,eff  3.2 nm 
We'll look in 
this vicinity 
next.t
Clif Fonstad, 10/15/09 Lecture 10 - Slide 9 
Plot courtesy of Prof. Antoniadis 
ox,eff  3.3 nm</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>MOS Capacitors : the small signal linear gate capacitance, Cgb(VGB) 
Cgb(VGB) [coul/V ] 
! Cgb(VGB)"A#qG$#vGBvGB=VBG
C
Accumulation Inversion 
VGB [V] VT VFB ox 
Depletion 
GThis expression can also be written 
! Cgb(VGB)=Atox"ox+xd(VGB)"Si# $ % &amp; ' ( )1
ox A/t[= C]oxox ox as: 
Si ASi/xd(VGB) 
Clif Fonstad, 10/15/09 
! Cgb(VGB)=ACox"  for       VGB#VFBACox"1+2Cox"2VGB$VFB()%SiqNA  for    VFB#VGB#VTACox"  for        VT#VGB&amp; ' ( ( ) ( ( Lecture 10 - Slide 7 B</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>MOS Capacitors :	 A few more questions you might have
about our model
 
Why does the depletion stop growing above threshold? 
A positive voltage on the gate must be terminated on negative
charge in the semiconductor. Initially the only negative charges
are the ionized acceptors, but above threshold the electrons in the 
strong inversion layer are numerous enough to terminate all the
gate voltage in excess of VT.  The electrostatic potential at 0+ does
not increase further and the depletion region stops expanding. 
How wide are the accumulation and strong inversion layers? 
A parameter that puts a rough upper bound on this is the extrinsic 
Debye length 
! LeD"kT#Siq2N
When N is 1019 cm-3, LeD is 1.25 nm.  The figure on Foil 11 seems to 
say this is ~ 5x too large and that the number is nearer 0.3 nm.* 
Is n, p = nieqV/kT valid in those layers? 
It holds in Si until | |  0.54 V, but when | | is larger than this Si 
becomes "degenerate" and the carrier concentration is so large
that the simple models we use are no longer sufficient and the
dependence on  is more complex. Thinking of degenerate Si as 
a metal is far easier, and works extremely well for our purposes. 
Clif Fonstad, 10/15/09	 Lecture 10 - Slide 13 * Note that when N = 1020 cm-3, LeD  0.4 nm.</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>Gradual Channel Approximation, cont. 
zero we find: The drain current expression, cont: 
The point at which iD reaches its peak value and saturates is 
easily found. Taking the derivative and setting it equal to 
!        "iD"vDS=0      when      vDS=vGS#VT(vBS)[]
What happens physically at this voltage is that the channel
 
(inversion) at the drain end of the channel disappears:
 
! qn*(L)"#Cox*vGS#VT(vBS)#vDS{}          =0     when    vDS=vGS#VT(vBS)[]
For vDS &gt; [vGS-VT(vBS)], all the additional drain-to-source voltage 
appears across the high resistance region at the drain end of 
the channel where the mobile charge density is very small, 
and iD remains constant independent of vDS: 
!        iD(vGS,vDS,vBS)=12WLeCox*vGS"VT(vBS)[]2   for     vDS&gt;vGS"VT(vBS)[]
Clif Fonstad, 10/15/09 Lecture 10 - Slide 25</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>An n-channel MOSFET
 
p-SiBG+vGSn+D
n+SvDSvBS+iGiBiD
Gradual Channel Approximation : There are two parts to the problem: 
the vertical electrostatics problem of relating the channel charge to the 
voltages, and the horizontal drift problem in the channel of relating the 
channel charge drift to the voltages. We will assume they can be worked 
independently and in sequence. 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 19</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 10 - MOS Caps II; MOSFETs I - Summary
 
 Quantitative modeling (Apply depl. approx. to MOS cap., vBC = 0) 
Definitions: VFB  vGB such that (0) = p-Si Cox * ox/tox 
VT  vGB such that (0) =  p-Si 
Results and expressions (For n-MOS example) 
1. Flat-band voltage, VFB  = p-Si  m 
2. Accumulation layer sheet charge density, qA* =  Cox *(vGB  VFB) 
3. Maximum depletion region width, XDT  = [2Si|2p-Si|/qNA]1/2 
4. Threshold voltage, VT = VFB   2p-Si + [2Si qNA|2p-Si|]1/2/Cox * 
5. Inversion layer sheet charge density, qN* =  Cox *(vGB  VT) 
 Subthreshold charge 
Negligible?: Yes in general, but (1) useful in some cases, and (2) an
issue for modern ULSI logic and memory circuits 
 MOS with bias applied to the adjacent n+-region 
Maximum depletion region width: XDT  = [2Si(|2p-Si|  vBC)/qNA]1/2
 
Threshold voltage: VT = VFB  2p-Si + [2Si qNA(|2p-Si|  vBC)]1/2/Cox *
 
(vGC at threshold)  MOSFET i-v (the Gradual Channel Approximation) 
Vertical problem for channel charge; in-plane drift to get current 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 28</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Diffusion from the p-type substrate. cont.? 
Using NA = 1018 cm-3, tox = 3 nm, wp,eff = 10 m, De = 40 cm2/V 
and (vGB-VT) = 0.5 V in the preceding expression for  we 
find   50 hr! 
Flow from the adjacent n+-region? 
As the surface potential is increased, the potential energy 
barrier between the adjacent n+ region and the region 
under the gate is reduced for electrons and they readily 
flow (diffuse in weak inversion, and drift and diffuse in 
strong inversion) into the channel; that's why the n+ 
region is put there: 
There are many electrons 
here and they don't have 
far to go once the barrier 
is lowered. 
Lecture 10 - Slide 4
p-Sin+BSGSiO2+vGS(= vGB) Clif Fonstad, 10/15/09</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Bias between n+ region and substrate, cont.
 
Reverse bias applied to substrate, I.e. vBC &lt; 0 
vBC &lt; 0 p-Sin+BCGSiO2+vGCvBC +
Soon we will see how this will let us electronically adjust MOSFET
 
threshold voltages when it is convenient for us to do so.
 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 14</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Gradual Channel Approximation, cont. 
The drain current expression (the in-plane problem): 
Putting our approximate expression for the channel charge
into the drain current expression we obtained from 
considering the in-plane problem, we find: 
! iD="Weqn*(vCS)dvCSdy#WeCox*vGS"VT(vBS)"vCS(y){}dvCSdy
This expression can be integrated with respect to dy for 
y = 0 to y = L. On the left-hand the integral with respect 
to y can be converted to one with respect to vCS, which 
ranges from 0 at y = 0, to vDS at y = L: 
! iD0L"dy=WeCox*vGS#VT(vBS)#vCS(y){}dvCS0vDS"
Doing the definite integrals on each side we obtain a 
relatively simple expression for iD: 
!        iDL=WeCox*vGS"VT(vBS)"vDS2# $ % &amp; ' ( vDS
Clif Fonstad, 10/15/09 Lecture 10 - Slide 23 (derivation continues on next foil)</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Gradual Channel Approximation, cont. 
We get qn*(y) from the normal problem, which we do next. 
The norma l problem: 
The channel charge at y is qn*(y), which is: 
! qn*(y)="Cox*vGC(y)"VT[vCS(y),vBS]{}="Cox*vGS"vCS(y)"VT[vCS(y),vBS]{}        with   VT[vCS(y),vBS]=VFB"2#p"Si+2$SiqNA2#p"Si"vBS+vCS(y)[]{}1/2Cox*
We can substitute this expression into the iD equation we
just had and integrate it, but the resulting expression is 
deemed too algebraically awkward: 
! iD(vDS,vGS,vBS)=WLeCox*vGS"2#p"VFB"vDS2$ % &amp; ' ( ) vDS+322*SiqNA2#p+vDS"vBS()3/2"2#p"vBS()3/2+ , - . / 0 1 2 3 4 5 6 
A simpler, more common approach is to simply ignore the 
! VT[vCS(y),vBS]"VT(vBS)=VFB#2$p#Si+2%SiqNA2$p#Si#vBS[]{}1/2Cox*
dependence of VT on vCS, and thus to say 
With this simplification we have: 
! qn*(y)"#Cox*vGS#VT(vBS)#vCS(y)[] 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 22 (derivation continues on next foil)</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Bias between n+ region and substrate, cont. - what electrons see
 
The barrier confining the electrons to the source is lowered by the
voltage on the gate, until high level injection occurs at threshold . 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 16</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Electrostatic potential and net charge profiles - regions and boundaries 
XDT p (x) 
-tox 
(x) (x) 
p vGB 
-
|2p | -tox vGB -tox xd x xx 
m m m p p vGB qNAXDT + 
xd ox ox (x) (x) qNAxd (x) Cox *(vGB - VT) 
C- C*(vGB - VFB) -t -tox XDT x-tox xx qD* = -qNAXDT qNA *(vGB - VFB)ox qNA qD* =  -qNAxd vGB qN* = - Cox *(vGB - VT) 
Acccumulation Depletion (Weak Inversion) Strong Inversionwhen (0) &gt; 0 vGB &lt; VFB VFB&lt; vGB &lt; VT VT &lt;vGB 
vGB 
Flat Band Voltage Threshold Voltage
|qNA)1/2/C   VT = VFB+|2|+(2Si|2* 
XDT VFB = p m 
p p ox 
(x) 
m (x) 
-p vGB |2|p -tox -tox x x 
m vGB pp qNAXDT (x) (x) 
-tox -tox XDT x x 
qNA qD* = -qNAXDT 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 5</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>MOS Capacitors : Where do the electrons in the inversion 
layer come from? 
Diffusion from the p-type substrate? 
If we relied on diffusion of minority carrier electrons from 
the p-type substrate it would take a long time to build up 
the inversion layer charge. The current density of elec-
trons flowing to the interface is just the current across a 
reverse biased junction (the p-substrate to the inversion 
layer in this case): 
! Je=qni2DeNAwp,eff    [Coul/cm2-s]
The time, , it takes this flux to build up an inversion charge
 
so  is 
! "qN*=#oxtox"vGB$VT()is the the increase in the charge, qn, divided by Je: 
! "=#qN*Je=$oxNAwp,effqni2Detox#vGB%VT() 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 3</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>An n-channel
 
MOSFET capacitor:
 
reviewing the results of the 
now allowing for vBC  0. depletion approximation, 
vBC &lt; 0 p-Sin+BCGSiO2+vGCvBC +
! Flat-band voltage:  VFB"vGB  at which    #(0)=#p$Si                        VFB=#p$Si$#mThreshold voltage:  VT"vGC  at which    #(0)=$#p$Si+vBC              VT(vBC)=VFB$2#p$Si+1Cox*2%SiqNA2#p$Si$vBC[]{}1/2
Accumulation Depletion Inversion vCG 
! Inversion layer sheet charge density:     qN*="Cox*vGC"VT(vBC)[]Accumulation layer sheet charge density:     qP*="Cox*vGB"VFB)[]
VFB VT 0 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 18</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>(x) With voltage between substrate 
and channel, vBC &lt; 0 
Threshold: vGC = VT(vBC) with vBC &lt; 0 
vGB = 
VT(vBC) 
|2p|  vBC 
-tox XDT(vBC &lt; 0) 
x 
p 
(x) qNAXDT 
XDT(vBC &lt; 0) 
x-tox
 
qNA
 m -p 
XDT(vCB = 0) -p  vBC 
VT(vBC) = VFB + |2p| + [2 Si(|2p|-vBC)qNA]1/2/Cox * 
{This is vGC at threshold} 
XDT(vBC &lt; 0) = [2Si(|2p|-vBC)/qNA]1/2 
qN * = -qNAxDT 
qN * = -[2Si(|2p|-vBC)qNA]1/2 Clif Fonstad, 10/15/09 Lecture 10 - Slide 15</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>MOS Capacitors :	 How good is all this modeling? 
How can we know? 
Poisson's Equation in MOS 
As we argued when starting, Jh and Je are zero in steady 
state so the carrier populations are in equilibrium with 
the potential barriers, (x), as they are in thermal 
equilibrium, and we have: 
! n(x)=nieq"(x)kTandp(x)=nie#q"(x)kT
Once again this means we can find (x), and then n(x) and 
p(x), by solving Poisson's equation: 
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
This version is only valid, however, when | (x)|  -p. 
When | (x)| &gt; -p we have accumulation and inversion layers, 
and we assume them to be infinitely thin sheets of charge, 
i.e. we model them as delta functions. 
Clif Fonstad, 10/15/09	 Lecture 10 - Slide 8</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Bias between n+ region and substrate, cont. - what electrons see
 
The barrier confining the electrons to the source is lowered by the
voltage on the gate, until high level injection occurs at threshold.
When the source-substrate junction is reverse biased, the barrier is
higher, and the gate voltage needed to reach threshold is larger. 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 17</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>The n-MOS
 
capacitor
 
Right: 	 Basic device 
with vBC = 0 
p-Sin+BSGSiO2+vGS(= vGB)C 
Below: One-dimensional structure for depletion approximation analysis*
 
Clif Fonstad, 10/15/09 Lecture 10 - Slide 2 
BG+p-SiSiO2x-tox0vGB* Note: We can't forget the n+ region is there; we 
will need electrons, and they will come from there.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 10 - MOS Caps II; 
p-Sin+BSGSiO2+vGS(= vGB) MOSFETs 
c	 
* I - Outline 
 Review - MOS Capacitor 
The "Delta-Depletion Approximation" 
(n-MOS example) 
Flat-band voltage: VFB  vGB such
 
that (0) = p-Si: VFB  = p-Si  m
 
Threshold voltage: VT  vGB such
 
that (0) =  p-Si:VT = VFB  2p-Si + [2Si qNA|2p-Si| ]1/2/Cox
 
Inversion layer sheet charge density: qN* =  Cox *[vGC  VT]
 
 Charge stores - qG(vGB) from below VFB to above VT 
Gate Charge: qG(vGB) from  below VFB to above VT
 
Gate Capacitance: Cgb(VGB)
 
Sub-threshold charge: qN(vGB) below VT
 
 3-Terminal MOS Capacitors - Bias between B and C 
Impact is on VT(vBC): |2p-Si|  (|2p-Si| - vBC) 
 MOS Field Effect Transistors - Basics of model 
Gradual Channel Model:	 electrostatics problem normal to channel 
drift problem in the plane of the channel 
Clif Fonstad, 10/15/09	 Lecture 10 - Slide 1</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>MOS capacitors: the DA applied to two-terminal MOS capacitor accumulation, depletion, and inversion; VFB, VT, QA, and QN</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec09/</lecture_pdf_url>
      <lectureno>9</lectureno>
      <slides>
        <slide>
          <slideno>16</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 17     
           
       vGB Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
VT (x) Accumulation : vGB &lt; VFB 
-p
 
-tox
 
x0 
vGB &lt; VFB VFB 
(x) p m 
-C*(vGB - VFB)ox-tox 
x 
Cox *(vGB -VFB) 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 17</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 18 
       
                        
           vGB Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
VT (x) Flat band : vGB = VFB 
(0) = p 
-p
 
-tox
 
m x0 
vGB = VFB 
VFB p =   VFB p m (x) 
x-tox 
VFB = p m 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 18</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>n-Channel MOSFET : Connecting with the npn MOSFET 
A very similar behavior, and very similar uses. 
MOSET 
GSD++vGSvDSiGiD
iBvBEvCEiC
0.6 V0.2 VForward Active RegionFARCutoffCutoffSaturationiC ! !F iBvCE &gt; 0.2 ViB ! IBSeqVBE/kTInput curveOutput family
BJT 
BEC++vBEvCEiBiC
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!
Clif Fonstad, 10/8/09 Lecture 9 - Slide 2</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>VT = B + |2p| + (2 Si|2p|qNA)1/2/Cox*  
            Electrostatic potential and net charge proles
 
-tox 
x (x) 
p m 
-tox x 
qNA XDT XDT 
(x) qNAXDT VT  VFB Threshold*: vGB = VT 
-p 
qD * = -qNAXDT |2p| qNAXDT/Cox * vGB = VT 
VT  VFB = |2p| + qNAXDT/Cox * 
VFXDT = (2Si|2p|/qNA)1/2 
qD * = -qNAXDT = -(2 Si|2p|qNA)1/2 VT = VFB + |2p| + (2 Si|2p|qNA)1/2/Cox * 
Clif Fonstad, 10/8/09 * At threshold (0) = - p Lecture 9 - Slide 14</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 21      
    
                
       vGB Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
VT (x) Depletion: 0 &lt; vGB &lt; VT 
Weak Inversion: (0) &gt; 0 
-p 
xd 
x0 
0 &lt; -tox 
m
vGB &lt; VT p VFB 
(x) 
qNAxd 
xd 
x 
qD* = -qNAxd-tox
 
qNA
 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 21</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>vGB 
(x) With voltage between substrate 
and channel, vBC &lt; 0 
VT(0) Depletion: 0 &lt; vGB &lt; VT(vBC) 
No difference from when vBC = 0 
-p  vBC
 
-p
 
xdvGB -tox 
m x0 
p VFB 
(x) 
qNAxd 
xd 
x 
qD* = -qNAxd-tox
 
qNA
 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 26</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 22  
             
          
         vGB Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
VT 
m x (x) Threshold: vGB = VT vGB = VT (0) = - p 
-p
 
-tox
 XDT 
0 
p VFB 
(x) qNAXDT 
XDT 
x 
qD* =  -qNAXDT -tox
 
qNA
 
|qNA)1/2/Cox * Clif Fonstad, 10/8/09 Lecture 9 --Slide 22 VT = VFB + |2p| + (2 Si|2p</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Bias between n+ region and substrate, cont.
 
Reverse bias applied to substrate, I.e. vBC &lt; 0 
vBC &lt; 0 p-Sin+BCGSiO2+vGCvBC +
Soon we will see how this will let us electronically adjust MOSFET
 
threshold voltages when it is convenient for us to do so.
 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 24</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Depletion: vGB = 0 
-tox xd 
mx 
p 
(x) 
qNAxd xd 
x-tox 
qD* = -qNAxd qNA 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 11</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>vGB
 
VT(vBC) 
VT(0) 
0 
VFB At threshold: vGB = VT(vBC) 
Big difference from when vBC = 0 
-tox 
x (x) 
p m XDT(vBC &lt; 0) -p vGB = 
VT(vBC) 
XDT(vCB = 0) -p  vBC 
|2p|  vBC With voltage between substrate 
and channel, vBC &lt; 0 
-tox x 
qNA (x) qNAXDT 
qN * = -qNAxDT XDT(vBC &lt; 0) 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 28</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Zero bias: vGB = 0 
-tox xd 
mx 
p 
(x) 
qNAxd xd 
x-tox 
qD* = -qNAxd qNA 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 5</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Electrostatic potential and net charge proles
 
(x)	 Depletion: 0 &lt; vGB &lt; VT 
Weak inversion: (0) &gt; 0 
xd 
x 
0 &lt; vGB -tox 
m
&lt; VT p 
J = 0  n(x) = nie-q(x)/kT (x) and p(x) = nieq(x)/kT 
qNAxd 
(0) n(0) 
xd 
x 
qD* = -qNAxd-tox
 
qNA
 
Weak inversion: (0) &gt; 0  n(0) &gt; p(0)
 
Clif Fonstad, 10/8/09	 Lecture 9 - Slide 12</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Electrostatic potential and net charge profiles - regions and boundaries 
XDT p (x) 
-tox 
(x) (x) 
p vGB 
-
|2p | -tox vGB -tox xd x xx 
mm pm p vGB qNAXDT + 
xd ox ox (x) (x) C*(vGB - VT)(x) qNAxd ox 
C- C*(vGB - VFB) -t -tox XDT x-tox xx qD* = -qNAXDT qNA * qNA qD =  -qNAxd ox *(vGB - VFB) vGB * qN = - Cox *(vGB - VT) 
Acccumulation Depletion Inversion 
Flat Band Voltage Threshold Voltage vGB &lt; VFB VFB&lt; vGB &lt; VT VT &lt;vGB 
vGB 
|qNA)1/2/C   VT = VFB+|2p|+(2Si|2p ox *VFB = p m 
(x) 
m (x) 
XDT 
-p vGB |2|p -tox -tox x x 
m vGB pp qNAXDT (x) (x) 
-tox -tox XDT x x 
qNA qD* = -qNAXDT 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 16</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>vGB 
With voltage between substrate 
and channel, vBC &lt; 0 
Flat band: VT(0) vGB = VFB (x) No difference from when vBC = 0 
-tox 
(x) m x0 
vGB = VFB 
VFB p 
=   VFB p m 
x-tox 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 25</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 23     
               
 
 
 
           
       vGB 
XDT 
qN * = - C*(vGB - VT)ox x Electrostatic potential and net charge proles
m XDT -p 
-tox qD * = -qNAXDT x - the grand procession from accumulation to inversion -
VT (x) Inversion : VT &lt; vGB 
VT&lt; vGB -p&lt; (0) 
-tox |2p | 
0 
p VFB 
(x) qNAXDT +
 
C*(vGB - VT)
ox 
qNA 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 23</text>
        </slide>
        <slide>
          <slideno>29</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 9 - MOS Capacitors I - Summary
 
 Qualitative description 
Three surface conditions: accumulated, depleted, inverted 
Two key voltages: flat-band voltage, VFB; threshold voltage, VT 
The progression: accumulation through flat-band to depletion, 
then depletion through threshold to inversion 
 Quantitative modeling 
Apply depletion approximation to the MOS capacitor, vBC = 0 
Definitions: VFB  vGB such that (0) = p-Si 
VT  vGB such that (0) =  p-Si 
Cox * ox/tox 
Results and expressions (For n-MOS example) 
1. Flat-band voltage, VFB  = p-Si  m 
2. Accumulation layer sheet charge density, qA* =  Cox *(vGB  VFB) 
3. Maximum depletion region width, XDT  = [2Si(|2p-Si|-vBC)/qNA]1/2 
4. Threshold voltage, VT = VFB   2p-Si + [2Si qNA|(|2p-Si|-vBC)]1/2/Cox * 
5. Inversion layer sheet charge density, qN* =  Cox *(vGB  VT) 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 30</text>
        </slide>
        <slide>
          <slideno>30</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 9 - MOS Capacitors I - Outline
 
 Announcements 
Problem set 5 - Posted on Stellar. Due next Wednesday. 
 Qualitative description - MOS in thermal equilibrium 
Definition of structure: metal/silicon dioxide/p-type Si (Example: n-MOS) 
Electrostatic potential of metal relative to silicon: m 
Zero bias condition: Si surface depleted if m&gt; p-Si (typical situation) 
Negative bias on metal: depletion to flat-band to accumulation 
Positive bias on metal: depletion to threshold to inversion 
 Quantitative modeling - MOS in thermal equilibrium, vBC = 0 
Depletion approximation applied to the MOS capacitor: 
1. Flat-band voltage, VFB 
2. Accumulation layer sheet charge density, qA* 
3. Maximum depletion region width, XDT 
4. Threshold voltage, VT 
5. Inversion layer sheet charge density, qN* 
 Quantitative modeling -vBC  0; impact of vBC &lt; 0 
Voltage between n+ region and p-substrate : |2p-Si |  |2p-Si| - vBC 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 1</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>p-SiBG+vGSn+D
n+SvDSvBS+iGiBiDMOS 
structures 
An n-channel MOSFET 
In an n-channel MOSFET, we have two n-regions (the source and 
the drain), as in the npn BJT, with a p-region producing a potential 
barrier for electrons between them. In this device, however, it is the 
voltage on the gate, vGS, that modulates the potential barrier height. 
The heart of this device is the MOS capacitor, which we will study 
today. To analyze the MOS capacitor we will use the same depletion 
approximation that we introduced in conjunction with p-n junctions. 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 3</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Depletion: VFB &lt; vGB &lt; 0 
-tox xd 
m x 
p 
vGB &lt; 0 (x) 
qNAxd xd 
x-tox 
-qNAxd qNA 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 6</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>The n-MOS
 
capacitor
 
Right: Basic device 
with vBC = 0 
p-Sin+BSGSiO2+vGS(= vGB)C 
Below: One-dimensional structure for depletion approximation analysis*
 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 4 
BG+p-SiSiO2x-tox0vGB* Note: We can't forget the n+ region is there; we 
will need electrons, and they will come from there.</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 20    
                           
       0 vGB 
VT 
-p 
-tox 
p VFB 
qNAxd 
qNA Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
(x) Depletion: vGB = 0 
p&lt; (0) &lt; 0 
xd 
m 
-tox (x) 
xd 
qD* = -qNAxd 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 20 x 
x</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Clif Fonstad, 10/8/09 Lecture  9   Slide 19      
                         
       vGB Electrostatic potential and net charge proles
- the grand procession from accumulation to inversion -
VT (x) Depletion: VFB &lt; vGB &lt; 0 
p&lt; (0) 
-p
 
-tox
 xd 
x0 m 
p VFB 
VFB &lt; vGB &lt; 0 (x) 
qNAxd xd 
x-tox 
-qNAxd qNA 
Clif Fonstad, 10/8/09 Lecture 9 --Slide 19</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Depletion: VFB &lt; vGB &lt; 0 
-tox xd 
m x 
p 
VFB &lt; vGB &lt; 0 (x) 
qNAxd xd 
x-tox 
-qNAxd qNA 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 10</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Flat band : vGB = VFB 
-tox 
m x 
vGB = VFB 
VFB = p m p 
(x) 
x-tox 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 9</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Flat band : vGB = VFB 
-tox 
x 
vGB = VFB 
VFB = p m p 
(x) 
x-tox m 
VFB = p  m 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 7</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Electrostatic potential and net charge proles 
Inversion : VT &lt; vGB 
-tox 
x (x) 
p m XDT VT &lt; vGB 
-p 
|2p | 
-tox x 
qNA XDT (x) qNAXDT + 
Cox *(vGB - VT) 
qN * = - Cox *(vGB - VT) qD * = -qNAXDT 
qD*, depletion region
charge unchanged qN* = Inversion layer charge
(sheet of mobile electrons in
Si near the Si-oxide interface) 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 15</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>m -p 
XDT(vCB = 0) -p  vBC 
x (x) With voltage between substrate 
and channel, vBC &lt; 0 
Threshold: vGC = VT(vBC) with vBC &lt; 0 
vGB = 
VT(vBC) 
|2p|  vBC 
-tox XDT(vBC &lt; 0) 
p 
|-vBC)qNA]1/2/Cox * (x) VT(vBC) = VFB + |2p| + [2 Si(|2pqNAXDT {This is vGC at threshold} 
|-vBC)/qNA]1/2 XDT(vBC &lt; 0) = [2Si(|2p
XDT(vBC &lt; 0) 
x 
qN* = -qNAxDT -tox
 
qNA
 
|-vBC)qNA]1/2 Clif Fonstad, 10/8/09 Lecture 9 - Slide 29 qN* = -[2Si(|2p</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Electrostatic potential and net charge proles 
(x) Threshold: vGB = VT vGB = VT 
-p
 
-tox
 
x 
p m XDT At threshold (0) = - p 
(x) qNAXDT (0) = - p  n(0) = NA 
XDT 
x 
qD* =  -qNAXDT -tox
 
qNA
 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 13</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>0 VT(0) 
VFB vGB vGB 
(x) 
-p  vBC With voltage between substrate 
and channel, vBC &lt; 0 
Depletion: 0 &lt; vGB &lt; VT(vBC) 
No difference from when vBC = 0 
XDT 
x 
p 
qNAXDT (x) 
XDT 
x 
qNA -tox 
m -p
-tox qD * =  -qNAXDT 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 27</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Electrostatic potential and net charge proles
 
(x) Accumulation : vGB &lt; VFB 
-tox 
x 
vGB &lt; VFB 
(x) p m 
-C*(vGB - VFB)ox -tox 
C*(vGB - VFB)ox 
Clif Fonstad, 10/8/09 Lecture 9 - Slide 8 x</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>CMOS analysis, continued: subthreshold leakage, scaling rules, and where it is all going.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec16/</lecture_pdf_url>
      <lectureno>16</lectureno>
      <slides>
        <slide>
          <slideno>22</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>An second look inside Intel -a slightly different perspective
 
Parameter 486 Pentium generations 
Scaling factor, s - 1 1.6 2.3 
Lmin (m) 1.0 0.8 0.5 0.35 
SRAM cell area ( m2) - 111 44 21 
Die size ( mm2) 170 295 163 91 
fmzx (MHz) 38 66 100 200 
tox (nm) 20 10 8 6 
Metal layers 2 3 4 4 
Planarization SOG CMP CMP CMP 
Poly type n n,p n,p n,p 
Transistors CMOS BiCMOS BiCMOS BiCMOS 
Source: Dr. Leon D. Yau, Intel, 10/8/96 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 21</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Scaling Rules, cont. - What about velocity saturation?
 
Do the same constant E-field scaling by 1/s: 
! Cox*"sCox*K"sK
so 
! VDD"VDDsVBS"VBSsVT"VTs
! Lmin"LminsW"Wstox"toxsNA"sNA
Examining our expressions when velocity saturation is 
important we find: 
!                          "#LminVDDssatVDD$VTn[]:"%"s             Pdyn=3nWminLminCox*VDD2f:Pdyn%Pdyns2PDdyn@fmax=ssat&amp;oxVDDVDD$VTn[]toxLmin:PDdyn@fmax%PDdyn@fmax
Amazingly, there is no difference in the scaling behavior of the gate
 
delay, average power, or power density in this case!
 
Clif Fonstad, 11/5/09 Note: Velocity saturation is not a factor in ID,off. Lecture 16 - Slide 19</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>CMOS : transfer characteristic
 
Complete characteristic w.o. Early effect: 
VDDvOUTvIN++ KpVTp KnVTn
VTnVDDVDD-VTpVDD/2VINVOUT
(VDD+    VTp)(VDD/2-VTp)(VDD/2-VTn)VDD/2
NOTE: We design CMOS inverters to have  Kn = Kp and VTn = -VTp 
to obtain the optimum symmetrical characteristic. 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 2</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 16 - CMOS scaling; The Roadmap - Outline 
 Announcements 
PS #9 - Will be due next week Friday; no recitation tomorrow.
 
Postings - CMOS scaling (multiple items)
 
Exam Two - Tonight, Nov. 5, 7:30-9:30 pm
 
 Review - CMOS	 gate delay and power 
Lecture 15 results:	 Gate Delay = 12 n Lmin 2 VDD/ n(VDD - VT)2 
Pdyn@fmax  CLVDD 2/GD = KnVDD (VDD - VT)2/4 
Velocity Saturation 
 CMOS scaling rules 
Power density issues and challenges
 
Approaches to a solution: Dimension scaling alone
 
Scaling voltages as well
 
 The Road Map; the Future 
Size and performance evolution with time
 
How long can it go on?
 
Clif Fonstad, 11/5/09	 Lecture 16 - Slide 1</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Scaling Rules, cont. - constant E-field scaling 
Threshold voltage: 
We've said VT scales, but this merits some discussion*: 
!              VT(vBS)"VFB+2#p$Si+tox%ox2%SiqNA2#p$Si+vBS[]
Small because with n+-poly Si Dominated by | vBS| if 
gate, m  -p and VFB  -|2p| |vBS| &gt;&gt; |2 p| 
!              VT(vBS)"tox#ox2#SiqNAvBS$toxs#ox2#SiqsNAvBSs$VTs
Thus: 
It works. Subthreshold leakage and static power: 
Including VBS, IDoff is: 
! ID,off"WLeVt2#SiqNA2$2%p+VBS[]e$VT{}nVt"WLeVt2#SiqNA2VBSe$VT{}nVt
Scaling all the factors, we find that IDoff and Pstatic scale poorly! 
! ID,off"sID,offe1#1s$ % &amp; ' ( ) VT* + , - . / nVt
! PStatic=VDDID,off"PStatice1#1s$ % &amp; ' ( ) VT* + , - . / nVt
Clif Fonstad, 11/5/09 * We're talking n-channel here, but similar results Lecture 16 - Slide 17 are found for the p-channel MOSFETs .</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 16 - CMOS scaling; The Roadmap - Summary
 
 CMOS gate delay and power 
Three key performance metrics: (We want to make them all smaller) 
Gate Delay = 12 n Lmin (VDD - VT)2 2 VDD/ e
Pdyn@fmax  CLVDD 2/GD = ( Wn/Lmin) eC*
ox VDD (VDD - VT)2/4 
2 PDdyn,max  Pdyn@fmax/WnLmin = eoxVDD (VDD - VT)2/4 toxLmin 
 CMOS scaling rules 
Summary of rules: Constant E-field - scale all dimensions 
and all voltages by 1/s 
Scaling as : Lmin  Lmin/s Results in : K  sK 
w  w/s C*  sC* 
ox ox 
t t/s /s ox ox
NA  sNA Pdyn  Pdyn /s2 
VT,VBS,VDD  VT/s,VBS/s,VDD/s PDdyn  PDdyn 
 The Roadmap; what's next? 
Stay tuned: 3-D; new semiconductors; performance over size 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 24</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>CMOS : Gate delay and fmax with velocity saturation 
Charge/discharge cycle and gate delay: 
The charge and discharge currents, charges, and times are now: 
! iDischarge=iCharge=WminssatCox*VDD"VTn()qDischarge=qCharge=CLVDD=3WminLminCox*VDD#Discharge=#Charge=qDischargeiDischarge=3WminLminCox*VDDWminssatCox*VDD"VTn()=3nLminVDDssatVDD"VTn()
CMOS minimum cycle time and power density at fmax: 
! "Min.Cycle#LminVDDssatVDD$VTn[]=n'"ChanTransit
! "Min.Cycle="Charge+"Discharge=6nLminVDDssatVDD#VTn[]
! "ChanTransit=Lssat
Note: 
Lessons: We still benefit from reducing L, but not as quickly.
Channel transit time, Lmin/ssat, is still critical. 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 12</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Scaling Rules, cont. - static power scales badly, but...
 
Static power density's scaling is even worse:
 
A typical 
VT/nVt is ~10. 
If s =  2 , the 
exponential 
factor is ~ e3, 
or about 20! 
Bottom Line: 
be neglected. 
Figure source:
Intel Web Site 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 18 
! PDstatic=ID,offVDDWminLmin"sID,offes#1()VTsnVtVDDsWminLmins2"s2es#1()VTsnVtPDstaticStatic power 
can no longerin a chip 
Reprinted with permission of Intel Corporation.</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>CMOS : Power and power density with velocity saturation 
Average power dissipation
 All dynamic 
! Pave=EDissipatedpercyclef=CLVDD2=3nWminLminCox*VDD2f
Power at maximum data rate
 Maximum f will be 1/ Gate Delay Min. 
! Pdyn@fmax=3nWminLminCox*VDD2"Min.Cycle=3nWminLminCox*VDD2#ssatVDD$VTn[]6nLminVDD                =12WminssatCox*VDDVDD$VTn[]
Power density at maximum data rate
 Assume that the area per inverter is proportional to WminLmin 
! PDdyn@fmax=Pdyn@fmaxInverterArea"Pdyn@fmaxWminLmin=ssatCox*VDDVDD#VTn[]Lmin
Lesson: Again benefit from reducing L, but again not as quickly. 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 13</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>CMOS : switching speed; minimum cycle time 
The load capacitance : CL 
 Assume to be linear 
 Is proportional to MOSFET gate area 
	 In channel: e= 2h so to have Kn = Kp we must have Wp/Lp = 2Wn/Ln 
Typically Ln = Lp = Lmin and Wn = Wmin, so we also have Wp = 2Wmin 
! CL"nWnLn+WpLp[]Cox*=nWminLmin+2WminLmin[]Cox*=3nWminLminCox*
Charging cycle : vIN: HI to LO; Qn off, Qp on; vOUT: LO to HI 
 Assume charged by constant iD,sat 
VDDvOUTvIN++CLQpQn
Clif Fonstad, 11/5/09	 Lecture 16 - Slide 4 
! iCharge="iDp#Kp2VDD"VTp[]2=Kn2VDD"VTn[]2qCharge=CLVDD$Charge=qChargeiCharge=2CLVDDKnVDD"VTn[]2           =6nWminLminCox*VDDWminLmineCox*VDD"VTn[]2=6nLmin2VDDeVDD"VTn[]2</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>CMOS : switching speed; minimum cycle time, cont.
 
Discharging cycle : vIN: LO to HI; Qn on, Qp off; vOUT: HI to LO 
 Assume discharged by constant iD,sat 
VDDvOUTvIN++CLQpQn
! iDischarge=iDn"Kn2VDD#VTn[]2qDischarge=CLVDD$Discharge=qDischargeiDischarge=2CLVDDKnVDD#VTn[]2           =6nWminLminCox*VDDWminLmineCox*VDD#VTn[]2=6nLmin2VDDeVDD#VTn[]2
Minimum cycle time : vIN: LO to HI to LO; vOUT: HI to LO to HI
 
! "Min.Cycle="Charge+"Discharge=12nLmin2VDDeVDD#VTn[]2
Clif Fonstad, 11/5/09 Lecture 16 - Slide 5</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>CMOS : switching speed; minimum cycle time, cont.
 
Discharging and Charging times :
 
What do the expressions tell us?  We have 
! "MinCycle=12nLmin2VDDeVDD#VTn[]2
This can be written as:
 
! "MinCycle=12nVDDVDD#VTn()$LmineVDD#VTn()Lmin
The last term is the channel transit time:
 
! LmineVDD"VTn()Lmin=Lmine#Ch=Lmins e,Ch=$ChTransit
Thus the gate delay is a multiple of the channel transit time:
 
! "MinCycle=12nVDDVDD#VTn()"ChannelTransit=n'"ChannelTransit
Clif Fonstad, 11/5/09 Lecture 16 - Slide 6</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>CMOS : design for high speed
 
Maximum data rate
 Proportional to 1/ Min Cycle 
! "Min.Cycle="Charge+"Discharge=12nLmin2VDDeVDD#VTn[]2
Implies we should reduce Lmin and increase VDD. 
Note: As we reduce Lmin we must also reduce tox, but tox doesn't 
enter directly in fmax so it doesn't impact us here 
Power density at maximum data rate
 Assume that the area per inverter is proportional to WminLmin 
! PDdyn@fmax"Pdyn@fmaxWminLmin=e#oxVDDVDD$VTn[]2toxLmin2
Shows us that PD increases very quickly as we reduce Lmin 
unless we also reduce VDD (which will also reduce fmax). 
Note:  Now tox does appear in the expression, so the rate of increase 
with decreasing Lmin is even greater because tox must be reduced 
along with L to stay in the gradual channel regime. 
How do we make fmax larger without melting the silicon? 
Clif Fonstad, 11/5/09 By following CMOS scaling rules, the topic of today's lecture. Lecture 16 - Slide 8</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>MOS : Output family with velocity saturation
 
iD 
vDS EcritL 
! iD(vGS,vDS,vBS)"0forvGS&lt;VT,0&lt;vDSWssatCox*vGS#VT(vBS)[]forVT&lt;vGS,$critL&lt;vDSWLeCox*vGS#VT(vBS)[]vDSforVT&lt;vGS,0&lt;vDS&lt;$critL% &amp; ' ' ( ' ' 
Cutoff 
Saturation 
Linear 
This simple model for the output characteristics of a very short 
channel MOSFET (plotted above) provides us an easy way to 
understand the impact of velocity saturation on MOSFET and 
CMOS inverter performance . 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 11</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>CMOS : power dissipation - total and per unit area 
Average power dissipation
 Only dynamic for now 
! Pdyn,ave=EDissipatedpercyclef=CLVDD2=3nWminLminCox*VDD2f
Power at maximum data rate
 Maximum f will be 1/ Gate Delay Min. 
! Pdyn@fmax=3nWminLminCox*VDD2"Min.Cycle=3nWminLminCox*VDD2#eVDD$VTn[]212nLmin2VDD                   =14WminLmineCox*VDDVDD$VTn[]2
Power density at maximum data rate
 Assume that the area per inverter is proportional to WminLmin 
! PDdyn@fmax=Pdyn@fmaxInverterArea"Pdyn@fmaxWminLmin=eCox*VDDVDD#VTn[]2Lmin2
Clif Fonstad, 11/5/09 Lecture 16 - Slide 7</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>CMOS : Collected results 
Maximum data rate: 
No velocity saturation: 
Smaller 
With velocity saturation: is faster 
! "Min.Cycle#LminVDDssatVDD$VTn[]
! "Min.Cycle#Lmin2VDDeVDD$VTn[]2
Power density at maximum data rate: 
No velocity saturation: 
Smaller also 
dissipates 
more power
per unit area With velocity saturation: 
! PDdyn@fmax=ssat"oxVDDVDD#VTn[]toxLmin
! PDdyn@fmax=e"oxVDDVDD#VTn[]2toxLmin2
Clif Fonstad, 11/5/09 Lecture 16 - Slide 14</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Scaling Rules - making CMOS faster without melting Si 
General idea: 
Reduce dimensions by factor 1/s:  s &gt; 1
 
Evaluate impact on speed, power, power density
 
Assume no velocity saturation for now
 
Scaling dimensions alone: 
! Lmin"LminsW"Wstox"toxsNA"sNA
This yields
 
and thus 
! Cox*="oxtox:Cox*#sCox*K=WLeCox*:K#sK
!                          "#Lmin2VDDeVDD$VTn[]2:"%"s2             Pdyn=3nWminLminCox*VDD2f:Pdyn%sPdynPDdyn@fmax=e&amp;oxVDDVDD$VTn[]2toxLmin2:PDdyn@fmax%s3PDdyn@fmax
Clif Fonstad, 11/5/09 Scaling dimensions alone can yield melted silicon!! Lecture 16 - Slide 15</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>CMOS : velocity saturation 
Sanity check before looking at device scaling 
CMOS gate lengths are now under 0.1 m (100 nm). The electric field 
in the channel can be very high: Ey  104 V/cm when vDS  0.1 V. 
Model A 
Electrons: 
Holes: 
Clearly the velocity of the electrons and holes in the channel will 
be saturated at even low values of vDS! 
What does this mean for the device and inverter characteristics? 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 10</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>CMOS : transfer characteristic calculation, cont. 
We found from an LEC analysis that 
the slope in Region III is not infinite, 
but is instead: 
Lecture 16 - Slide 3 
VDDVDD
VDD/2vINvOUTVDD/2Av
VTnVDDVDD-VTpVDD/2vINvOUT
(VDD-   |VTp|)VDD/2Av
! Av"voutvin=#vOUT#vINQ=VDD/2,VDD/2()=$gmn+gmp[]gon+gop[]=$22Kn%n+%p[]IDnQuick approximation : An easy 
way to sketch the transfer 
characteristic of a CMOS gate 
is to simply draw the three 
straight line portions in 
Regions I, III, and V: 
Clif Fonstad, 11/5/09</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Scaling Rules, cont. - constant E-field scaling 
Observation: 
Reducing dimensions alone won't work. 
Reduce voltage in concert (constant E-field scaling) 
Scaling dimensions and voltages by 1/s: 
We still have 
but now we find 
! Cox*"sCox*K"sK
!                          "#Lmin2VDDeVDD$VTn[]2:"%"s             Pdyn=3nWminLminCox*VDD2f:Pdyn%Pdyns2PDdyn@fmax=e&amp;oxVDDVDD$VTn[]2toxLmin2:PDdyn@fmax%PDdyn@fmax
! VDD"VDDsVBS"VBSsVT"VTs
! Lmin"LminsW"Wstox"toxsNA"sNA
When we scale dimension and voltage we get higher speed and
 
lower power, while holding the power density unchanged.
 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 16</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Moore's Law -Everything* doubles every 2 years.
 
Figure source:
Intel Web Site * Density, speed, performance, transistors per chip, transistors 
shipped, transistors per cent, revenues, etc. First stated in 
Clif Fonstad, 11/5/09 1965 as every year; revised to every 2 years in 1975. Lecture 16 - Slide 22 
Reprinted with permission of Intel Corporation.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>An historical scaling example  -Inside Intel
 
Parameter 386 486 Pentium 
Scaling factor, s 1 2 3 
Lmin (m) 1.5 0.75 0.5 
Wn (m) 10 5 3 
tox (nm) 30 15 9 
VDD (V) 5 3.3 2.2 
VT (V) 1 - -
Fan out 3 3 3 
K (A/V2) 230 450 600 
GD ( ps) 840 400 250 
fmax (MHz) 29 50 100 
Pave/gate ( mW) 92 23 10 
Density 
(kgates/cm2 @ 20W/cm2 max.) 220 880 2,000 
Clif Fonstad, 11/5/09 Lecture 16 - Slide 20 Sources: Prof. Jesus del Alamo and Intel</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Complete GC/DA model for iDS: saturation, channel length modulation. Output characteristics; regions of operation.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec11/</lecture_pdf_url>
      <lectureno>11</lectureno>
      <slides>
        <slide>
          <slideno>22</slideno>
          <text>Large signal models : when will we use them? 
Digital circuit analysis/design : 
This requires use of the entire circuit, and will be the topic of
Lectures 14, 15, and 16 . 
Bias point analysis/design : 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 23 This uses the FAR models (below and Lec. 17ff) . 
BJT 
MOSFET 
GBSD++vGSvBSiD ID 
VGS = (2IDS/K)1/2 + VT 
BECvBE+iBIBS!FiB
iD = (K/2)[vGS - VT] 2GSDvGS+
BEC+vBEiBiCIC =  IB 
IB 
0.6 V</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Active Length Modulation - the Early Effect: MOSFET 
"Channel length modulation" 
MOSFET : 
We begin by recognizing that the channel length decreases
with increasing vDS and writing this dependence to first order 
in vDS: 
! L"Lo1#$vDS#VDSat()[]    and    1L"1+$vDS#VDSat()[]LoK=W%LeCox*
Inserting the channel length variation with vDS into K we have:
 
Thus, in saturation: 
! K"Ko1+#vDS$VDSat()[]      where     Ko%W&amp;LoeCox*
! iD"Ko2vGS#VT()21+$vDS#VDSat()[]
Note:  is the inverse of the Early Voltage, VA (i.e.,  = 1/VA).
 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 20</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>GCA i-v Modeling, cont.
 
The various FETs differ primarily in the nature of their channels
and thereby, the expressions for n*
ch(y). 
For a MOSFET we speak in terms of the inversion layer charge, 
qn*(y), which is equivalent to - qn*
ch(y). Thus we have: 
! iD="WLeqn*(vGS,vCS,vBS)dvCS0vDS#
We derived qn* earlier by solving the vertical electrostatics 
problem, and found: 
! qn*(vGS,vCS,vBS)="Cox*vGS"vCS"VT(vCS,vBS)[]        with   VT(vCS,vBS)=VFB"2#p"Si+2$SiqNA2#p"Si"vBS+vCS[]{}1/2Cox*
Using this in the equation for iD, we obtain:
 
! iD(vGS,vDS,vBS)=WLeCox*vGS"vCS"VT(vCS,vBS)[]{}dvCS0vDS#
At this point we can do the integral, but it is common to simplify
the expression of VT(vCS,vBS) first, to get a more useful result. 
Clif Fonstad, 3/18/08 Cont. Lecture 11 - Slide 5</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 11 - MOSFETs II; Large Signal Models - Outline
 
 Announcements 
On Stellar - 2 write-ups on MOSFET models 
 The Gradual Channel Approximation (review and more )
MOSFET model: 
0
K (vGS K (vGS 
with K  (W/L)egradual channel approximation (Example: n-MOS) 
for (vGS  VT)/  0  vDS (cutoff) 
iD   VT)2 /2 for 0  (vGS  VT)/  vDS (saturation) 
 VT  vDS/2)vDS for 0  vDS  (vGS  VT)/ (linear) 
Cox *, VT= VFB  2p-Si + [2Si qNA(|2p-Si|  vBS)]1/2/Cox * 
and  = 1 + [( Si qNA/2(|2p-Si|  vBS)]1/2 /Cox (frequently   1) 
 Refined device models for transistors (MOS and BJT)
Other flavors of MOSFETS: p-channel, depletion mode
 
The Early Effect:
1. Base-width modulation in BJTs : wB(vCE)
2. Channel-length modulation in MOSFETs :  L(vDS) 
Charge stores:
1. Junction diodes 
2. BJTs 
3. MOSFETs 
Extrinsic parasitics: Lead resistances, capacitances, and inductances 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 1</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>d/2 
-d/2 qA 
qB( = -qA) 
 xn -xp 
qA   qB 
( = -Q  A) 
-qNAp  qNDn 
 
  
     
     
     Charge stores in devices : we must add them to our device models
 
Parallel plate 
capacitor (x) 
x 
! qA,PP=A"dvABCpp(VAB)#$qA,PP$vABvAB=VAB=A"d
Depletion region charge store
! qA,DP(vAB)="A2q#Si$b"vAB[]NApNDnNAp+NDn[]Cdp(VAB)=Aq#Si2$b"VAB[]NApNDnNAp+NDn[]=A#Siw(VAB)
(x) 
x
QNR region diffusion charge store 
p(x), n(x) 
p(xn) 
qA, qB (=-qA) 
n(-x)p x
Clif Fonstad, 3/18/08 Lecture 11 - Slide 24 
! qAB,DF(vAB)"Aqni2DhNDnwn,effeqVAB/kT#1[]                                                  =wn,eff22DhiD(vAB)Cdf(VAB)"wn,eff22DhqID(VAB)kTNote : Approximate because we are
only accounting for the charge
store on the lightly doped side. 
-w -x  x wp p n n</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>! iD=W"q"nch*(y)"edvCS(y)dyGCA i-v Modeling, cont. 
p-SiBG+vGSn+D
n+SvDSvBS+iGiBiDL0yx0
We have: 
To eliminate the derivative from this equation we integrate both 
sides with respect to y from the source (y = 0) to the drain (y 
= L). This corresponds to integrating the right hand side with 
respect to vCS from 0 to vDS, because vCS(0) = 0 to vCS(L) = vDS: 
! iD0L"dy=W#e#q#nch*(y)dvCS(y)dy0L"dy=W#e#q#nch*(vCS)0vDS"dvCS
The left hand integral is easy to evaluate; it is simply iDL. Thus 
we have: 
! iD0L"dy=iDL#iD=WL$e$q$nch*(vCS)0vDS"dvCS
Clif Fonstad, 3/18/08 Cont. Lecture 11 - Slide 4</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>The operating regions of MOSFETs and BJTs :
 
Comparing an n-channel MOSFET and an npn BJT
 
MOSFET 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 13 
iBvBEvCEiC
0.6 V0.2 VForward Active RegionFARCutoffCutoffSaturationiC ! !F iBvCE &gt; 0.2 ViB ! IBSeqVBE/kTInput curveOutput familyBJT 
BEC++vBEvCEiBiC
GSD++vGSvDSiGiD
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>p-channel MOSFET's : cont. 
p-channel Structure: 
Symbol and FAR model: 
GSDvGS+iGiD(vGS,vDS,vBS)+iDvDSB+vBSiB
Oriented with source down like n-channel: 
GBSD++vGSvBSiDiGiB+vDS
FAR model: Symbol: vGS &lt; VT 
vBS &gt; 0 
vDS &lt; 0 
Oriented as found in circuits: 
GBDS+vSGvSB-iDiGiB+vSD
FAR model: 
vSG &gt; -VT Symbol: vSB &lt; 0 
vSD &gt; 0 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 15 
n-SiBG+vGSp+D
p+SvDSvBS+iGiBiD
GDSvSG+iG-iD(vSG,vSD,vSB)+-iDvSDBvSBiB</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Clif Fonstad, 3/18/08 Lecture 11 - Slide 22 BJT: 
npn 
MOSFET : 
n-channel 
vCEiC
0.2 VForward Active RegionCutoffSaturationiC ! !F iBiC  F(1 + vCE)iB 
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!
iD  K[vGS-VT(vBS)]2[1+(vDS-VDSat]/2 
iD  K[vGS - VT(vBS) - vDS/2]vDS Large signal models* : 
ivBE0.6 VFARCutoffvCE &gt; 0.2 ViB ! IBSeqVBE/kT
* The Early effect is included, but barely visible.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Clif Fonstad, 3/18/08 Lecture 11 - Slide 19 BJT: npn 
MOSFET: 
n-channel The Early Effect: 
(exaggerated for clarity*) 
vCEiC
0.2 V-1/! = -VA
vCE iC 
vDSiD-1/! = -VA
vDS iD 
* Typically the Early effect is far more important
in small-signal applications than large signal.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>GCA - dealing with the non-linear dependence of VT on vCS
 
Approach #2 - Ignore it 
Early on researchers noticed that the difference between VT at 
0 and at y, i.e. VT(0,vBS) and VT(vDS,vBS), is small, and that using 
VT(0,vBS) alone gives a result that is still quite accurate and is 
very easy to use : 
! iD(vGS,vDS,vBS)=WLeCox*vGS"vCS"VT(0,vBS)[]{}dvCS0vDS#             =WLeCox*vGS"VT(0,vBS)[]vDS"vDS22$ % &amp; ' ( ) 
The variable, vCS, 
is set to 0 in VT. 
This result looks much simpler than the result of Approach #1, 
and it is much easier to use in hand calculations. It is, in 
fact, the one most commonly used by the vast majority of 
engineers. At the same time, the fact that it was obtained by 
ignoring the dependence of VT on vCS is cause for concern, 
unless we have a way to judge the validity of our approxima -
tion. We can get the necessary metric through Approach #3. 
Clif Fonstad, 3/18/08 Cont. Lecture 11 - Slide 7</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>An n-channel MOSFET showing gradual channel axes
 
p-SiBG+vGSn+D
n+SvDSvBS+iGiBiDL0yx0
Extent into plane = W 
Gradual Channel Approximation :
 -A one-dimensional electrostatics problem in the x direction is solved to find 
the channel charge, qN*(y); this charge depends on vGS, vCS(y) and vBS.
 -A one-dimensional drift problem in the y direction then gives the channel 
current, iD, as a function of vGS, vDS, and vBS. 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 2</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>GCA - dealing with the non-linear dependence of VT on vCS
 
Approach #3 -Linearize it (i.e. expand it, keep first order term) 
In this approach we leave the variation of VT with vCS in, but 
linearize it by doing a Taylor's series expansion about vCS = 0: 
! VT[vCS,vBS]"VT(0,vBS)+#VT#vCSvCS=0$vCS
Taking the derivative and evaluating it at vCS = 0 yields:
 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 8 With this qn * is 
where 
Cont. 
! VT[vCS,vBS]"VT(0,vBS)+tox#ox#SiqNA22$p%vBS()&amp;vCS
! qn*(vGS,vCS,vBS)"#Cox*vGS#vCS+VT(0,vBS)#tox$ox$SiqNA22%p#vBS()&amp;vCS' ( ) ) * + , ,                              =#Cox*vGS#-vCS+VT(vBS)[]
!         "#1+tox$ox$SiqNA22%p&amp;vBS()' ( ) * + ,    and   VT(vBS)#VT(0,vBS)</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>!              Valid for vSB"0, and  vSD#0:iG(vSG,vSD,vSB)=0     and      iB(vSG,vSD,vSB)=0$iD(vSG,vSD,vSB)=0forvSG$VT(vSB)[]&lt;0&lt;%vSD12W%LeCox*vSG$VT(vSB)[]2for 0&lt;vSG$VT(vSB)[]&lt;%vSDW%LeCox*vSG$VT(vSB)$%vSD2&amp; ' ( ) * + %vSDfor 0&lt;%vSD&lt;vSG$VT(vSB)[]&amp; ' , , , ( , , , 
! VT(vSB)=VFB"2#n"Si"$2#n"Si"vSB[]1/2   with  $%1Cox*2&amp;SiqND[]1/2
        
        p-channel
 
Structure: 
Gradual channel model*: p-channel MOSFET's : The other "flavor" of MOSFET 
n-SiBG+vGSp+D
p+SvDSvBS+iGiBiD
VFBVT0vGSDepletionAccumulationInversion
For enhancement mode p-channe
VT (i.e. vGS at threshol: 
ld) &lt; 0, VFB &gt; 0.. The voltage progression: 
* Enhancement mode only, VT (i.e. vGS at threshold) &lt; 0. Clif Fonstad, 3/18/08 Lecture 11 - Slide 14</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Depletion mode MOSFET's : The very last MOSFET variant 
It is possible to have n-channel MOSFETs with VT &lt; 0. 
In this situation the channel exists with vGS = 0, and a 
negative bias must be applied to turn it off. 
This type of device is called a "depletion mode" MOSFET. 
Devices with VT &gt; 0 are "enhancement mode." 
iDvDSincreasing vGSvGS = 0vGS ! VT
For a p-channel depletion mode MOSFET, VT &gt; 0. 
The expressions for iD(vGS, vDS, vBS) are exactly the same 
for enhancement mode and depletion mode MOSFETs . 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 16</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>iBvBEvCEiC
0.6 V0.2 VForward Active RegionFARCutoffCutoffSaturationiC ! !F iBvCE &gt; 0.2 ViB ! IBSeqVBE/kTInput curveOutput familyBJT Characteristics (npn)
Clif Fonstad, 3/18/08 Lecture 11 - Slide 17 
BECvBE+iBIBS!FibForward active region: vBE &gt; 0.6 VvCE &gt; 0.2 V(i.e. vBC &lt; 0.4V) iR is negligible Other regionsCutoff: vBE &lt; 0.6 VSaturation:vCE &lt; 0.2 VBECvBE+iFIES"FiFvBC+iRICS"RiRvCE+
BJT Models
BECvBE+iBIBS!FiB
BECvBE+iFIES!FiFvBC+iRICS!RiRBJT MODELS</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>MOSFET
 
Characteristics
 
(n-channel ) 
Also: 
iG  0 
iB  0 
K = ( W/L)eCox * 
Model valid for vBS  0 and vDS  0, insuring 
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!Output familyOutput family 
 = 1 + [( Si qNA/2(|2p-Si|  vBS)]1/2 /Cox 
Clif Fonstad, 3/18/08 (frequently    1) Lecture 11 - Slide 18 with VT = VFB  2p-Si + [2Si qNA(|2p-Si|  vBS)]1/2/Cox * 
vGS+iD(vGS,vDS,vBS)+vDS+iBGSDBvBSiGiDMOSFET iG(vGS, vDS,vBS)  0, iB(vGS, vDS,vBS)  0circuit 0
model 
for (vGS  VT)  0  vDS (cutoff) 
 (W/2 L)eCox *(vGS  VT)2 
for 0  (vGS  VT)  vDS (saturation) 
(W/L)eCox *(vGS  VT  vDS/2)vDS 
for 0  vDS  (vGS  VT) (linear)</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 11 - MOSFETS II; Large-Signal Models - Summary
 
 Gradual channel approximation for FETs 
General approach
MOSFETS in strong inversion
 
1.  Ignore 	 variation of VT along channel 
2.  Linearize variation of VT along channel : introduces  factor 
 Additional device model issues 
The Early Effect:
1.  	Base-width modulation in BJTs : wB(vCE)
 
In the F.A.R.:  iC  Fo(1 + lvCE)iB
 
2.	 Channel-length modulation in MOSFETs : L(vDS)
In saturation:  iD  Ko(vGS  VT)2[1 + (vDS-VDSat)]/2 
Charge stores:
1. Junction diodes - depletion and diffusion charge
2. BJTs -at EB junction:  depletion and diffusion charge
 
at CB junction:  depletion charge (focus on FAR)
 
3. MOSFETs - between B and S, D:  depletion charge of n+-p junctions 
between G and S, D, B:  gate charge (the dominant store) 
in cut-off: Cgs  Cgd  0; all is Cgb linear region: Cgs = Cgd = W L Cox */2 
in saturation region: Cgs = (2/3) W L Cox * 
Clif Fonstad, 3/18/08	 Lecture 11 - Slide 26 Cgd = 0  (only parasitic overlap)</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Gradual Channel Approximation i-v Modeling
(n-channel MOS used as the example) 
The Gradual Channel Approximation is the approach typically 
used to model the drain current in field effect transistors.* 
It assumes that the drain current, iD, consists entirely of carriers 
flowing in the channel of the device, and is thus proportional 
to the sheet density of carriers at any point and their net 
average velocity. It is not a function of y, but its components 
in general are: 
! iD="W#"q#nch*(y)#sey(y)
In this expression, W is the width of the device, -q is the 
charge on each electron, n*ch(y) is sheet electron concentra -
tion in the channel (i.e. electrons/cm2) at y, and sey(y) is the net 
electron velocity in the y-direction . 
If the electric field is not too large, sey(y) = -eEy(y), and 
! iD="W#q#nch*(y)#eEy(y)=W#q#nch*(y)#edvCS(y)dy
Cont. 
* Junction FETs (JFETs ), MEtal Semiconductor FETs (MESFETs1), and Heterojunction FETs
 
Clif Fonstad, 3/18/08 (HJFETs2), as well as Metal Oxide Semiconductor FETs (MOSFETs ). Lecture 11 - Slide 3
 
1. Also called Shottky Barrrier FETs (SBFETs ). 2. Includes HEMTs , TEGFETs , MODFETs , SDFETs , HFETs , PHEMTs , MHEMTs , etc.</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>Adding charge stores to the large signal models:
 
BAIBSqAB
qBCBECiBIBS!FiBqBE
GSDqDBiDBqSBqG
p-n diode: qAB: Excess carriers on p-side plus 
excess carriers on n-side plus 
junction depletion charge. 
BJT: npn qBE: Excess carriers in base plus E-B 
(in F.A.R.) junction depletion charge 
qBC: C-B junction depletion charge 
qG: Gate charge; a function of vGS,vDS,MOSFET: and vBS.
n-channel
 qDB: D-B junction depletion charge 
qSB: S-B junction depletion charge 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 25</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>GCA - dealing with the non-linear dependence of VT on vCS
 
Using this result in the integral in the expression for iD gives: 
! iD(vGS,vDS,vBS)=WLeCox*vGS"#vCS"VT(0,vBS)[]{}dvCS0vDS$             =WLeCox*vGS"VT(vBS)[]vDS"#vDS22% &amp; ' ( ) * 
Except for  this is the 
Approach 2 result. 
Plotting this equation for increasing values of vGS we see that it 
traces inverted parabolas as shown below. 
Note: iD saturates 
after its peak value 
(solid lines), rather 
than decreasing 
(dashed lines). 
Clif Fonstad, 3/18/08 Cont. Lecture 11 - Slide 9 
iDvDSinc.vGS</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Active Length Modulation - the Early Effect: BJT 
"Base width modulation" 
BJT: 
We begin by recognizing that the base width decreases 
with increasing vCE and writing this dependence to first order 
Then we recall that in a modern BJT the base defect, B, is 
negligible and F depends primarily on the emitter defect, E, 
and can be written: in vCE: 
! wB*"wBo*1#$vCE()    and    1wB*"1wBo*1+$vCE()
! "F=1+#B()#E+#B()$1#E=DeDhNDENABwE*wB*
Inserting the base width variation with vCE into F we have:
 
Thus, in the F.A.R.: 
! iC"#Fo1+$vCE()iB
! "F#"Fo1+$vCE()    where    "Fo%DeDhNDENABwE*wBo*
Note:  is the inverse of the Early Voltage, VA (i.e.,  = 1/VA). 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 21</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Gradual Channel Approximation, cont.
 
The full model: 
With this drain current expression, we now have the complete 
set of Gradual Channel Model expressions for the MOSFET 
terminal characteristics in the three regions of operation: 
Clif Fonstad, 3/18/08 Lecture 11 - Slide 11 
!              Valid for vBS"0, and  vDS#0:              iG(vGS,vDS,vBS)=0     and      iB(vGS,vDS,vBS)=0iD(vGS,vDS,vBS)=0forvGS$VT(vBS)[]&lt;0&lt;%vDS12W%LeCox*vGS$VT(vBS)[]2for 0&lt;vGS$VT(vBS)[]&lt;%vDSW%LeCox*vGS$VT(vBS)$%vDS2&amp; ' ( ) * + %vDSfor 0&lt;%vDS&lt;vGS$VT(vBS)[]&amp; ' , , , ( , , ,                with    VT(vBS)-VFB$2.p$Si+1Cox*2/SiqNA2.p$Si$vBS[]{}1/2                              %-1+1Cox*/SiqNA22.p$Si$vBS[]&amp; ' , ( , ) * , + , 1/2                 Cox*-/oxtox</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>GCA - dealing with the non-linear dependence of VT on vCS
 
Approach #1 - Live with it 
Even though VT(vCS,vBS) is a non-linear function of vCS, we can 
still put it in this last equation for iD: 
! iD=WLeCox*vGS"vCS"VFB+2#p"Si"tox$ox2$SiqNA2#p"Si"vBS+vCS[]% &amp; ' ( ) * + , - . / 0 dvCS0vDS1
and do the integral, obtaining:
 
! iD(vDS,vGS,vBS)=WLeCox*vGS"2#p"VFB"vDS2$ % &amp; ' ( ) vDS* + ,                                     +322-SiqNA2#p+vDS"vBS()3/2"2#p"vBS()3/2. / 0 1 2 3 4 5 6 
The problem is that this result is very unwieldy, and difficult to 
work with. More to the point, we don't have to live with it 
because it is easy to get very good, approximate solutions 
that are much simpler to work with. 
Clif Fonstad, 3/18/08 Cont. Lecture 11 - Slide 6</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Clif Fonstad, 3/18/08 Lecture 11 - Slide 12 
iDvDSincreasing vGSThe full model, cont: 
! iB(vGS,vDS,vBS)=0
! iG(vGS,vDS,vBS)=0
Saturation or 
Forward Active 
Region 
Cutoff Region Linear or 
Triode 
Region 
! iD(vGS,vDS,vBS)=0forvGS"VT(vBS)[]&lt;0&lt;#vDSK2vGS"VT(vBS)[]2for 0&lt;vGS"VT(vBS)[]&lt;#vDSKvGS"VT(vBS)"#vDS2$ % &amp; ' ( ) #vDSfor 0&lt;#vDS&lt;vGS"VT(vBS)[]$ % * * * &amp; * * *                                                                                                                    with    K+W#LeCox*Saturation 
Linear or 
Triode Cutoff 
GBSD++vGSvBSiDiGiB+vDSGradual Channel Approximation, cont.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Gradual Channel Approximation, cont. 
The drain current expression, cont: 
The point at which iD reaches its peak value and saturates is 
easily found. Taking the derivative and setting it equal to 
zero we find: 
!        "iD"vDS=0      when      vDS=1#vGS$VT(vBS)[]
What happens physically at this voltage is that the channel
 
(inversion) at the drain end of the channel disappears:
 
! qn*(L)"#Cox*vGS#VT(vBS)#$vDS{}          =0     when    vDS=1$vGS#VT(vBS)[]
For vDS &gt; [vGS-VT(vBS)]/, all the additional drain-to-source voltage 
appears across the high resistance region at the drain end of 
the channel where the mobile charge density is very small, 
and iD remains constant independent of vDS: 
!        iD(vGS,vDS,vBS)=12"WLeCox*vGS#VT(vBS)[]2   for     vDS&gt;1"vGS#VT(vBS)[]
Clif Fonstad, 3/18/08 Lecture 11 - Slide 10</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>P-n junctions in thermal equilibrium and under reverse bias, the depletion approximation (DA), comparison to PE solution.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec04/</lecture_pdf_url>
      <lectureno>4</lectureno>
      <slides>
        <slide>
          <slideno>4</slideno>
          <text>Non-uniform doping in thermal equilibrium,cont: 
We have reduced our problem to solving one equation for
one unknown, in this case (x): 
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
Once we find (x) we can find no and po from: 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
Solving Poisson s equation for (x) is in general non-trivial,
and for precise answers a "Poisson Solver" program must
be employed. However, in two special cases we can find
very useful, insightful approximate analytical solutions: 
Case I: Abrupt changes from p- to n-type (i.e., junctions) 
also:	 surfaces ( Si to air or other insulator) 
interfaces ( Si to metal, Si to insulator, or Si to insulator to metal) 
Case II: Slowly varying doping profiles. 
Clif Fonstad, 9/22/09	 Lecture 4  - Slide 5</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Reverse bias, cont : Is it really that easy? Reverse bias FAQs : 
1. How come we can still use the Depletion Approximation? 
No current   no mobile charge  electrostatics unchanged 
2.  What happens in forward bias? 
This same modeling applies, until the current turns on at vAB  0.5 V. 
By the time vAB approaches b, the model no longer holds; the current 
is too large. 
3.  What happens at very large reverse bias? 
When Epk gets too big, the junction "breaks down" and large reverse 
current flows. 
4.  Is there anything interesting we haven't talked about? 
Yes, the charge stored in the depletion regions.  It is very interesting 
and important. For starters, the net charge stores on the positive 
side of the junction is negative: 
! Qp="qANApxp="2q#Si$b"vAB()NApNDnNAp+NDn()
Clif Fonstad, 9/22/09 Hear all about it in recitation tomorrow. Lecture 4  - Slide 21</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>The change in   must 
be much more abrupt! A 60 mV change in   
decreases no  and po 
10x and   increases to 
90% of its final value. 
         
          To figure out a good first guess for (x), look at how quickly 
no and po must change by looking first at how  changes: 
(x) 60 mV 
x n 
p p n 
700 to 900 mV 
(x) 60 mV 
The observation that  changes a lot, when  changes
a little, is the key to the depletion approximation. qNDn 
0 0 +Q 
-Q 
-qNAp and what it 
means for (x): 
90% 
90% x 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 12</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont.: 
Case II: Slowly varying doping profiles 
Detailed solutions of Poisson's equation in semiconductors 
teach us that if the doping variation, |Nd(x)-Na(x)| is slow 
enough*, then quasineutrality holds, and the majority 
carrier concentration closely tracks the net doping profile. 
The net charge densities and electric field are all negligible. 
x Nd-Na no(x) (x) &gt; 0 
(x) &lt; 0 
E(x) Negligibly 
small 
! no(x)"ND(x)Can still say: 
* Note: What is meant by slowly  can be quantified using 
the extrinsic Debye length - see the course text. Clif Fonstad, 9/22/09 Lecture 4  - Slide 22</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>The Depletion Approximation , cont.: 
Adding vAB to our earlier sketches: assume reverse bias, vAB &lt; 0 
(x)
 xn -xp 
-qNAp qNDn 
w 
xn xp 
(x)x 
x 
! w=2"Si#b$vAB()qNAp+NDn()NApNDn
! xp=NDnwNAp+NDn(),xn=NApwNAp+NDn()
xn -xp 
|Epk| 
! "#=#b$vAB  and     #b=kTqlnNDnNApni2
! Epk=2q"b#vAB()$SiNApNDnNAp+NDn()
(x)
 xn -xp 
(b -vAB) x 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 20</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont.:
 
Case II: Slowly varying doping profiles, cont. 
If |Nd(x)-Na(x)| is slowly varying*, then quasineutrality
holds, and the majority carrier concentration closely
tracks the net doping profile. 
- In n-type samples: 
! no(x)"Nd(x)#Na(x)  and  po(x)=ni2no(x) Also,   $n(x)=kTqlnNd(x)#Na(x)ni% &amp; ' ( ) * 
- In p-type samples:
 
! po(x)"Na(x)#Nd(x)  and  no(x)=ni2po(x) Also,   $p(x)=#kTqlnNa(x)#Nd(x)ni% &amp; ' ( ) * 
* Note: What is meant by slowly  can be quantified using 
the extrinsic Debye length - see the course text. Clif Fonstad, 9/22/09 Lecture 4  - Slide 23</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>The Depletion Approximation , cont.: 
Beating on these results a bit more: 
! w=2"Si#bqNAp+NDn()NApNDn
! Epk=2q"b#SiNApNDnNAp+NDn()
! xp=NDnwNAp+NDn(),xn=NApwNAp+NDn()
x (x)
 xn -xp 
-qNAp qNDn 
x (x)
 xn -xp 
E(0) = -qNApxp/Si 
= -qNDnxn/Si |Epk| 
(x)w 
xp xn 
xn -xp 
p n 
(0) = p + qNApxp 2/2Si 
= n  qNDnxn 2/2Si b x
 
! "b#"n$"p=kTqlnNDnNApni2
Clif Fonstad, 9/22/09 Lecture 4  - Slide 16</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>The Depletion Approximation , cont.: 
Combining our two equations and solving for xp and xn gives: 
! xp=2"Si#bqNDnNApNAp+NDn(),xn=2"Si#bqNApNDnNAp+NDn()
where we have introduced the built-in potential , b: 
! "b#"n$"p=kTqlnNDnni$$kTqlnNApni% &amp; ' ( ) * =kTqlnNDnNApni2
We also care about the total width of the depletion region , w:
 
! w=xp+xn=2"Si#bqNAp+NDn()NApNDn
And we want to know the peak electric field , | Epk |: 
! Epk=E(0)=qNApxp"Si=qNDnxn"Si=2q#b"SiNApNDnNAp+NDn()
Clif Fonstad, 9/22/09 Lecture 4  - Slide 15</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Abrupt p-n junctions, cont : Applying bias a p-n diode
 
Next the question is, "What happens to our (x), E(x), and (x)
pictures when a voltage is applied at the device terminals?" 
First look at  from contact to contact with zero bias, vAB = 0:
 p n A B iD 
+ -
vAB 
-wp x 
wn -xp 0 xn  
With good contacts and low resistance wires and
semiconductor bulk, the only impediment to current flow is
the junction, and all of any applied voltage "falls" there.* 
* Note: This is not automatic. It requires that the
diode be well designed and fabricated carefully. Clif Fonstad, 9/22/09 Lecture 4  - Slide 17</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Non-uniform doping in thermal equilibrium,cont: 
Solving Poisson s Equation in Two Special Cases: 
II. Slowly varying profiles 
If |Nd(x)-Na(x)| is slowly varying*, the quasineutrality holds, 
and the majority carrier concentration closely tracks the
net doping profile. 
In n-type samples: 
! no(x)"Nd(x)#Na(x)  and  po(x)=ni2no(x)
In p-type samples: 
! po(x)"Na(x)#Nd(x)  and  no(x)=ni2po(x)
I. Abrupt p-n junctions 
Near the junction there are very large net charge densities, 
and a dramatic reduction in the mobile carrier density. 
The model we employ with p-n junctions (and MOS 
capacitors) is called the Depletion Approximation  
* Note: What is meant by slowly  can be quantified Clif Fonstad, 9/22/09 Lecture 4  - Slide 6using the extrinsic Debye length - see the text.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>1019  101  0.54  
1018  102  0.48  
1017  103   0.42  
1016  104   0.36  
1015  105  0.30  
1014  106  0.24  
1013  107  0.18  
1012  108  0.12  
1011  109  0.06  
1010  1010  0.00  
109  1011  -0.06  
108  1012  -0.12  
107  1013  -0.18  
106  1014  -0.24  
105  1015  -0.30  
104  1016  -0.36  
103  1017  -0.42  
102  1018  -0.48  
101  1019  -0.54   
 
  
 More numbers no[cm-3] po[cm-3]  [V] 
Typical range 
n-type 
Intrinsic 
p-type 
Typical range 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 10</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Abrupt p-n junctions, cont :
 
Reverse bias applied : no current flows, but the potential step changes 
Assume the applied bias, vAB, is negative. This means that the 
potential on the p-side is reduced relative to that on the n-
side, and thus that the change in potential going across the
junction is increased from n-p= b, to (b -vAB). 
We use the Depletion Approximation model as before, now
with the new potential step height, obtaining: 
! xp=2"Si#b$vAB()NDnqNApNAp+NDn(),xn=2"Si#b$vAB()NApqNDnNAp+NDn()
! w=2"Si#b$vAB()NAp+NDn()qNApNDn
! Epk=2q"b#vAB()NApNDn$SiNAp+NDn()
Clif Fonstad, 9/22/09 Lecture 4  - Slide 19</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Non-uniform doping in thermal equilibrium 
Reviewing from Lecture 3: 
In a non-uniformly doped sample in TE we have: gL(x,t) = 0, 
Je(x) = 0, Jh(x) = 0, and  /dt = 0. Also: n(x) = no(x) and p(x) = po(x). 
Applying these conditions to the two current density
equations gave: 
and 
! 0=qeno(x)E(x)+qDedno(x)dx"d#dx=Dee1no(x)dno(x)dx
! 0=qhpo(x)E(x)"qDhdpo(x)dx#d$dx="Dhh1po(x)dpo(x)dx
And Poisson s equation became:
 
! "d2#(x)dx2=dE(x)dx=$(x)%=q%po(x)"no(x)+Nd(x)"Na(x)[]
In the end, we had three equations in our three remaining
unknowns, no(x), po(x), and (x). 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 2</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 4 - p-n Junctions:  Electrostatics - Summary
 
 Abrupt p-n junction (electrostatics)
Depletion region forms for xp &lt; x &lt; xn : 
xp/xn = NDn/NAp 
w = xp + xn = [(2/q) b {(NAp + NDn)/NApNDn}]1/2 
|Epk| = |E(0)| = [(2q/ ) b {NApNDn/(NAp + NDn)}]1/2 
 (kT/q) ln (NApNDn/ni2 ) 
Observations: 
1.  Greatest depletion is into most lightly doped side 
2.  Depletion width, w, goes down as doping is increased
3.  Peak electric field, | Epk|, goes up as doping is increased 
4.  	Asymmetric junction: assume NAp &gt;&gt; NDn, then 
xn &gt;&gt; xp, w  xn  [(2/q)bNDn]1/2, |Epk|  [(2q/ )bNDn]1/2 
 Applying bias to a p-n junction (what happens?) 
Want all applied bias, vAB, to fall across depletion region 
Two changes:
1.  	 crossing junction changes, and thus so do w, and Epk: 
(b  vAB) replaces b, so that both w and Epk 
increase with increasing reverse bias 
2.  Currents flow	 (The topic of Lectures 5 and 6) 
Clif Fonstad, 9/22/09	 Lecture 4  - Slide 24</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>NDn 
 - NAp Non-uniform doping in thermal equilibrium, cont.:
 
Case II: Abrupt p-n junctions 
Consider the profile below: 
Nd-Na 
x 
p-type n-type 
! no=NDn,po=ni2NDn"=kTqlnNDn/ni()#"n
! po=NAp,no=ni2NAp"=#kTqlnNAp/ni()$"p
! ?
Clif Fonstad, 9/22/09 
! no(x)=?po(x)=?"(x)=? Lecture 4  - Slide 7</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Electronic Devices and Circuits 
Lecture 4 - p-n Junctions:  Electrostatics - Outline
 
 Review 
Poisson's equation for o(x) given Nd(x) and Na(x): 
 d2o(x)/dx2 = q [n i {eqo(x)/kT  eqo(x)/kT}  Nd(x) + N a(x)] 
Knowing o(x), we have n o(x) = n i eqo(x)/kT and p o(x) = n i eqo(x)/kT 
Slowly varying profiles: quasi-neutrality holds 
In n-type, for example, n o(x)  Nd(x)  Na(x), p o(x) = n i 2 /no(x) 
Given n o and/or p o, o(x) = (kT/q) ln[no(x)/n i] =  (kT/q) ln[po(x)/n i] 
 Abrupt p-n junction in TE (electrostatics) 
Abrupt profile: Take as an example an abrupt p-n junction with 
Na(x)  Nd(x)  NAp for x &lt; 0 and N d(x)  Na(x)  NDn for x &gt; 0 
Observe: 1. n o(x) and p o(x) depend exponentially on o(x) 
2. o(x) is insensitive to the details of the charge profile, (x) 
Depletion approximation: 0 for x &lt; xpand x &gt; xn 
Approximate net charge, (x)  q N Ap for xp&lt; x &lt; 0 
qNDn for 0 &lt; x &lt; xn 
Integrate once to get E(x), and again to get (x)
 
Find x p and xn by fitting o(x) to known  crossing junction
 
 Applying bias to a p-n junction (what happens?) 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 1</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Doing the numbers : 
I. D to  conversions, and visa versa 
To convert between D and  it is convenient to say 25 mV, kT/q  
in which case q/kT  40 V-1: 17C/62 F 
Example 1: e = 1600 cm2/V-s, h = 600 cm2/V-s 
! De=eqkT()=1600/40=40cm2/sDh=hqkT()=600/40=15cm2/s
II. Relating  to n and p, and visa versa 
To calculate  knowing n or p it is better to say that kT/q 26 mV, 
because then ( kT/q)ln10  60 mV: 28C/83 F 
Example 1: n-type ,  ND = Nd - Na = 1016 cm-3 
! "n=kTqln10161010=kTqln106=kTqln10#log106$0.06ln106=0.36eV
Example 2: p-type ,  NA = Na -Nd = 1017 cm-3 
! "p=#kTqln10171010=#kTqln10$log107%#0.06$7=#0.42eV
Example 3:  60 mV rule: 
For every order of magnitude the doping is above (below) ni, 
the potential increases (decreases) by 60 meV. 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 4</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>x-xp 
 
                xn -xp 
-qNAp  qNDn              
                   
    Abru pt p-n Junctions, cont. : The Depletion Approximation - an 
informed first estimate of (x) 
Assume full de pletion for -xp &lt; x &lt; xn, where xp and xn are 
two unknowns yet to be determined. This leads to: 
! "(x)=0#qNApqNDn0    for    for    for    forx&lt;#xp#xp&lt;x&lt;00&lt;x&lt;xnxn&lt;x$ % &amp; &amp; ' &amp; &amp; 
(x)
Integrating the charge once gives the electric field
 
! E(x)=0                   for            x&lt;"xp"qNAp#Six+xp()         for       "xp&lt;x&lt;0qNDn#Six"xn()          for          0&lt;x&lt;xn0                 for             xn&lt;x$ % &amp; &amp; &amp; ' &amp; &amp; &amp; 
(x)
n 
E(0) = -qNApxp/Si 
= -qNDnxn/Si 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 13 x x</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Abrupt p-n junctions, cont :
 
Bias applied, cont.:
 
All of the applied voltage "appears" across the junction, and
no other voltage drops occur. * 
Forward bias , vAB &gt; 0: 
-wp 
wn -xp 0 xn vAB  
(b -vAB) x
 
Lecture 4  - Slide 18 Clif Fonstad, 9/22/09 No drop
in wire 
No drop
at contact No drop
in QNR No drop
in QNR No drop
at contact No drop
in wire 
Only the voltage
step across the
SCL changes 
* Note: This is not automatic. It requires that the
diode be well designed and fabricated carefully. -wp x 
wn -xp 0 xn vAB  
(b -vAB) Reverse bias , vAB &lt; 0:</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Non-uniform doping in thermal equilibrium, cont. 
The first two equations can be solved by integrating to get: 
and 
! Ref:   "(x)=0  at all  x  where   po(x)=no(x)=ni
! no(x)=nieeDe"(x)         po(x)=nie#hDh"(x)
Next use the Einstein relation:
 
! hDh=eDe=qkT
! Note:  @ R.T.   qkT"40V#1  and  kTq"25mV
Using the Einstein relation we have: 
Finally, putting these in Poisson s equation, a single equation 
for (x) in a doped semiconductor in TE materializes: 
! no(x)=nieq"(x)kTandpo(x)=nie#q"(x)kT
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
Clif Fonstad, 9/22/09 Lecture 4  - Slide 3</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>The Depletion Approximation , cont.:
 
Insisting E(x) is continuous at x = 0 yields our first
equation relating our unknowns, xn and xp: (x)
-x
! NApxp=NDnxnp 
x1 xn 
E(0) = -qNApxp/Si Integrating again gives the electrostatic potential: 
= -qNDnxn/Si 
(x)
n 
-xp 
x 
! "(x)="p                            for       x&lt;#xp"p+qNAp2$Six+xp()2          for     -xp&lt;x&lt;0"n#qNDn2$Six#xn()2          for      0&lt;x&lt;xn"n                           for        xn&lt;x% &amp; ' ' ' ( ' ' ' 
Requiring that the potential be continuous at x = 0 gives
us our second relationship between xn and xp: xn 
p 
(0) = p + qNApxp2/2Si 
= n  qNDnxn2/2Si 
! "p+qNAp2#Sixp2="n$qNDn2#Sixn2
2 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 14</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Abru pt p-n junctions, cont : 
If the charge density is no longer zero there must be an 
electric field: Ex(x) = (x)dx 
Ex0 
Epk 0 
x 
and an electrostatic potential step: (x) = - Ex(x)dx 
(x) 
n 
p x 
Ok, but how do we find (x)? Clif Fonstad, 9/22/09 Lecture 4  - Slide 9</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Abru pt p-n Junctions, cont. : the general strategy
 
We have to solve a non-linear, 2nd. order DiffyQ for : 
! d2"(x)dx2=#$(x)%=#q%nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
To see how to proceed write this relationship as an integral:
 
!  "(x)=#$(x)%&amp;&amp;dx+Ax2+Bx
After integrating (x) twice many of details of its shape will be
lost, so if we have a good general idea of what (x) looks 
like, we might be able to make an iteration strategy work: 
Guess a starting (x). 
Integrated once to get E(x), and again to get (x). 
Use (x) to nd po(x), no(x), and, ultimately, a new (x). 
Compare the new (x) to the starting (x). 
-If it is not close enough, use the new (x) to iterate again. 
-If it is close enough, quit. 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 11</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Hole drift   Electron drift qNDn 
-qNAp 0 0 +Q 
-Q Abru pt p-n junctions, cont : 
First look why there is a dipole layer in the vicinity of the 
junction, and a "built-in" electric field. 
no, po 
NDn po = NAp 
NAp no = NDn 
no = ni 2/NAp po = ni 2/NDn 
x 
Hole diffusion Electron diffusion
 
(x) Drift balances 
diffusion in the 
steady state. 
x 
Clif Fonstad, 9/22/09 Lecture 4  - Slide 8</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Linear amplifier basics: performance metrics, current source biasing, current mirrors, mid-band range, two-port representation.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec17/</lecture_pdf_url>
      <lectureno>17</lectureno>
      <slides>
        <slide>
          <slideno>13</slideno>
          <text>Three MOSFET single-transistor amplifiers
 
IBIAS 
V-V+ 
vout + 
- vin + 
-
CE CO 
COMMON SOURCE 
Input: gate
Output: drain
Common: source 
Substrate: to source 
vout + 
-vin + 
-IBIAS V+ 
vout + 
-
vIN + 
-CO 
CI 
SOURCE FOLLOWER 
Input: gate
Output: source
 
Common: drain
 
Substrate: to source
 V-
COMMON GATE 
Input: source; Output: drain
Common: gate
Substrate: to ground
 
vout + 
-vin + 
-IBIAS 
V-V+ 
vout + 
-vin + 
-CO 
vout + 
-vin + 
-
Clif Fonstad, 11/10/09 Lecture 17 - Slide 14</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Linear equivalent circuits for transistors (dynamic):
Collecting our results for the MOSFET and BJT biased in FAR 
MOSFET : 
+-CgsvgsgsCgdgmbvbsgosdgmvgsb-+vbsCsbCdbCgb
! gm=KVGS"VT(VBS)[]1+#VDS[]$2KIDgo=K2VGS"VT(VBS)[]2#$#ID =IDVAgmb=%gm=%2KID                        with    %&amp;"'VT'vBSQ=1Cox*(SiqNAq)p"VBS
! Cgs=23WLCox*,             Csb,Cgb,Cdb:   depletion capacitancesCgd=WCgd*, where Cgd* is the G-D fringing and overlap capacitance per unit gate length (parasitic)
BJT:
 
+-g!C!v!beCgmv!goec
! gm=qkT"oIBSeqVBEkT1+#VCE[]$qICkTg%=gm"o=qIC"okTgo="oIBSeqVBEkT+1[]#$#IC=ICVA
Clif Fonstad, 11/10/09 Lecture 17 - Slide 5 
! C"=gm#b+ B-E depletion cap. with   #b$wB22De,       C:  B-C depletion cap.</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Linear amplifier basics: Biasing multi-stage amplifiers. cont.
 
V+
V-ICS1Stage #1ICS2Stage #2ICS3Stage #3Stage #4ICS5Stage #5vin+-vOut+-ICS4
When looking at a complex circuit schematic it is useful to
identify the voltage reference chain and the biasing tran-
sistors and replace them all by current source symbols. 
This can reduce the apparent complexity dramatically. 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 23</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Clif Fonstad, 11/10/09 Lecture 17 - Slide 
V-V+RREFQ1Q2ISOURCEVREF+-ISINKV-V+RREFQ1Q2VREF+-V-V+RREFQ1Q2ISINKV-V+RREFQ1Q2ISOURCEVREF+-VREF+-   
       
             
       
           Current mirror sources/sinks: establishing VREF; setting I
 
MOSFET = ISINKRREF 
mirrors (KQ2/KQ1)[V+ - V- VT - (2ISINK/KQ1)1/2]-
= ISOURCE RREF 
(KQ2/KQ1)[V+ - V-- VT - (2ISOURCE /KQ1)1/2] 
BJT 
ISINKRREF = (AQ2/AQ1)(V+ - V- 0.6) mirrors -
ISOURCE RREF = (AQ2/AQ1)(V+ - V-- 0.6) 
NOTE: Base currents have not been 
accounted for in these expressions 10</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>MOSFETs and BJTs biased for use in linear amplifiers
 
+V 
IBIAS 
-V 
IBIAS 
-V +V 
 +V 
IBIAS 
-V +V 
IBIAS 
-V 
n-MOS p-MOS npn pnp
 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 6</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Mid-band, cont. 
If LO &lt; HI, then there is a range of frequencies where all of the 
LO &lt;  &lt; HI capacitors are either short circuits (the biasing capacitors) or 
open circuits (the device capacitors), and we have: 
COSCCESCg!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCC!gnextOCOC
We call the frequency range between LO and HI, the "mid-band"
 
range. For frequencies in this range our model is simply: 
g!+-v!gmv!gogl+-vin+-voutvt+-rt
( gLOAD 
+ gnext) 
Valid for LO &lt;  &lt; HI, the "mid-band" range, where all bias 
capacitors are shorts and all device capacitors are open. 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 17</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Linear amplifier basics: two-port representations 
Each building block stage
can be represented by a
"two-port" model with
either a Thvenin or a
 
Norton equivalent at its
 
++--vinioutiinvoutStage # iLEC
output:
 
Avvinor RfiinRo or Go+-vin+-voutiiniout+-Gi or Ri
Output venin Th
Gmvinor Aiiin+-vin+-voutiinioutGo or RoGi or Ri
Two-ports can Norton Output
 
simplify the
analysis and
design of
multi-stage
amplifiers:
 
Gm,jvin+-vin,j+-vout,j =    vin,j+1iin,jGo,jGi,jiout,j = iin,j+1+-vout,j+1   = vin,j+2iout,j+1 = iin,j+2Go,j+1Gi,j+1Gm,j+1vin,j+1
Stage j Stage j+1 Clif Fonstad, 11/10/09 Lecture 17 - Slide 21</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>IBIAS-V+V
123
IBIAS-V+V
123Linear amplifier layouts: The practical ways of putting
inputs to, and taking outputs from, transistors to form 
linear amplifiers 
There are 12 choices: three 
possible nodes to connect to 
the input, and for each one, 
two nodes from which to take 
an output, and two choices of 
what to do with the remaining 
node (ground it or connect it 
to something). 
Not all these choices work 
well, however. In fact only 
three do: 
Name Input Output Grounded 
Common source/emitter 1 2 3 
Common gate/base 3 2 1 
Common drain/collector 1 3 2 
(Source/emitter follower) 
Source/emitter degeneration 1 2 none 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 13</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Getting IBIAS: Making a transistor into a current source/sink*
 
npn pnp n-MOS p-MOS 
VREFVREF++--ISINKISOURCEVREFVREF++--ISINKISOURCE
BJT current sources/sinks MOSFET current sources/sinks 
Must maintain VCE &gt; 0.2V Must maintain VDS &gt; (VREF - VT)
[VEC in case of pnp] [VSD &gt; (VREF + VT) in case of p-MOS] 
ISOURCE/SINK = [F/(F+1)] IES(eqVREF/kT-1) ISOURCE/SINK = K(VREF - |VT|)2/2 
 IESeqVREF/kT 
* Some people make a distinction between a "sink" and a
Clif Fonstad, 11/10/09 "source"; you can call them all "sources" if you wish. Lecture 17 - Slide 7</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>QREF+RREFV+
V-ICS1QCS1VREF2-Stage #1ICS2QCS2Stage #2ICS3QCS3Stage #3ICS5QCS5Stage #5vin+-vOut+-ICS4QCS4+VREF1-Stage #4Linear amplifier basics: Biasing multi-stage amplifiers 
 The current mirror voltage reference method can be extended
to bias multiple stages, and one reference chain can be used to
provide VREF to all the sources and sinks in an amplifier. 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 22</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Linear amplifier basics: multi-stage structure; two-ports
 
LinearAmplifierLEC++--vinioutiinvoutExternal Load
The typical linear amplifier is comprised of multiple building-
block stages, often such as the single transistor stages we
introduced on Slide 14 ( and which will be the topic of Lect. 1 9):
 
External Load++--vinioutiinvoutStage #nLECStage #1LECStage #2LECStage #n-1LEC
A useful concept and tool for analyzing, as well as designing,
such multi-stage amplifiers is the two-port representation. 
Note: More advanced multi-stage amplifiers might include
feedback, the coupling of the outputs of some stages to theClif Fonstad, 11/10/09 Lecture 17 - Slide 20 inputs of preceding stages. This is not shown in this figure.</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Mid-band: the frequency range of constant gain and phase
 
IBIASV-V+
vout+-vin+-CECO
g!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCECOCC!gnext
Common emitter example: 
The linear equivalent circuit for the common 
emitter amplifier stage on the left is drawn 
below with all of the elements included: 
The capacitors are of two types: 
Biasing capacitors : they are typically very large (in F range)
 
(CO, CE, etc.) they will be effective shorts above some LO
 
Device capacitors : they are typically very small (in pF range) 
(C, C, etc.) they will be effective open circuits below some HI 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 15</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>The large signal models:
 
p-n diode:
 
BJT: npn 
(in F.A.R.) 
MOSFET: 
n-channel 
Clif Fonstad, 11/10/09 
GSDqDBiDBqSBqG
qBCBECiBIBS!FiBqBE
BAIBSqABqAB: Excess carriers on p-side plus 
excess carriers on n-side plus 
junction depletion charge. 
qBE: Excess carriers in base plus E -
B junction depletion charge 
qBC: C-B junction depletion charge 
qG: Gate charge; a function of vGS, 
vDS, and vBS. 
qDB: D-B junction depletion charge 
qSB: S-B junction depletion charge 
Lecture 17 - Slide 2</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Mid-band, cont: The mid-band range of frequencies
 
In this range of frequencies the gain is a constant, and the
phase shift between the input and output is also constant
(either 0  or 180 ). 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
All of the parasitic and intrinsic device capacitances
are effectively open circuits 
All of the biasing and coupling capacitors are 
effectively short circuits 
* We will learn how to estimate HI and LO in Lectures 23/24. Clif Fonstad, 11/10/09 Lecture 17 - Slide 18</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012  - Microelectronic Devices and Circuits
 
Lecture 17 - Linear Amplifier Basics; Biasing - Summary
 
 Biasing transistors
Current source biasing: current sources to establish stable bias pts. 
large signals models are used in this analysis
Transistors as current sources: great as long as stay in FAR
Current mirror current sources and sinks: it takes one to know one 
 Mid-band analysis
Biasing capacitors: short circuits above LO
 Device capacitors: open circuits below HI
 
Midband : LO &lt;  &lt; HI
 
 Linear amplifiers
Performance metrics: gains (voltage, current, power) 
Av = vout/vin, Ai = iout/iin, Apower = voutiout /viniin 
input and output resistances 
with vin = 0 rin = vin/iin, rout = vtest/itest 
dc power dissipation: (V+ - V 's)-)(IBIAS 
bandwidth (We'll save bandwidth for later - Lecs . 23/24) 
Multi-stage amplifiers: two port models and analysis 
current mirror biasing of multiple stages 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 24</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>LECs : Identifying the incremental parameters in the characteristics 
MOSFET: 
gm = diD/dvGS|Q;gmb = gm with  = -dVT/dvBS|Q; go = diD/dvDS|Q 
vDSiDgmgoQInc. vGSvGS = vDS(iD)1/2Inc. |vBS|!VTQ
BJT: 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 4 
vCEln iB, ln iC!QiBiCICvCEiCgoQ!Inc. iBICgm = qIC/kT; g = gm with  = diC/diB|Q; go = diC/dvCE|Q</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Mid-band, cont. 
At frequencies above some value ( LO) the biasing capacitors 
look like shorts: 
g!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCOCC!gnextCESCSC
LO &lt;  
At frequencies below some value ( HI) the device capacitors 
look like open circuits: 
g!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCECOCC!gnextOCOC
 &lt; HI 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 16</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Reviewing our LECs : Important points made in Lec. 13
 
We found LECs for BJTs and MOSFETs in both strong inversion 
and sub-threshold. When vbs = 0, they all look very similar: 
giincommongmvingocommonoutiin+-vin+-voutioutCiCmCo
Most linear circuits are designed to operate at frequencies where
the capacitors look like open circuits. We can thus do our 
designs neglecting them.* 
Bias dependences: 
! BJTST MOSSI MOSgi:   qIC"FkT00gm:   qICkTqIDnkT2KID#go:   $IC$ID$ID
ST = sub-threshold
 
SI = strong inversion
 
The LEC elements all depend on the bias levels. Establishing a
known, stable bias point is a key part of linear circuit design.
We use our large signal models in this design and analysis.
 
* Only when we want to determine the maximum frequency to which Clif Fonstad, 11/10/09 Lecture 17 - Slide 3our designs can usefully operate must we include the capacitors.</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012  - Microelectronic Devices and Circuits
 
Lecture 17 - Linear Amplifier Basics; Biasing - Outline
 
 Announcements 
Announcements - Stellar postings on linear amplifiers 
Design Problem - Will be coming out next week, mid-week. 
 Review - Linear equivalent circuits 
LECs : the same for npn and pnp; the same for n-MOS and p-MOS; 
all parameters depend on bias; maintaining a stable bias is critical 
 Biasing transistors
Current source biasing
Transistors as current sources
 
Current mirror current sources and sinks
 
 The mid-band concept
Dealing with charge stores and coupling capacitors 
 Linear amplifiers
Performance metrics:	 gains (voltage, current, power)
input and output resistances
power dissipation
bandwidth
 
Multi-stage amplifiers and two-port analysis 
Clif Fonstad, 11/10/09	 Lecture 17 - Slide 1</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Linear amplifier basics: performance metrics
 
The characteristics of linear amplifiers that we use to compare
different amplifier designs, and to judge their performance
and suitability for a given application are given below: 
LinearAmplifier++--vinioutiinvoutRestofcircuit
Voltage gain , Av = vout/vin 
Current gain , Ai = iout/iin 
Power gain , Apower = Pout/Pin = voutiout /viniin = AvAi 
DC Power dissipation , PDC = (V+ -V-)(IBIAS 's) Input resistance , rin = vin/iin 
LinearAmplifier+-itestvtest
Output resistance , rout = vtest/itest with vin = 0 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 19</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Final comment on current sources: 
What do they look like incrementally? 
They look like a resistor with conductance go 
For example, consider an n- MOS sink: 
ISINKVREF+-
Lecture 17 - Slide 12 
+-vgs = 0gsgmbvbs = 0gmvgs = 0b-+gosdvbs = 0gos, b, gd
V-Q3Q4ISINKV+RREFQ1Q2How do you do better (smaller go)? 
The cascode connection: 
- check it out for yourself
- we'll come back to the 
cascode in Lec. 22 
Clif Fonstad, 11/10/09</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Getting IBIAS: Setting VREF for a current source/sink 
V-V+Circuit being biasedISINK
RG1RG2V+
V-ISINKQAVREF+-Circuit being biased
V-V+
QAISINKVREF+-Circuit being biased
Concept MOSFET version 
Simple resistor divider: too sensitive to 
device to device variations of VT, K 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 8</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>V-V+
QAISINKVREF+-Circuit being biasedMOSFET 
version 
RS
RG1RG2V+
V-ISINKQAVREF+-Circuit being biased
Divider with RG: less Getting IBIAS: Setting VREF, cont. 
QB+
RG1V+
V-ISINKQAVREF-Circuit being biased
Current Mirror:  matches VT,
sensitive to variations in K variations; easy to bias
VT, K, but not perfect; multiple stages; only 1 R* 
Clif Fonstad, 11/10/09 resistors are undesirable Lecture 17 - Slide 9 
* We'll see how to make this zero..</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Examples of current mirror biased MOSFET circuits:
 
Above: Concept
 
Right: Implementations
 
MOSFET Mirror BJT Mirror 
V-Q2Q3V+
RREFQ1IDIREF
IBIAS-V
IDV+
V-V+
RREFQ2Q3IDIREFQ1
ID  (KQ3/KQ2) IREF ID  (AQ3/AQ2) IREF
 
Clif Fonstad, 11/10/09 Lecture 17 - Slide 11</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Subthreshold operation of MOSFETs. Development of model; compare to full numerical solution. Compare to/contrast with BJTs.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec12/</lecture_pdf_url>
      <lectureno>12</lectureno>
      <slides>
        <slide>
          <slideno>3</slideno>
          <text>Foil 8 from Lecture 10 
MOS Capacitors :	 How good is all this modeling? 
How can we know? 
Poisson's Equation in MOS 
As we argued when starting, Jh and Je are zero in steady 
state so the carrier populations are in equilibrium with 
the potential barriers, (x), as they are in thermal 
equilibrium, and we have: 
! n(x)=nieq"(x)kTandp(x)=nie#q"(x)kT
Once again this means we can find (x), and then n(x) and 
p(x), by solving Poisson's equation: 
! d2"(x)dx2=#q$nie#q"(x)/kT#eq"(x)/kT()+Nd(x)#Na(x)[]
This version is only valid, however, when | (x)|  -p. 
When | (x)| &gt; -p we have accumulation and inversion layers, 
and we assume them to be infinitely thin sheets of charge, 
i.e. we model them as delta functions. 
Clif Fonstad, 10/22/09	 Lecture 12 - Slide 4</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont.
 
-The relationship relating (0,vGS) and vGS is: 
! vGS=VFB+"(0)#"p[]+1Cox*2$SiqNA"(0)#"p[]
-From this we can relate a change in vGS to a change in (0), which
 
is what we really need.  To first order the two are linearly related:
 
! "vGS#dvGSd$(0)"$(0)=1+12Cox*2%SiqNA$(0)&amp;$p[]' ( ) * ) + , ) - ) "$(0).n"$(0)
! "n
-In the current equation we have the quantity { (0,vGS) - [-p]}. -p is 
simply (0,VT), the potential at x = 0 when the gate voltage is VT, so 
! "(0,vGS)##"p[]{}="(0,vGS)#"(0,VT){}=vGS#VT{}n
! iD(sub"threshold)#WLeCox*kTq$ % &amp; ' ( ) 2n"1()eqvGS"VT{}nkT1"e"qvDS/kT()
-Using this and the definition for n, we arrive at: 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 19</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont. 
-Now again make vBS = 0, but keep the same vDS and vGS so that 
the potential at the oxide-Si interface, (0,y), is still &gt; p.
 
-Now (x,y) is different for 0 &lt; x &lt; xD,
 
and xD &lt; x &lt; tn+:
 
vGS s.t. (0,y) &gt; p 
n+ n+ pInjection G vDS &gt; 0S D-tox 
0xD y 
tn+ 
vBS = 0 B 
x
 
0 L
 
-Now there is lateral BJT action 
only along the interface. 
-The drain current that flows in ythis case is the sub-threshold 
drain current. y (y) 
n+ 
p n++ vDS 
0 L (0,y) 
n+ 
p n++ vDS 
0 L (x) 
(x)-p -p 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 15 -This is sub-threshold operation!</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>Lecture 12  - Slide 2    
    
  
        Sub-threshold Operation of MOSFETs , cont. 
- = 3 nm: 
* n = 1.25 here so 75 mV/decade Clif Fonstad, 10/22/09 4 
Repeating the plot with a log current scale: NA = 1018 cm-3, tox 
Slope = 60 x n mV/decade* vBS = 0</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>0 
iD  
K(vGS  VT 
with K  (W/L)e6.012 - Microelectronic Devices and Circuits 
Lecture 12 - Sub-threshold MOSFET Operation - Outline
 
 Announcement 
Hour exam two: in 2 weeks, Thursday, Nov. 5, 7:30-9:30 pm 
ALSO: sign up for an iLab account!!  Review 
MOSFET model: gradual channel approximation (Example: n-MOS) 
for (vGS  VT)/  0  vDS (cutoff) 
K(vGS  VT)2 /2 for 0  (vGS  VT)/  vDS (saturation) 
 vDS/2)vDS for 0  vDS  (vGS  VT)/ (linear) 
* * Cox , VT= VFB  2p-Si + [2Si qNA(|2p-Si|  vBS)]1/2/Cox 
and  = 1 + [( Si qNA/2(|2p-Si|  vBS)]1/2 /Cox (frequently   1) 
The factor : what it means physically 
 Sub-threshold operation - qualitative explanation 
Looking back at Lecture 10 (Sub-threshold electron charge)
 
Operating an n-channel MOSFET as a lateral npn BJT
 
The sub-threshold MOSFET gate-controlled lateral BJT
 
Why we care and need to quantify these observations
 
 Quantitative sub-threshold modeling
iD,sub-threshold ((0)), then iD,s-t(vGS, vDS) [with  vBS = 0]
 
Stepping back and looking at the equations
 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 1</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Foil 9 from Lecture 10 
Poisson's Equation calculation of gate charge 
Calculation compared with depletion approximation 
model for tox = 3 nm and NA = 1018 cm-3: 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 5 
tox,eff  3.3 nm tox,eff  3.2 nm 
We'll look in this 
vicinity today. 
We've ignored 
sub-threshold 
charge in our 
MOSFET i-v 
modelling thus 
far. 
Plot courtesy of Prof. Antoniadis</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont. 
-To fully complete our modeling, we must add two more points: 
1. The dependences on vBS and vDS: 
vBS:  The threshold voltage depends on vBS. (0,VT) does also, 
i.e. (0,VT) = - p-vBS, and so do the junction barriers.  Taking 
this all into account we find that the only change we need to 
make is to acknowledge that n and VT both depend on vBS. 
vDS:  The drain to source voltage introduced a factor (1 -e-qvDS/kT)  1. 
This is discussed in the handout posted on Stellar. 
! iD,s"t(vGS,vDS,vBS)#WLeCox*kTq$ % &amp; ' ( ) 2n(vBS)"1[]eqvGS"VT(vBS){}nkT1"e"qvDS/kT()
The complete expression for iD is: 
2. The factor n: 
The value of n depends on (0,vGS). Notice, however, that the sub -
threshold current is largest as (0,vGS) approaches - p-vBS, so it 
makes sense to evaluate it there and take that as its value for all 
! n"1+12Cox*2#SiqNA$(0)%$p[]&amp; ' ( ) ( * + ( , ( -1+1Cox*#SiqNA2%2$p%vBS[]&amp; ' ( ) ( * + ( , ( 
vGS: 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 20 ** Notice that this is exactly the same expression as that for !</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont. 
-Comparing current levels above and below threshold : 
The ranges of the two models do not overlap, but is it still 
interesting to compare the largest possible value of the sub -
threshold drain current model ( vGS - VT = 0 V),* with the strong 
inversion model at vGS - VT = 0.06 V, 0.1 V, and 0.2 V: 
! iD(sub"threshold)K#kTq$ % &amp; ' ( ) 2n"1()eqvGS"VT{}nkT
vBS = 0 
(0.025)2 0.25 1 = 1.56 x 10-4 V2
 
! iD(stronginversion)K"12#vGS$VT()2
(0.06)2	 = 1.5 x 10-3 V2 
0.4	 (0.1)2 = 4 x 10-3 V2 
(0.2)2 = 1.6 x 10-2 V2 
We see that the current in strong inversion drift current quickly 
becomes much larger, although only grows quadratically . 
* This is pushing the model, particularly with regard to the 
diffusion current model, beyond it's range of strict validity, Clif Fonstad, 10/22/09	 Lecture 12 - Slide 21 
and is probably somewhat of an over-estimate.</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>Large Signal Model for MOSFET Operating Sub-threshold 
-The large signal model for a MOSFET operating in the weak 
inversion or sub-threshold region looks the same model as that 
for a device operating in strong inversion ( vGS &gt; VT) EXCEPT 
there is a different equation relating iD to vGS, vDS, and vBS: 
We will limit our model to  and 
! vGS"VT,vDS&gt;3kT/qvBS=0.
Clif Fonstad, 10/22/09 Lecture 12 - Slide 27 
! iD,s"t(vGS,vDS,0)#IS,s"t1"$vDS()eqvGS"VTo{}nkT1"e"qvDS/kT()
! iG,s"t(vGS,vDS,vBS)=0Early effect  1 for vDS &gt; 3 kT/q 
GS,BDiD(vGS, vDS)iG (= 0)iD</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>MOSFETs : Sub-threshold operation, VGS &lt; VT~ 
p-SiBG+vGS &lt; VTn+D
n+SvDS &gt; 0vBS+iD
A small number of electrons surmount the barrier and diffuse to drain. ~
The electrons diffuse and do not feel vDS until they get to the edge of the depletion region.
No surface channel; diffusion flux from source to drain when vDS &gt; 0 
For any vGB &gt; VFB some electrons in the source can surmount the 
barrier and diffuse to the drain. Though always small, this flux can 
become consequential as vGS approaches VT. 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 10</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>(y) 
n+ 
p n++  vDS 
0 L  
  
  vDS Sub-threshold Operation of MOSFETs , cont. 
-Now consider (y) when vGS = VFB, vBS = 0. and vDS &gt; 0: 
n+ n+ p vGS = VFB G vDS &gt; 0S D-tox 
0 
tn+ y 
vBS = 0 B 
x y
0 L 
-So far this is standard MOSFET operating procedure. We could 
apply a positive voltage to the gate and when it was larger than VT 
we would see the normal drain current that we modeled earlier. 
Rather than do this, however, consider forward biasing the 
substrate-source diode junction, I.e, vBS &gt; 0 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 13</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Foil 12 from Lecture 10 
Sub-threshold electron charge, cont. 
6 mV 
Neglecting this charge in the electrostatics calculation resulted in 
only a 6 mV error in our estimate of the threshold voltage value. 
Today we will look at its impact on the sub-threshold drain current . 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 8</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Sub-threshold Operation of MOSFETs : finding iD
 
Begin by considering the device illustrated below: 
D 
B S G 
n+ n+ 
p -tox 
tn+ 0 
x y0 L 
-Set vGS = VFB, and vDS = vBS = 0.
 
-The potential profile vs. y, (y) at any x between 0 and tn+ is then:
 
vGS = VFB G vDS = 0S 
n+ n+ p D-tox 
0 
tn+ 
vBS = 0 B (y) 
n+ 
0 L 
p y
 
y0 L 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 12 x</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Final comments on 
 
The Gradual Channel result ignoring  and valid for  is: 
! iG(vGS,vDS,vBS)=0,  iB(vGS,vDS,vBS)=0,  andiD(vGS,vDS,vBS)=0forvGS"VT(vBS)[]&lt;0&lt;vDSK2vGS"VT(vBS)[]2for 0&lt;vGS"VT(vBS)[]&lt;vDSKvGS"VT(vBS)"vDS2# $ % &amp; ' ( vDSfor 0&lt;vDS&lt;vGS"VT(vBS)[]                                                                 with  K)WLeCox*  and  Cox*)*oxtox
! vBS"0, and  vDS#0
We noted last lecture that these simple expressions without  are easy to
remember, and refining them to include  involves easy to remember
substitutions:
 
! vDS"#vDSL"#LK"K#
What we haven't done yet is to look at  itself, and ask what it means.
 
What is it physically? 
! "#1+1Cox*$SiqNA22%p&amp;Si&amp;vBS[]=Cox*+$SiqNA2$Si2%p&amp;Si&amp;vBS[]Cox* 1/xDT(VBS)
 
G 
ox ox/tox 
Si 
! =1+"SixDT"oxtox=1+"Si"oxtoxxDT=1+CDT*Cox*=CDT*CGB* Si/xDT 
B 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 2 
Look back at Lec. 10.</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Foil 7 from Lecture 10 
MOS Capacitors : the gate charge as vGB is varied 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 3 vGB [V] VT VFB qG* [coul/cm2] 
qNAPXDT 
! qG"=Cox"vGB#VT()             +qNAPXDTInversion 
Layer
Charge 
! qG"(vGB)=Cox"vGB#VFB()  for       vGB$VFB%SiqNACox"1+2Cox"2vGB#VFB()%SiqNA#1&amp; ' ( ( ) * + +   for    VFB$vGB$VTCox"vGB#VT()+qNAXDT  for        VT$vGB, - . . / . . 
The charge expressions: 
! qG"=#SiqNACox"1+2Cox"2vGB$VFB()#SiqNA$1% &amp; ' ' ( ) * * Depletion
Region
Charge 
! qG"=Cox"vGB#VFB()
Accumulation 
Layer Charge 
! Cox"#$oxtox</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Clif Fonstad, 10/22/09 Lecture 12  - Slide 23    
    
 Sub-threshold Operation of MOSFETs , cont.
 
-Zooming into a lower current scale:  NA = 1018 cm-3, tox = 3 nm: 
vBS = 0</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont. 
-To calculate iD, we first find the current in each dx thick slab: 
D S G 
-tox 
0 
x y
0 L vDS &gt; 0 
xD VFB &lt; vGS &lt; VT 
n+ n+ p x 
x+dx 
! n'x,0()=nieq"(x,vGS)/kT#1()$nieq"(x,vGS)/kT
vBS = 0 
vDS &gt; 0 
! n'x,L()"nieq#(x,vGD)/kT
! diD(x)=qDen'(x,0)"n'(x,L)LWdx#WLDeqnieq$(x,vGS)/kT1"e"qvDS)/kT()dx
Clif Fonstad, 10/22/09 Lecture 12 - Slide 17</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>Sub-threshold Output Characteristic , cont. 
-To compare this with something we've already seen, consider the 
BJT and plot a family of iC vs vCE curves with vBE as the family 
variable 
! iC(vBE,vCE)"#FIESeqvBEkT1$e$qvCE/kT()
log iC 
vCE 10+11 FIES 
10+10 FIES 
10+9 FIES 
10+8 FIES vBE = 0.66 Volts 
vBE = 0.60 Volts 
vBE = 0.54 Volts 
vBE = 0.48 Volts 
-The two biggest differences are (1) the magnitudes of the IS's, 
and (2) the factor of "n" in the MOSFET case.  The totality of vBE 
reduces the barrier, whereas only a fraction 1/n of vGS does. 
-A third difference is that a BJT has a base current.* 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 26 
* This is the price paid for having n = 1 in a BJT.</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Sub-threshold Operation of MOSFETs , cont. 
-Then we add up all the contributions to get iD: 
! iD=WLDeqnieq"(x,vGS)/kTdxxd0#$ % &amp; &amp; ' ( ) ) 1*e*qvDS/kT()
-This is what we called qN(sub-threshold) in Lecture 9 and today on Foil 7. 
Substituting the expression we found for this (see Foil 7), we have: 
! iD(sub"threshold)=WLDeqkTq#Si2qNA$(0,vGS)"$p[]nieq$(0,vGS)kT% &amp; ' ' ( ) * * 1"e"qvDS/kT()
-Using the Einstein relation and replacing ni with NAeqp/kT, we obtain: 
! iD(sub"th)=WLeCox*kTq# $ % &amp; ' ( 212Cox*2q)SiNA*(0,vGS)"*p[]eq*(0,vGS)""*p[]{}kT1"e"qvDS/kT()
-To finish (we are almost done) we need to replace (0,vGS) with vGS 
since we want the drain current's dependence on the terminal voltage. 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 18</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Foil 11 from Lecture 10 
Sub-threshold electron charge, cont.
 
We begin by saying 
! "(x)#"(0)+ax   where   a$d"(x)dxx=0=%2qNA"(0)%"p[]&amp;Si
where 
With this linear approximation to (x) we can do the integral
 
and find 
! qN(sub"threshold)vGB()#qkTqn(0)a="qkTq$Si2qNA%(0)"%p[]nieq%(0)kT
To proceed it is easiest to evaluate this expression for various 
values of (0) below threshold (when its value is - p), and to 
also find the corresponding value of vGB, from 
! vGB"VFB=#(0)"#p+tox$ox2$SiqNA#(0)"#p[]
This has been done and is plotted along with the strong 
inversion layer charge above threshold on the following foil. 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 7</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Clif Fonstad, 10/22/09 Lecture 12  - Slide 22    
    
 Sub-threshold Operation of MOSFETs , cont.
 
-Plotting our models for the earlier device: NA = 1018 cm-3, tox = 3 nm: 
vBS = 0</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>MOSFETs : Sub-threshold operation, VGS &lt; VT~ 
What do we mean by "consequential"? 
When is this current big enough to matter? 
There are at least three places where it matters: 
1. It can limit the gain of a MOSFET linear amplifier. 
In Lecture 21 we will learn that we achieve maximum gain from 
MOSFETs operating in strong inversion when we bias as close to 
threshold as possible. This current limits how close we can get. 
2. It is a major source of power dissipation and heating in 
modern VLSI digital ICs. 
When you have millions of MOSFETs on an IC chip, even a little bit 
of current through the half that are supposed to be "off" can add up 
to a lot of power dissipation. We'll see this in Lecture 16. 
3. It can be used to make very low voltage, ultra-low power 
integrated circuits. 
In Lecture 25 we'll talk about MIT/TI research on sub-threshold 
circuits with 0.3 V supplies and using W's of power. 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 11</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>Sub-threshold Output Characteristic 
! IS,s"t#WLeCox*kTq$ % &amp; ' ( ) 2n"1[]=KoVt2n"1[] 
-We plot a family of iD vs vDS curves with ( vGS - VT) as the family
 
variable, after first defining the sub-threshold diode saturation
 
current, IS,s-t:
 
log iD,s-t 
(vGS-VT) = -0.06 xn Volts 10-1 IS,s-t 
(vGS-VT) = -0.12 xn Volts 10-2 IS,s-t 
(vGS-VT) = -0.18 xn Volts
 10-3 IS,s-t
 
(vGS-VT) = -0.24 xn Volts
 
10-4 IS,s-t
 
vDS vBS = 0 
! Note:  Vt"kTq,  Ko"WLeCox*
! iD,s"t(vGS,vDS)#IS,s"teqvGS"VT{}nkT1"e"qvDS/kT()
Note: The device we modeled had n = 1.25, so it 
follows a "75 mV rule" [i.e. 60 x n = 75]. Clif Fonstad, 10/22/09 Lecture 12 - Slide 25</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 12 - Sub-threshold MOSFET Operation - Summary
 
Sub-threshold operation - qualitative explanation 
Look back at Lecture 10 (Sub-threshold electron charge)
 
BJT action in depletion/weak inversion layer along oxide
the interface
 
MOSFET gate-controlled lateral BJT
 
Important in/for
 
1. power dissipation in normally-off logic gates 
2.  limiting the gain of strong inversion linear amplifiers 
3. realizing ultra-low power, very low voltage electronics 
Quantitative sub-threshold modeling 
This gives us a precise description of the voltage dependence 
It also gives us the information on IS,s-t and n we need for 
device design 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 28 with: 
! IS,s"t#WLeCox*kTq$ % &amp; ' ( ) 2n"1[]
! iD,s"t(vGS,vDS,vBS)#IS,s"teqvGS"VT(vBS){}nkT1"e"qvDS/kT()
! n"1+1Cox*#SiqNA2$2%p$vBS[]&amp; ' ( ) ( * + ( , ( =-
and</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Foil 10 from Lecture 10 
MOS Capacitors :	 Sub-threshold charge
Assessing how much we are neglecting 
Sheet density of electrons below threshold in weak inversion 
In the depletion approximation for the MOS we say that the 
charge due to the electrons is negligible before we reach 
threshold and the strong inversion layer builds up: 
! qN(inversion)vGB()="Cox*vGB"VT()
But how good an approximation is this? To see, we calculate
 
the electron charge below threshold (weak inversion): 
! qN(sub"threshold)vGB()="qnieq#(x)/kTdxxdvGB()0$
(x) is a non-linear function of x, making the integral difficult,
 
! "(x)="p+qNA2#Six-xd()2
but if we use a linear approximation for (x) near x = 0, 
where the term in the integral is largest, we can get a very 
good approximate analytical expression for the integral. 
Clif Fonstad, 10/22/09	 Lecture 12 - Slide 6</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>MOSFETs : Conventional strong inversion operation,
VGS &gt; VT 
p-SiBG+vGS &gt; VTn+D
n+SvDS &gt; 0vBS+iD
High concentration of electrons in a strong inversion layer drifting to the drain because of field due to vDS. 
n-type surface channel; drift flux from source to drain 
In our gradual channel approximation modeling we have assume a 
high conductivity n-type channel has been induced under the gate. 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 9</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>+ vBS. Sub-threshold Operation of MOSFETs , cont. 
-Apply vBS &gt; 0, keep the same vDS &gt; 0, and adjust vGS such that
 
the potential at the oxide-Si interface, (0,y), equals p
 
-Now consider (x,y):
 
(y) vGS s.t. (0,y) = p + vBS
 G vDS &gt; 0
S 
n+ n+ p Electron 
Injection
and 
Diffusion D n++ vDS -tox
 
0
 n+ 
0 L tn+ y p+ vBS 
B p
x
 vBS &gt; 0 vBS y
0 L
 p',n' 
-With this biasing the structure is
 
being operated as a lateral BJT !
 
The drain/collector current is:
 
! iD/C"Wtn+qni2DeNApLeffeqvBS/kT#1()
0 L n'(0+) = npo(eqvBS/kT-1) 
y 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 14 -This is not sub-threshold operation yet.</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>x Sub-threshold Operation of MOSFETs , cont.
 
-The barrier at the n+-p junction is lowered near the oxide-Si 
interface for any vGS &gt; VFB. 
-The barrier is lowered by (x) - p for 0 &lt; x &lt; xD. 
(This is the effective vBE on the lateral BJT between x and x + dx.) Plot vs y 
at xed x, 
S-tox 
0 
Clif Fonstad, 10/22/09 Lecture 12 - Slide 16 The barrier lowering 
(effective forward bias) 
(1) is controlled by vGS, 
and (2) decreases 
quickly with x. D 
B G 
n+ n+ p 
tn+ 
y
0 L vBS = 0 vDS &gt; 0 
Injection VFB &lt; vGS &lt; VT 0 &lt; x &lt; xD. 
-p 
(0) 
-tox vBE,eff(x)
p xd vGS 
= [(x) p] Plot vs x 
at xed y, 
0 &lt; y &lt; L. (x) 
Injection occurs over this range. y n+ 
p n++ vDS 
0 (0,y) 
L (x) 
(x)-p -p xD
 
-
x</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Logic inverter basics. Introduction to CMOS: transfer characteristics, noise margins, optimal device sizing.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec14/</lecture_pdf_url>
      <lectureno>14</lectureno>
      <slides>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 14 - Digital Circuits: Inverter Basics - Summary
 
 Digital building blocks - inverters 
A generic inverter: Switch = pull-down device, Load = pull-up device 
MOS inverter options - Pull-down:  n-channel, e-mode (faster than p-channel ) 
Pull-up:  1. resistor; 2. n-channel, e-mode w. and w.o. gate bias;
3. n-channel, d-mode (NMOS ); 4. p-channel, e-mode (CMOS) 
 Digital inverter performance metrics
Transfer characteristic
 
Logic levels: VHI, VLO
 
Noise margins: NMHI (high), and NMLO (low)
Design variables: choice of pull-up device
pull-up and pull-down thresholds
device sizes (absolute and relative)
 
Power dissipation: stand-by power and switching dissipation
 
Switching speed: capacitive load
charge and discharge currents critical 
Fan-out, fan-in: minimal issue in MOS; more so with BJT logic
Manufacturability: small, fast, low-power, reliable, and cheap 
 Comparing the MOS options
And the winner is .CMOS 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 24</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>MOS Technology : An abbreviated history 
p-MOS : 
In the beginning ( mid-60s ) there were only metal-gate p-channel e-
mode MOSFETs ; n-channel MOSFETs came out d-mode . p-MOS 
logic relied on saturated and linear e-mode pull-ups. 
n-MOS : 
With the development of &lt;100&gt; substrates, e-beam deposition, self-
aligned poly-Si gates, and ion implantation , initially to improve p-
MOS , it became possible to also reliably fabricate e-mode n-chan -
nel FETs . NMOS , with d-mode pull-ups, then took off (ca 1970 ). 
CMOS : 
It was clear for many years that CMOS inverters were superior, but 
fabricating them reliably in high density and at low cost was a big 
challenge. Eventually manufacturers learned how to make n- and 
p-channel MOSFETS together in close proximity and economically 
(ca 1980 ); CMOS then soon became the dominant IC technology 
because of its superior low power and high speed. 
For the past decade the industry has been fixated on systematically 
making FETs smaller, circuits more dense, and wafers larger.* 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 23 * And with good reason; more next week in Lecture 17.</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Inverter metrics : Transfer characteristic, cont.
 
Is the characteristic really vertical and vOUT indeterminate when both 
transistors are in saturation? It is if  = 0 (i.e. no Early effect), but we 
know this isn't true. We can find the slope when   0 from an LEC 
analysis about the bias point . 
! vOUT=vIN=KPUKPDVT,PD+VT,PU()
VDDvOUTvIN++
gpuspugo,puspudpu0-+-vgs = 0+-id,pugo,puspudpu+-vds = -voutid,pu
gpdspdgo,pdspddpdgm,pdvin-+-vgs = vin+-vds = voutid,pd
! Av"voutvin=#gm,pdgo,pd+go,pu=#2KPDID$PDID+$PUID
gpdspd, dpugo,pddpd, spugm,pdvin+-  vin+vout-spd, dpugo,pu
Clif Fonstad, 10/29/09 This is the slope of the Lecture 14 - Slide 8 
"vertical" portion.</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Pull-UpVDD++iPUvOUTvINiPD
! Node equation:  iPD=iPUiPD=0              when    vIN&lt;VT,PD KPDvIN"VT,PD()22     when    0&lt;vIN"VT,PD[]&lt;vOUTKPDvIN"VT,PD"vOUT2()vOUT     when    0&lt;vOUT&lt;vIN"VT,PD[]# $ % % % % &amp; % % % % iPU:  Depends on the specific pull-up device used.
VDDVINVOUTInverter metrics : Transfer characteristic 
* Note : We can say iPD is zero for the 
purpose of calculating a transfer
characteristic. For power we may 
want to use: * 
! iPD,off=IS,s"te"VTnVt
For simplicity :  = 1,  = 0 The transfer characteristic, vOUT vs vIN, is found 
applying the large signal models at this node 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 5</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>LECs : Identifying the incremental parameters in the characteristics 
BJT: 
vDSiDgmgoQInc. vGSvGS = vDS(iD)1/2Inc. |vBS|!VTQvCEln iB, ln iC"QiBiCICvCEiCgoQ"Inc. iBIC
gm = qIC/kT; g = gm with  = diC/diB|Q; go = diC/dvCE|Q 
MOSFET: 
gm = diD/dvGS|Q; gmb = gm with  = -dVT/dvBS|Q; go = diD/dvDS|Q 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 3</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Inverter metrics : Switching times (gate delay)
 
Pull-UpVDD
HI to LO++CLLO to HIOFFiPU
Pull-UpVDD++CLHI to LOLO to HIONiPUiPDiDischarge
When the output goes from LO to HI, the load charge store must be
charged through the pull-up device. When the output goes from
HI to LO, it is discharged through the pull-down device. 
Charging cycle: iCharge = iPU Discharging cycle: iDischarge = iPD  iPU 
We can often model CL as a linear capacitor (i.e. a multiple of Cox*) in
which case the charge and discharge cycles are found by solving: 
! "Charge:dvOUTdt=1CLiPU(vOUT)
! "Discharge:dvOUTdt=1CLiPD(vIN,vOUT)#iPU(vOUT)[]
Clif Fonstad, 10/29/09 Lecture 14 - Slide 10</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Reviewing our LECs : Important points made in Lec. 14
 
We found LECs for BJTs and MOSFETs in both strong inversion 
and sub-threshold. When vbs = 0, they all look very similar: 
giincommongmvingocommonoutiin+-vin+-voutioutCiCmCo
Most linear circuits are designed to operate at frequencies where
the capacitors look like open circuits. We can thus do our 
designs neglecting them.* 
Bias dependences: 
! BJTST MOSSI MOSgi:   qIC"FkT00gm:   qICkTqIDnkT2KoID#go:   $IC$ID$ID
ST = sub-threshold
 
SI = strong inversion
 
The LEC elements all depend on the bias levels. Establishing a
known, stable bias point is a key part of linear circuit design.
We use our large signal models in this design and analysis.
 
* Only when we want to determine the maximum frequency to which Clif Fonstad, 10/29/09 Lecture 14 - Slide 2our designs can usefully operate must we include the capacitors.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Inverter metrics : Transfer characteristic, cont.
 
An example: NMOS 
Pull-up : Depletion mode 
n-channel MOSFET 
(Note: VT,PU &lt; 0) 
Pull-down : Enhancement 
mode n-channel MOSFET 
Identify the regions 
vOUT	 vOUT 
VDDvOUTvIN++
! iPU=KPUVT,PU22     when    0&lt;VT,PU&lt;VDD"vOUT[]KPUVT,PU"VDD"vOUT()2[]VDD"vOUT()     when    0&lt;VDD"vOUT[]&lt;VT,PU# $ % % &amp; % % 
! iPD=0              when    vIN&lt;VT,PD KPDvIN"VT,PD()22     when    0&lt;vIN"VT,PD[]&lt;vOUTKPDvIN"VT,PD"vOUT2()vOUT     when    0&lt;vOUT&lt;vIN"VT,PD[]# $ % % % % &amp; % % % % 
vOUT = VT,PD VDD VDD PU linear PD VDD -vOUT off PD = VDD -|VT,PD| = |VT,PU |sat.	 vOUT
 
vIN-VT,PD
 
PU saturated. PD
 
linear
 
vIN vIN 
VT,PD VDD	 VT,PD VDD Clif Fonstad, 10/29/09	 Lecture 14 - Slide 6</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Inverter metrics : Power, cont.
 
Charging cycle: Discharging cycle: 
Pull-UpVDD
HI to LO++CLLO to HIOFFiPU
Pull-UpVDD++CLHI to LOLO to HIONiPUiPDiDischargeDynamic: 
!   12CLVDD2  Dissipated,  12CLVDD2  Stored
! 12CLVDD2  Dissipated
! Energy dissipated per cycle:   CLVDD2               Cycles per second:   f
!  PDynamic,ave=fCLVDD2
! PTotal=12IPD,off+IPU,on()VDD+fCLVDD2
Total: 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 12</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>Switching transients, cont. 
Discharging CL: 
This depends on the pull-up device,
 
as well as the pull-down
 
The discharging current for the
 
various pull-up options
 
iDischarge = iPD  iPU 
The discharge 
current (iDischarge ) 
is the difference 
between the upper 
curve ( iPD) and the 
appropriate lower 
curve ( iPU). Discharging cycle: 
Pull-UpVDD++CLHI to LOLO to HIONiPUiPDiDischarge
vOUTiPD = iDischarge + iPU
VDDIONn-ch, d-moderesistor and n-ch, e-modew. VGG on gaten-ch, e-modeVDD on gateiPU!sCMOS  (iPU = 0)i
Which pull-up is best? To see we next look 
Clif Fonstad, 10/29/09 at each in turn and then compare them. Lecture 14 - Slide 16</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 14 - Digital Circuits: Inverter Basics - Outline
 
 Announcements 
Stellar - Two supplemental readings posted
 
Exam Two - Be the first in your living unit to study for it.
 
 Review - Linear Equivalent Circuits 
Everything depends on the bias; only low frequency for now 
 Digital building blocks - inverters 
A generic inverter
 
MOS inverter options
 
 Digital inverter performance metrics
Transfer characteristic: logic levels and noise margins
Power dissipation 
Switching speed 
Fan-out, fan-in 
Manufacturability 
 Comparing the MOS options
And the winner is . 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 1</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Switching transients, cont.
 
Charging and discharging: 
D-mode pull-up ("NMOS" ) 
VDDvOUTvIN++
vOUTVDDIONiChargeiPU = iCharge
Compact 
Symmetrical charge/discharge 
Fastest possible 
Must make E- and D-mode on safe wafer 
vOUTVDDIONiDischargeiPD = iDischarge + iPU Charge  Discharge 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 20</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Switching transients, cont. 
Charging and discharging: 
Active complementary pull-up 
VDDvOUTvIN++
("CMOS") 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
Symmetrical charge/discharge
 
Almost as fast, or even faster than, n-MOS*
 
MInimal static power dissipation (ION  0)
 
Must make n- and p-channel on same wafer Charge  Discharge
 
ION = 0vOUTVDDIONiChargeiPU = iCharge
Clif Fonstad, 10/29/09 * The input capacitance is 3x larger, but the interconnect capacitance Lecture 14 - Slide 21 
is the same, so it depends on which of the two is dominant.</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Switching transients : summary of charge/discharge currents 
VDDvOUTvIN++VGG(&gt;&gt;VDD)VDDvOUTvIN++RL
Resistor and E-
mode pull-up 
(VGG on gate) 
E-mode pull-up
 
(VDD on gate)
 
D-mode pull-up
 
(called "NMOS" )
 
VDDvOUTvIN++
VDDvOUTvIN++
CMOS 
Clif Fonstad, 10/29/09 
VDDvOUTvIN++ Lecture 14 - Slide 22 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPU
vOUTVDDIONiDischargeiPD = iDischarge + iPUION = 0vOUTVDDIONiChargeiPU = iChargevOUTVDDIONiChargeiPU = iChargeiPU = iChargevOUTVDDIONiChargevOUTVDDIONiChargeiPU = iCharge
 Comparisons made with same pull-down MOSFET, VHI, and ION.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Switching transients, cont.
 
Charging and discharging: 
Linear E-mode pull-up 
VDDvOUTvIN++VGG(&gt;&gt;VDD)
iPU = iChargevOUTVDDIONiCharge
Still compact
 
Need to wire VGG to each gate
 
Need second supply
 
Not faster than linear resistor
 Charge &gt;&gt; Discharge 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
Clif Fonstad, 10/29/09 Lecture 14 - Slide 19</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Switching transients 
General approach 
The load, CL, is a non -
linear charge store, but 
for MOSFETs it is fairly 
linear and it is useful to 
think linear: 
! dvOUTdt=iCL(vOUT)CL
Charging cycle: Discharging cycle:
iCharge = iPU iDischarge = iPD  iPU 
Pull-UpVDD
HI to LO++CLLO to HIOFFiPUPull-UpVDD++CLHI to LOLO to HIONiPUiPDiDischarge
Charging CL: 
The charging
 
current for the
 
various MOSFET
 
pull-up options
 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 15 
vOUTiCharge
VDDIONn-ch, d-moderesistor and n-ch, e-modew. VGG on gaten-ch, e-modeVDD on gateCMOS, ION= 0Bigger current 
 faster vOUT change</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Building Blocks for Digital Circuits: inverters 
Performance metrics A basic  Transfer characteristicinverter  Logic levels 
 Noise margins 
 Power dissipation 
 Switching speed 
 Fan-in/Fan-out 
 Manufacturability 
Logic gates 
NOR: 
! vINvOUTLo (0)Hi (1)Hi (1)Lo (0)
Pull-UpVDD++vOUTvINDevice : on or off 
Switch : open or 
closed 
Pull-UpVDD++vOUTvA+vB
NAND: 
! vAvBvOUT001011101110
! vAvBvOUT001010100110
Pull-UpVDD++vOUTvA+vB
Pull-UpVDDPull-Up
Flip-flop 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 4 Memory cell</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Inverter metrics : Transfer characteristic, cont. 
Combine the plots; write the node equation in each region and solve. 
VDD -|VT,PD| 
vIN vOUT 
VDD VDD 
VT,PD PD off,
PU lin . PD sat,
PU lin . 
PD sat.,
PU sat. 
PD lin., 
PU sat. PD off,
PU sat. 
! KPDvIN"VT,PD()22=KPUVT,PU22
! KPDvIN"VT,PD"vOUT2()vOUT=KPUVT,PU22
! 0=KPUVT,PU22
! 0=KPUVT,PU"VDD"vOUT()2[]VDD"vOUT()
VDD -|VT,PD| vOUT 
VDD VDD 
! vOUT=VDD
! vIN=KPUKPDVT,PD+VT,PU()
! VDD"vOUT()2"2VT,PUVDD"vOUT()+KPDKPUvIN"VT,PD()2=0
! KPDvIN"VT,PD()22=KPUVT,PU"VDD"vOUT()2[]VDD"vOUT()
! vOUT2"2vIN"VT,PD()vOUT"KPUKPDVT,PU2=0
vIN 
VT,PD 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 7</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Clif Fonstad, 10/29/09 Lecture 14 - Slide 9 
VDDvIN1vOUT1
vOUT2vIN2VDD
VLOV1LV1HVHIVHIVLOVMVMvINvOUT
NMLNMH4545Inverter metrics : 
Logic levels, noise margins 
Stage 1 
Stage 2 Stable solution 
Stable 
solution Unstable solution Tipping point 
Tipping point 
Pull-Up++--vOUT2 = vIN1vIN2Pull-UpVDD++--vOUT1vIN1</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Switching transients, cont.
 
Charging and discharging: 
Saturated E-mode pull-up 
vOUTVDDIONiChargeiPU = iCharge
VDDvOUTvIN++
No added cost in adding more MOSFETs 
Very compact 
No added wiring 
Slower than linear resistors Charge &gt;&gt;&gt; Discharge 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
Clif Fonstad, 10/29/09 Lecture 14 - Slide 18</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>MOS inverters: Comparing the 5 pull-up choices 
Ground rules: 
To make the comparison meaningful, we set the following 
conditions: 
1. We use the same pull-down device with each of the 
different pull-ups. 
2. We use the same fan out , n, to identical inverters to 
have a valid comparison of the amount of charge that 
must managed to charge and discharge, and of the 
dynamic power dissipation. We also assume the load 
capacitance, CL, is linear and n times a single inverter 
input capacitance. 
3. We use the same VHI and IPU,on so the static power 
dissipation is the same. 
In this way we can see which pull-up gives us the highest 
speed, all else being equal. 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 14</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Pull-UpVDDvOUTvIN++CLVDDvOUTvIN++VDDvOUTvIN++VGG(&gt;&gt;VDD)VDDvOUTvIN++VDDvOUTvIN++VDDvOUTvIN++RLMOS
 
inverters:
 
5 pull-up Resistor
 
pull-up
 choices 
Generic 
inverter 
n-channel , e-mode pull-up * n-channel , d-mode Active p-channel 
VDD on gate VGG on gate pull-up  (NMOS ) pull-up  (CMOS)** 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 13 
* Called PMOS when made with p-channel FETs . ** Notice that CMOS has a larger (~3x) input capacitance.</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Inverter metrics : Power 
Total Power: 
Two components - static and dynamic (switching) 
! PStatic,on=IPU,onVDD
Static: 
Pull-down off: 
Pull-UpVDD++iPUvOUTvINiPD
Pull-UpVDD++iPUvOUTvINiPD Pull-down on: 
! PStatic,off=IPD,offVDD"0()
! PTotal=PStatic+PDynamic
!  PStatic,ave=12PStatic,on+12PStatic,off=12IPD,off+IPU,on()VDD
To estimate the total static power we assume the typical pull-down
is off half the time and on half the time. 
Clif Fonstad, 10/29/09 Lecture 14 - Slide 11</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Switching transients, cont.
 
Charging and discharging: 
Linear resistor pull-up 
VDDvOUTvIN++RL
iPU = iChargevOUTVDDIONiCharge
Simple 
Least costly with discrete components 
but integrated resistors consume lots 
of space. Charge &gt;&gt; Discharge 
vOUTVDDIONiDischargeiPD = iDischarge + iPU
Clif Fonstad, 10/29/09 Lecture 14 - Slide 17</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Bipolar junction transistors: two coupled diodes, terminal characteristics, regions of operation</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec07/</lecture_pdf_url>
      <lectureno>7</lectureno>
      <slides>
        <slide>
          <slideno>13</slideno>
          <text>d, 10/1/09      Clif Fonsta +
+
E

vBEiiCiE Electron
uxHole uxC+
+
E
B

vBEiBiCiE Electron
uxHole uxC 
      
  
       
      Bipolar Junction Transistors : basic operation and modeling  
 how the base-emitter voltage, vBE, controls the collector current, iC 
vCE 
n p n 
NDE NAB NDC + iE-
E C 
-iC vBE + iB B 
x -wE wB+ wC 0 wB 
Lecture 7 - Slide 14 B B 
0-wEwBwB + wCxp!, n!0 (vBC = 0)0 (ohmic)0 (ohmic)(ni2/NAB)(eqvBE/kT - 1)(ni2/NDE)(eqvBE/kT - 1)Excess Carriers:This is rigorous for vCB = 0, but 
also very good when vCB &gt; 0.</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>d/2 
-d/2 qA 
qB( = -qA) 
 xn -xp 
qA   qB 
( = -Q  A) 
-qNAp  qNDn 
   
! qAB,DF(vAB)"Aqni2DhNDnwn,effeqVAB/kT#1[]                                          =wn,eff22DhiD(vAB)
     
     
     Comparing charge stores ; small-signal linear equivalent capacitors :
 
Parallel plate capacitor
(x) 
x 
! qA,PP=A"dvABCpp(VAB)#$qA,PP$vABvAB=VAB=A"d
Depletion region charge store
! qA,DP(vAB)="A2q#Si$b"vAB[]NApNDnNAp+NDn[]Cdp(VAB)=Aq#Si2$b"VAB[]NApNDnNAp+NDn[]=A#Siw(VAB)
(x) 
x
QNR region diffusion charge store
 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 6 qA, qB (=-qA) p(x), n(x) 
x
 xn -xp -wp wn n(-xp) p(xn) 
Note : Approximate because we are
only accounting for the charge
store on the lightly doped side. 
! Cdf(VAB)"wn,eff22DhqID(VAB)kT</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>npn BJT: Approximate model for iE(vBE,vBC) and iC(vBE,vBC) 
in forward active region, vBE&gt;0, vBC&lt;0 
0-wEwBwB + wCxp!, n!~ 0 (vBC &lt; 0)0 (ohmic)0 (ohmic)(ni2/NAB)(eqvBE/kT - 1)(ni2/NDE)(eqvBE/kT - 1)
The emitter current, iE 
Next find the bad current, the hole current back into the emitter, ihE: Begin with the good current, the electron current into the base, ieE: 
! ieE="Aqni2DeNABwB,effeqVBE/kT"1[]
! ihE=NABwB,effDeDhNDEwE,effieE="EieE
and write it as a fraction of ieE: 
! ihE="Aqni2DhNDEwE,effeqVBE/kT"1[]
Clif Fonstad, 10/1/09 Lecture 7 - Slide 16 We'll define E on the next foil.</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Bipolar Junction Transistors : the carrier fluxes through an npn
 
C
 C
iC 
C iC 
+ 
The base 
supplies 
the small 
hole flux Reverse biased 
BC junction 
collects electrons 
coming across 
the base from the 
emitter + 
+ 
E B 
  vBE Electron 
ux Hole ux 
into the base 
towards the BC 
junction iC
 
n 
NDC 
p
NAB 
n+ 
NDE vCE
 iB 
B+
 vBE 
 E
 
iB
 iB
 
B
 Forward biased 
n+-p EB junction 
emits electrons +
 
vBE
 
 
E iE
 iE
 
Our next task is to determine: 
Given a structure, what are iE(vBE,vCE), iC(vBE,vCE), and iB(vBE,vCE)? 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 12</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>npn BJT: Approximate forward active region model, cont.
 
and we have: So far... 
We have: 
! iE="Aqni2DhNDEwE,eff+DeNABwB,eff# $ % % &amp; ' ( ( eqVBE/kT"1[]   ="IESeqVBE/kT"1[]         with   IES=Aqni2DhNDEwE,eff+DeNABwB,eff# $ % % &amp; ' ( ( 
! iC"iE:        iC=#$FiEwith$F%#iCiE=1#&amp;B()1+&amp;E()
These relationships can be represented by a simple circuit model:
 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 20 
BECvBE+iFIES!FiFiB"FiBorNote: iF = -iE. 
! iE="iFwithiF=IES1"eqvBE/kT()iC=#FiFwith#F$"iCiE=1"%B()1+%E()iB="iE"iC=1"#F()iFLooking at this circuit and these expressions, 
it is clear that to make iB small and | iC|  |iE|, 
we must have F  1. We look at this next.</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>p-n diode: large signal model including charge stores
 
BAIBSqAB
Non-linear 
resistive 
element Non-linear 
capacitive 
element qAB: Excess carriers on p-side + 
excess carriers on n-side + 
junction depletion charge. 
small signal linear equivalent circuit
 
! gd"#iD#vABvAB=VAB$0forVAB&lt;0qIDkTforVAB&gt;&gt;kT/q% &amp; ' ( ' Cd(VAB)"#qAB#vABvAB=VAB$CdpVAB()forVAB&lt;0CdpVAB()+CdfVAB()forVAB&gt;&gt;kT/q% &amp; ( 
bagdCd
Clif Fonstad, 10/1/09 Lecture 7 - Slide 7</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Biased p-n junctions : current flow, cont.
 
The saturation current of three diode types:
!  iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[] 
IS's dependence on the relative sizes of w and Lmin 
Short-base diode , wn &lt;&lt; Lh, wp &lt;&lt; Le: 
!  Jh(xn)=qni2NDnDhwn"xn()eqvAB/kT-1[]Je(-xp)=qni2NApDewp"xp()eqvAB/kT-1[]# $ % % &amp; % % iD=Aqni2DhNDnwn"xn()+DeNApwp"xp()' ( ) ) * + , , eqvAB/kT-1[] p(x), n(x) 
x
 xn -xp -wp wn n(-xp) p(xn) 
!  Jh(xn)=qni2NDnDhLheqvAB/kT-1[]Je(-xp)=qni2NApDeLeeqvAB/kT-1[]" # $ $ % $ $ iD=Aqni2DhNDnLh+DeNApLe&amp; ' ( ) * + eqvAB/kT-1[] 
p(x), n(x) 
x
 x -x -wn p p wn n(-xp) p(xn) 
Long-base diode , wn &gt;&gt; Lh, wp &gt;&gt; Le: 
General diode : 
Hole injection into n-side Electron injection into p-side 
Clif Fonstad, 10/1/09 
! Note:  wn,eff"Lhtanhwn-xn(),  wp,eff"Letanhwp-xp() Lecture 7 - Slide 2</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>Asymmetrically doped junctions : an important special case 
Current flow impact/issues 
A p+-n junction (NAp &gt;&gt; NDn): 
! "Aqni2DhNDnwn,effeqvAB/kT-1[] 
Hole injection into n-side 
! iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[]
An n+-p junction ( NDn &gt;&gt; NAp): 
Electron injection into p-side 
! iD=Aqni2DhNDnwn,eff+DeNApwp,eff" # $ % &amp; ' eqvAB/kT-1[](Aqni2DeNApwp,effeqvAB/kT-1[] 
Note that in both cases the minority carrier injection is predominately into
the lightly doped side. 
Note also that it is the doping level of the more lightly doped junction that
determines the magnitude of the current, and as the doping level on the
lightly doped side decreases, the magnitude of the current increases. 
Two very important and useful observations!! 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 3</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>npn BJT: Connecting with the n-channel MOSFET from 6.002
 
A very similar behavior*, and very similar uses. 
vDSiDSaturation (FAR)CutoffLinearorTriodeiD ! K [vGS - VT(vBS)]2/2!
iBvBEvCEiC
0.6 V0.2 VForward Active RegionFARCutoffCutoffSaturationiC ! !F iBvCE &gt; 0.2 ViB ! IBSeqVBE/kTInput curveOutput family
MOSFET 
BJT 
BEC++vBEvCEiBiC
GSD++vGSvDSiGiD
Clif Fonstad, 10/1/09 Lecture 7 - Slide 9
* At its output each device looks like a current source controlled by the input signal.</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>BECvBE+iBIBS!FiB    
      
        
      npn BJT: Equivalent FAR models
 
BECvBE+IESiB!FiB
BECvBE+iFIES!FiFiBF
BECvBE+iBVBE,ON!FiB
ABvAB+iDIS
VBE,ONABvAB+iD
A useful model using a break-point diode: 
 
This is a very useful model to use when 
! "F=#F1$#F()
! IBS=IES"F+1()
! IES=Aqni2DhNDEwE,eff+DeNABwB,eff()                 "F=#F#F+1()
Clif Fonstad, 10/1/09 Lecture 7 - Slide 25
 finding the bias point in a circuit.</text>
        </slide>
        <slide>
          <slideno>28</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>npn BJT: Approximate forward active region model, cont. 
The base defect, B
 If the recombination in the base is small (as it is in a good BJT) 
then the excess electron concentration will be nearly triangular 
and we can say: 
! n'(x)dx0wB"#n'(0)wB,eff2
and 
! ieE"#AqDeBn'(0)wB,eff
Thus 
! "B=#Aqn'(x)$eBdx0wB%ieE&amp;#Aqn'(0)wB,eff2$eB#AqDeBn'(0)wB,eff=wB,eff22DeB$eB=wB,eff22LeB2
The collector current, iC, cont. 
Returning to the collector current, iC, we now want to relate it to 
the total emitter current: 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 19 
! iC="1"#B()ieEiE=1+#E()ieE$ % &amp; iC="1"#B()1+#E()iE="'FiE
! "F#1$%B()1+%E()with</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Moving on to transistors ! 
Amplifiers/Inverters: back to 6.002 
 vT(t) =VT + vt(t) VCCvOUT+-vIN+-+-RTDSGRD vT(t) =VT + vt(t) VCCvOUT+-vIN+-+-RTCEBRC
An MOS amplifier A bipolar amplifier 
or inverter: or inverter: 
the transistor is an the transistor is an 
n-channel MOSFET npn BJT 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 8</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>npn BJT: Approximate forward active region model, cont.
 
x0-wEwBwB + wCie, ihieEihE  [= !EieE]iE  [= ieE + ieE = ieE (1 + !E)]iC  [= ieE (1  !B)]}iB  [=  ihE + !B ieE =  ieE (!E + !B)]
The emitter current, iE, cont. 
In writing the last equation we introduced the emitter defect , E: 
! "E#ihEieE=DhDe$NABNDE$wB,effwE,eff
To finish for now with the emitter current, we write it, iE, in terms 
of the emitter electron current, ieE: 
! iE=ieE+ihE=1+ihEieE" # $ % &amp; ' ieE=1+(E()ieE
Clif Fonstad, 10/1/09 Lecture 7 - Slide 17</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>npn BJT: Forward active region operation, vBE &gt; 0 and vBC  0
 
x0-wEwBwB + wCie, ihieEihE  [= !EieE]iE  [= ieE + ieE = ieE (1 + !E)]iC  [= ieE (1  !B)]}iB  [=  ihE + !B ieE=  ieE (!E + !B)]Currents:0-wEwBwB + wCxp!, n!~ 0 (vBC &lt; 0)0 (ohmic)0 (ohmic)(ni2/NAB)(eqvBE/kT - 1)(ni2/NDE)(eqvBE/kT - 1)Excess Carriers:
Clif Fonstad, 10/1/09 Lecture 7 - Slide 15</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>npn BJT,cont.:  more observations about F.A.R. model 
It is very common to think of iB, rather than iE, as the controlling 
current in a BJT.  In this case we write iC as depending on iB: 
! "F#$F1%$F=1%&amp;B()&amp;E+&amp;B()
! iE="iF="IESeqVBE/kT"1[]iC=#FiFiB=1"#F()iF$ % &amp; ' &amp; (iB=1"#F()IESeqVBE/kT"1[]=IBSeqVBE/kT"1[]iC=#F1"#F()iB=)FiBiE="iC"iB=)F+1()iB* + &amp; &amp; , &amp; &amp; 
! IBS"1#$F()IES=IES%F+1()
and with 
Two circuit models that fit this behavior are the following: 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 24 
! "F=#F#F+1()
BECvBE+IESiB!FiB
BECvBE+iBIBS!FiBNote:</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>npn BJT: Well designed structure (Large F, small E and dB) 
E and B are small and F is  1 when NDE &gt;&gt; NAB, wE &lt;&lt; LhE, wB&lt;&lt;LeB 
0-wEwBwB + wCxp!, n!0 (vBC = 0)0 (ohmic)0 (ohmic)(ni2/NAB)(eqvBE/kT - 1)(ni2/NDE)(eqvBE/kT - 1)Excess Carriers:
x0-wEwBwB + wCie, ihieEihE  [= !EieE]iE  [= ieE(1 + !E)]iC  [= ieE(1  !B) " ieE]iB  [=  iE  ( iC)     =  ieE(!E + !B) "  ieE!E]Currents:
Clif Fonstad, 10/1/09 Lecture 7 - Slide 23</text>
        </slide>
        <slide>
          <slideno>26</slideno>
          <text>npn BJT : The Gummel-Poon model 
Another common model can be obtained from the Ebers-Moll model 
is the Gummel-Poon model: 
Reverse:
BECvBE+iBFIS/!F!FiBF
BECvBC+iBRIS/!R!RiBR
BECvBE+iFIES!FiFiBF Forward: 
! IS"#F#F+1()IES=#R#R+1()ICS=$FIES=$RICS
= 
BECvBE+iBFIS/!F!FiBF - !RiBRiBRIS/!R+vBC
Combined they form the 
Gummel-Poon model: 
	 Aside from the historical interest, another
value this has for us in 6.012 is that it is an 
interesting exercise to show that the two
forward circuits above are equivalent. 
Clif Fonstad, 10/1/09 You even less responsible for this model.
 Lecture 7 - Slide 27</text>
        </slide>
        <slide>
          <slideno>27</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 7 - Bipolar Junction Transistors - Summary 
 Review/Junction diode model wrap-up
Refer to "Lecture 6- Summary" for a good overview
Diffusion capacitance: adds to depletion capacitance     (p+-n example )
 In asym ., short-base diodes: Cdf(VAB)  (qID/kT)[(wn-xn)2/Dh]
(area doesn't enter expression! ) 
iC
iEiBBEC+vBEwB + wCwB-wEn!, p!ElectronFluxHoleFluxnpn+0
 Bipolar junction transistor operation and modeling
 
Currents (forward active): (npn example) 
iE(vBE,0) =  IES (eqvBE/kT  1) 
iC(vBE,0) =  F iE(vBE,0) 
with F  [(1  B)/(1 + E)] 
 
Emitter defect, E (DhNABwB*/DeNDEwE*)
(ratio of hole to electron current across E-B junction) 
Base defect, B  (wB2/2Le2)
(fraction of injected electrons recombining in base) 
 
Also, iB(vBE,0) = [(dE + dB)/(1 + dE)] iE(vBE,0) 
and,  iC(vBE,0) =  bF iB(vBE,0), 
with bF  aF/(1  aF) = [(1  dB)/(dE + dB)] 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 28</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>npn BJT: What our model tells us about device design. 
We have: 
! "F=1#$B()1+$E()
and the defects, E and B, are given by:
 
! "E=DhDe#NABNDE#wB,effwE,eff
and
 
! "B#wB,eff22LeB2
We want F to be as close to one as possible, and clearly 
the smaller we can make the defects, the closer F will be 
to one. Thus making the defects small is the essence of 
good BJT design: 
! Doping:   npn with   NDE&gt;&gt;NAB   wB,eff:  very small       LeB:   very large and  &gt;&gt;wB,eff
Clif Fonstad, 10/1/09 Lecture 7 - Slide 22</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 7 - Bipolar Junction Transistors - Outline
 
 Announcements 
First Hour Exam - Oct. 7, 7:30-9:30 pm; thru 10/2/09, PS #4 
 Review/Diode model wrap-up
Exponential diode: iD(vAB) = IS (eqvAB/kT -1) (holes) (electrons) 
with IS  A q ni2 [(Dh/NDn wn*) + (De/NAp wp*)] 
Observations: Saturation current, IS, goes down as doping levels go up 
Injection is predominantly into more lightly doped side 
Asymmetrical diodes: the action is on the lightly doped side 
Diffusion charge stores; diffusion capacitance: (Recitation topic) 
Excess carriers in quasi-neutral region = Stored charge 
 Bipolar junction transistor operation and modeling
Bipolar junction transistor structure 
Qualitative description of operation: 1. Visualizing the carrier fluxes 
(using npn as the example) 2. The control function 
3. Design objectives 
Operation in forward active region, vBE &gt; 0, vBC &lt; 0: E, B, F, IES 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 1</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>p(x), n(x) 
p(xn)Diffusion capacitance , cont.: Excess holes and 
electrons stored 
on the n-side 
n(-xp)x
 -wp -xp xn wn 
A very useful way to write the diffusion capacitance is in
terms of the bias current, ID:
 
! ID"Aqni2DhNDnwn,effeqVAB/kT#1[]"Aqni2DhNDnwn,effeqVAB/kT  for   VAB&gt;&gt;kT
To do this, first divide Cdf by ID to get: 
! Cdf(VAB)ID(VAB)"Aq22kTwn,effni2NDneqVAB/kTAqni2DhNDnwn,effeqVAB/kT
! Cdf(VAB)"wn,eff22DhqID(VAB)kT
Isolating Cdf, we have: 
! =qwn,eff22kTDh
* Notice that the area of the device, A, does not appear
Clif Fonstad, 10/1/09 Lecture 7 - Slide 5 explicitly in this expression. Only the total current!</text>
        </slide>
        <slide>
          <slideno>25</slideno>
          <text>npn BJT : The Ebers-Moll model 
The forward model is what we use most, but adding the reverse model
we cover the entire range of possible operating conditions. 
CReverse: 
ICS 
B 
RiR
! ICS=Aqni2DhNDCwC,eff+DeNABwB,eff" # $ $ % &amp; ' ' (R=1)*B()*C+*B(),+R=1)*B()1+*C()*C,ihCieC=DhDe-NABNDC-wB,effwC,eff*B.wB,eff22De/e=wB,eff22Le2
E 
Combined they form the
 
full Ebers-Moll model:
 
Note: iF = -iE(vBE,0) 
and iR = -iC(0,vBC). 
Clif Fonstad, 10/1/09 
BECvBE+iFIES!FiFiBFvBC 
iR 
iBR 
BECvBE+iFIES!FiFvBC+iRICS!RiRForward: 
! IES=Aqni2DhNDEwE,eff+DeNABwB,eff" # $ $ % &amp; ' ' (F=1)*B()*E+*B(),+F=1)*B()1+*E()*E,ihEieE=DhDe-NABNDE-wB,effwE,eff,*B.wB,eff22De/e=wB,eff22Le2
You are not responsible for this model. Lecture 7 - Slide 26</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>npn BJT: Approximate forward active region model, cont.
 
x0-wEwBwB + wCie, ihieEihE  [= !EieE]iE  [= ieE + ieE = ieE (1 + !E)]iC  [= ieE (1  !B)]}iB  [=  ihE + !B ieE =  ieE (!E + !B)]
The collector current, iC
 
The collector current is the electron current from the emitter, ieE,
 
minus the fraction that recombines in the base, BieE:
 
! iC=1"#B()ieE
To find the fraction that recombine, i.e. the base defect , B, we 
note that we can write the total recombination in the base, BieE, 
as: 
! "BieE=#Aqn'(x)$eBdx0wB%
Clif Fonstad, 10/1/09 Lecture 7 - Slide 18</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Bipolar Junction Transistors : basic operation and modeling  
 how the base-emitter voltage, vBE, controls the collector current, iC 
CiC 
iCC 
+
 
n 
NDC 
p
NAB 
n+ 
NDE Reverse biased 
vCB, the reverse bias on the col-
lector-base junction, insures 
collection of those electrons 
injected across the E-B junc-
tion that reach the C-B junc-
tion as the collector current, iC B 
+ 
vBE  E 
iB vCE
 B
 Forward biased 
vBE, the bias on the emitter-base 
junction, controls the injection 
of electrons across the E-B 
junction into the base and 
toward the collector. +
 
vBE
 
iE  
E 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 11 A good way to envision this is to think "carrier fluxes": 
Next foil</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>npn BJT: Approximate forward active region model, cont.
 
C 
+ vBE 
 iCC 
E B iB 
The base 
supplies 
the small 
hole flux 
+ 
+ 
E B 
  vBE iB iC 
iE Electron 
ux Hole ux 
BECvBE+iFIES!FiFiB"FiBorReverse biased 
BC junction 
collects electrons 
coming across 
the base from the 
emitter 
Forward biased n+-p EB 
junction emits electrons 
into the base towards the 
BC junction 
! iE="iF="IES1"eqvBE/kT()iC=#FiFiB="iE"iC=1"#F()iF
Clif Fonstad, 10/1/09 Lecture 7 - Slide 21</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Biased p-n junctions : excess minority carrier (diffusion) charge stores
 
Diffusion charge store, and diffusion capacitance : 
Using example of asymmetrically doped p+-n diode 
p(x), n(x) 
p(xn) 
Charge stored
on n-side (holesNote: Assuming
negligible charge
stored on p-side
 
n(-xp) x
 -w -xand electrons) 
x wp p n n 
Notice that the stored positive charge (the excess holes) and the
stored negative charge (the excess electrons) occupy the same 
volume in space (between x = xn and x = wn)! 
! qA,DF(vAB)=Aqp'(xn)"p'(wn)[]wn"xn[]2#Aqni2NDneqvAB/kT"1[]wn,eff2
The charge stored depends non-linearly on vAB.  As we did in the 
case of the depletion charge store, we define an incremental linear 
equivalent diffusion capacitance , Cdf(VAB), as: 
Clif Fonstad, 10/1/09 Lecture 7 - Slide 4 
! Cdf(VAB)"#qA,DF#vABvAB=VAB$Aq22kTwn,effni2NDneqvAB/kT</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>d, 10/1/09      
+
+
E
B

vBEiBiCiE Electron
uxHole uxC 
      
  
This is rigorous for vCB = 0, but
also very good  when vCB &gt; 0.
 Bipolar Junction Transistors : basic operation and modeling  
 how the base-emitter voltage, vBE, controls the collector current, iC 
vCE 
+ iE-
E C 
-n p n 
NDE NAB NDC 
iC vBE + iB B 
x -wE wB+ wC 0 wB 
Clif Fonsta Lecture 7 - Slide 13 
0-wEwBwB + wCxp!, n!0 (vBC = 0)0 (ohmic)0 (ohmic)(ni2/NAB)(eqvBE/kT - 1)(ni2/NDE)(eqvBE/kT - 1)Excess Carriers:+ 
+ 
E 
B  
 
vBE iB iC iE Electron 
ux Hole uxC</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>How do we make a BJT? 
Basic Bipolar Junction Transistor (BJT) - cross-section
 
n+ 
n p 
Collector, C Base, B Emitter, E 
Al Al 
Si SiO2 
An npn BJT
Adapted from Fig. 8.1 in Text 
The heart of the device, and what we will model 
How does it work?Clif Fonstad, 10/1/09 Lecture 7 - Slide 10</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>Introduction to semiconductors, doping, generation/recombination, TE carrier concentrations. Carrier dynamics and transport: drift.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec01/</lecture_pdf_url>
      <lectureno>1</lectureno>
      <slides>
        <slide>
          <slideno>14</slideno>
          <text>Another way to get this result is to apply the Law of Mass Action from 
chemistry relating the concentrations of the reactants and products 
in a reaction in thermal equilibrium: 
! Electron[]Hole[]Completed bond[]  =  k(T)
! Electron + Hole   " # $   Completed bond
We know [ Electron ] = no and [ Hole] = po, and recognizing that most 
of the bonds are still completed so [ Completed bond ] is essentially 
a constant*, we have 
! nopo = [Completed bond] k(T) " Ak(T) = ni2(T)
Back to our question: Given N and Nd, what are n and p?a o o
! q(po"no+Nd+"Na")=0#q(po"no+Nd"Na)
First equation Equation 1 -Charge conservation (the net charge is zero) : 
Equation 2 -Law of Mass Action (the np product is constant in TE):
 
! nopo = ni2(T)
Second equation 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 15* This requires that no and po be less than about 1019 cm-3.</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>Resistance, R, and resistivity , o: 
+ iD Ohm's law on a macroscopic scale says that the current and
! vab=RiD
  voltage are linearly related: w 
The question is, "What is R?" vAB t 
We have: 
! Jxdr="oExwithEx=vABlandJxdr=iDw#t
l 
where
 
Note:  Resistivity , o, is defined as the inverse of the conductivity:
 Combining these we find: 
! iDw"t=#ovABl
! vAB=lw"t1#oiD=RiD                             R$lw"t1#o=lw"t%o
which yields: 
! "o#1$o       [Ohm-cm]
Clif Fonstad, 9/10/09 Lecture 1 - Slide 22</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>A column III atom replacing a silicon atom in the lattice: 
B -
+ Electron 
energy 
Ea  45 mev 
Ea 
 One less electron than needed for bonding. Density of electron
energy states Bond easily filled leaving mobile hole; at RT. 
 Impurity is an electron "acceptor." 
 Mobile hole (+) and fixed acceptor ( ); Na   Na. 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 10</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>! ni2no"no+Nd"Na# $ % &amp; ' ( =0no2"Nd"Na()no"ni2=0Extrinsic Silicon, cont: Given Na and Nd, what are no and po? 
Combine the two 
equations: 
Solving for no we find: 
! no= Nd - Na()Nd - Na()2+4ni22  =  Nd - Na()211+4ni2Nd - Na()2" # $ $ % &amp; ' '     (Nd - Na()211+2ni2Nd - Na()2) * + + , - . . " # $ $ % &amp; ' ' 
Note: Here we have used 
! 1+x"1+x2 for x&lt;&lt;1
This expression simplifies nicely in the two cases we commonly 
encounter: 
!  Case I - n-type:Nd&gt;Na andNd"Na()&gt;&gt;niCase II - p-type:Na&gt;Nd andNa"Nd()&gt;&gt;ni
Fact of life: It is almost impossible to find a situation
which is not covered by one of these two cases.
 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 16</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Extrinsic Silicon: Given Na and Nd, what are no and po? 
Equation 1 -Charge conservation (the net charge is zero) : 
! q(po"no+Nd+"Na")=0#q(po"no+Nd"Na)
First equation 
Equation 2 -Law of Mass Action (the np product is constant in TE):
 
! nopo = ni2(T)
Second equation 
Where does this last equation come from? 
The semiconductor is in internal turmoil , with bonds being broken and 
reformed continuously: 
! Completed bond   " # $   Electron + Hole
We have generation :
 
! Completed bond   " # "   Electron + Hole
occurring at a rate G [pairs/cm3-s]:
 
! Generation rate,G=Gext+go(T)=Gext+gm(T)m"
Clif Fonstad, 9/10/09 Lecture 1 - Slide 13</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Extrinsic Silicon, cont.: carefully chosen impurities ( dopants ) added
 
Column IV elements (C, Si, Ge, -Sn) 
Te52Se34S16B5Zn30Cd48Po84P15Hg80As33Ge32Ga31Bi83Tl81Pb82In49Sb51Sn50C6N7O8Si14Al13IIIIIIVVVI
Column III elements ( B, Al, Ga, In): 
too few bonding electrons   leaves holes that can conduct (+q charge) 
 fixed ionized acceptors created ( -q charge) 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 9</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Velocity saturation
 
The breakdown of Ohm's 
law at large electric fields. 
102 105 106 107 108 
103 104 105 106 Carrier drift velocity (cm/s) 
Electric field (V/cm) Ge 
Si GaAs (electrons) 
T = 300K 
Electrons 
Holes 
Figure by MIT OpenCourseWare. 
Clif Fonstad, 9/10/09 Silicon 
Above : Velocity vs. field plot 
at R.T. for holes and 
electrons in Si (log-log
plot). (Fonstad, Fig. 3.2) 
Left: Velocity-field curves for 
Si, Ge, and GaAs at R.T. 
(log-log plot). (Neaman , Fig. 5.7) 
Lecture 1 - Slide 20</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Intrinsic Silicon: pure Si, perfect crystal 
All bonds are filled at 0 K. 
At finite T, ni(T) bonds are broken: 
! Filled bond   "   Conduction electron + Hole
A very dynamic process, with bonds breaking and holes and 
electrons recombining continuously. On average: 
!       Concentration of conduction electrons "  n      Concentration of conduction electrons "  pIn thermal equilibrium:                  n=no                  p=po    and                  no=po=ni(T)
The intrinsic carrier concentration, ni, is very sensitive to 
temperature, varying exponentially with 1/T: 
In silicon at room temperature, 300 K: 
! ni(T)"T3/2exp(#Eg/2kT)A very important
number; learn it!! 
! ni(T)"1010cm#3
In 6.012 we only "do" R.T.
 Clif Fonstad, 9/10/09 Lecture 1 - Slide 6</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>Silicon:  our default example and our main focus 
Atomic no. 14
 
14 electrons in three shells: 2 ) 8 ) 4
 
i.e., 4 electrons in the outer "bonding" shell
 
Silicon forms strong covalent bonds with 4 neighbors
 
Si bonding 
configuration Silicon crystal ("diamond" lattice) 
Figure by MIT OpenCourseWare. 
Silicon crystal 
("diamond" lattice) 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 4</text>
        </slide>
        <slide>
          <slideno>16</slideno>
          <text>Extrinsic Silicon, cont.: solutions in Cases I and II 
Case I - n-type : Nd &gt; Na:, (Nd - Na) &gt;&gt; ni "n-type Si" 
Define the net donor concentration, ND:
 
! ND"(Nd#Na)
We find: 
In Case I the concentration of electrons is much greater than 
that of holes. Silicon with net donors is called "n-type" . 
Case II - p-type : Na &gt; Nd:, (Na - Nd) &gt;&gt; ni "p-type Si" 
! no"ND,po = ni2(T)/no"ni2(T)/ND
Define the net acceptor concentration, NA:
 
! NA"(Na#Nd)
We find: 
! po"NA,no = ni2(T)/po"ni2(T)/NA
In Case II the concentration of holes is much greater than that 
of electrons. Silicon with net acceptors is called "p-type" . 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 17</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Intrinsic silicon - pure, perfect, R.T.: 
Electron  All bonds filled at 0 K, po = no = 0 energy 
Si 
-
+ Conducting
states 
Eg E 1.1 eVg 
Bonding
states 
 At R. T., po = no = ni = 1010 cm-3 Density of electron
energy states Mobile holes (+) and mobile electrons (-) 
 Compare to  5 x 1022 Si atoms/cm3 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 5</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Comments/Rules and expectations 
Recitations : They re-enforce lecture. 
They present new material. 
They are very important. 
Tutorials :	 They begin Monday, September 14. 
Assignments will be posted on website. 
Homework :	 Very important for learning; do it!! 
Cheating : What you turn in must be your own work. 
While it is OK to discuss problems with others, you should
work alone when preparing your solution. 
Reading assignment ( Lec. 1) 
Chapter 1 in text* 
Chapter 2 in text 
* "Microelectronic Devices and Circuits" by Clifton Fonstad 
http: //dspace .mit.edu/handle/1721.1/34219 
Clif Fonstad, 9/10/09	 Lecture 1 - Slide 2</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Conductivity , o: 
Ohm's law on a microscale states that the drift current density is
linearly proportional to the electric field: 
! Jxdr="oEx
The total drift current is the sum of the hole and electron drift 
currents. Using our early expressions we find: 
! Jxdr=Jexdr+Jhxdr=qenoEx+qhpoEx=qeno+hpo()Ex
From this we see obtain our expression for the conductivity :
 
! "o=qeno+hpo()     [S/cm]
Majority vs. minority carriers : 
Drift and conductivity are dominated by the most numerous, or
"majority," carriers: 
n-type
 
p-type
 
! no&gt;&gt;po"#o$qenopo&gt;&gt;no"#o$qhpo
Clif Fonstad, 9/10/09 Lecture 1 - Slide 21</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>And we have recombination :
 
! Electron + Hole   " # "   Completed bond
occurring at a rate R [pairs/cm3-s]:
 
! Recombination rate, R=noporo(T)=noporm(T)m"
In general we have:
 
! dndt=dpdt=G"R=Gext+gm(T)m#"nprm(T)m#
In thermal equilibrium , dn/dt = 0, dp/dt = 0, n = no, p = po, and Gext = 0, 
so: 
! 0=G"R=gm(T)m#"noporm(T)m#$gm(T)m#=noporm(T)m#
But, the balance happens on an even finer scale.  The Principle of 
Detailed Balance  tells us that each G-R path is in balance: 
! gm(T)=noporm(T)   for all m
This can only be true if nopo is constant at fixed temperature, so we 
must have: 
! nopo = ni2(T)
Clif Fonstad, 9/10/09 Lecture 1 - Slide 14</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>A column V atom replacing a silicon atom in the lattice: 
+Sb
 Electron 
energy 
Ed 
Ed  45 meV 
 One more electron than needed for bonding. Density of electron
energy states Easily freed to conduct at RT. 
 Impurity is an electron "donor." 
 Mobile electron (-) and fixed donor (+); Nd+  Nd. 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 8</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Extrinsic Silicon: carefully chosen impurities ( dopants ) added
 
Column IV elements (C, Si, Ge, -Sn) 
Te52Se34S16B5Zn30Cd48Po84P15Hg80As33Ge32Ga31Bi83Tl81Pb82In49Sb51Sn50C6N7O8Si14Al13IIIIIIVVVI
Column V elements (N, P, As, Sb): 
too many bonding electrons  electrons easily freed to conduct (-q charge) 
 fixed ionized donors created (+q charge) 
Column III elements ( B, Al, Ga, In): 
too few bonding electrons   leaves holes that can conduct (+q charge) 
 fixed ionized acceptors created ( -q charge) 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 11</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Electronic Devices and Circuits
 
Lecture 1 - Introduction to Semiconductors - Summary
 
 Mobile charge carriers in semiconductors
Covalent bonding, 4 nearest neighbors, diamond lattice
 
Conduction electrons: charge =  q, concentration = n [cm-3]
 
Mobile holes: charge = + q, concentration = p [cm-3]
 
Donors: Column V (P,As,Sb); fully ionized at RT: Nd+  Nd
 
Acceptors: Column III (B); fully ionized at RT: Na  Na 
 Silicon in thermal equilibrium
Intrinsic (pure) Si: no = po = ni(T) = 1010 cm-3 at RT 
Doped Si: nopo = ni2 always; no net charge (mobile + fixed = 0) 
If Nd &gt; Na, then: no  Nd  Na; po = ni2/no; called "n-type" ; 
electrons are the majority carriers, holes the minority 
If Na &gt; Nd, then: po  Na  Nd; no = ni2/po; called "p-type" ; 
holes are the majority carriers, electrons the minority 
Generation and recombination: always going on 
 Drift 
Uniform electric field results in net average velocity 
Net average velocity results in net drift current fluxes:
Jx,dr = Jex,dr + Jhx,dr = q(noe + poh)Ex = oEx 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 24</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>Uniform material with uniform excitations 
(pushing semiconductors out of thermal equilibrium) 
A. Uniform Electric Field, Ex 
Drift motion : 
Holes and electrons acquire a constant net velocity, sx,
proportional to the electric field: 
No field E-field appliedex
sex="eEx,shx=hEx
x 
No field E-field applied 
Figure by MIT OpenCourseWare. 
At low and moderate |E|, the mobility, , is constant. 
At high |E| the velocity saturates and  deceases with 
increasing |E|. 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 18</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>SEMICONDUCTORS: Here, there, and everywhere! 
 Computers, PDAs , laptops, Silicon (Si) MOSFETs , Integrated Circuits (ICs), 
anything intelligent  CMOS , RAM, DRAM, flash memory cells 
 Cell phones, pagers, WiFi	 Si ICs, GaAs FETs , BJTs 
 CD players, iPods	 AlGaAs and InGaP laser diodes, Si photodiodes 
 TV remotes, mobile terminals	 Light emitting diodes 
 Satellite dishes	 InGaAs MMICs 
 Optical fiber networks	 InGaAsP laser diodes, pin photodiodes 
	 Traffic signals, car GaN LEDs ( green , blue) 
taillights, dashboards InGaAsP LEDs ( red, amber ) 
 Air bags	 Si MEMs , Si ICs 
They are very important, especially to EECS types!! 
They also provide:
 
a good intellectual framework and foundation, 
and 
a good vehicle and context 
with which 
to learn about modeling physical processes , 
and 
to begin to understand electronic circuit analysis and design . 
Clif Fonstad, 9/10/09	 Lecture 1 - Slide 3</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Uniform material with uniform excitations 
(pushing semiconductors out of thermal equilibrium) 
A. Uniform Electric Field, Ex , cont. 
Drift motion : 
Holes and electrons acquire a constant net velocity, sx,
proportional to the electric field: 
! sex="eEx,shx=hEx
At low and moderate |E|, the mobility, , is constant. 
At high |E| the velocity saturates and  deceases. 
Drift currents : 
Net velocities imply net charge flows, which imply currents: 
! Jexdr="qnosex=qenoExJhxdr=qposhx=qhpoEx
Note: Even though the semiconductor is no longer in thermal
equilibrium the hole and electron populations still have their
thermal equilibrium values. 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 19</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Extrinsic Silicon: What are no and po in "doped" Si?
 Column V elements (P, As, Sb): "Donors"
 
!       Concentration of donor atoms "  Nd   [cm-3]
Column III elements (B, Ga):  "Acceptors"
 
!       Concentration of acceptor atoms "  Na   [cm-3]
At room temperature, all donors and acceptors are ionized:
 
!   Nd+"Nd                 Na-"Na 
We want to know, 
"Given Nd and Na, what are no and po?" 
Two unknowns, no and po, so we need two equations. 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 12</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Electronic Devices and Circuits
 
Lecture 1 - Introduction to Semiconductors - Outline
 
 Introductions/Announcements
Handouts: 1. General information, reading assignments (4 pages) 
2. Syllabus
3. Student info sheet (for tutorials, do/due in recitation tomorrow!) 
4. Diagnostic exam (try it on-line) 
5. Lecture 1 
Rules and regulations (next foil) 
 Why semiconductors, devices, circuits? 
 Mobile charge carriers in semiconductors
Crystal structures, bonding
Mobile holes and electrons
 
Dopants and doping
 
 Silicon in thermal equilibrium
Generation/recombination; nopo product
 
no , po given Nd, Na; n- and p-types
 
 Drift 
Mobility
Conductivity and resistivity
 
Resistors (our first device)
 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 1</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>Integrated resistors Our first device!!
 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. 
For more information, see http://ocw.mit.edu/fairuse. 
Diffused resistors: High sheet resistance semiconductor patterns
(pink) with low resistance Al (white) "wires" contacting each end. 
 Source unknown. All rights reserved. This content is excluded from our Creative Commons license. For more information, see http://ocw.mit.edu/fairuse. 
Thin-film resistors: High sheet resistance tantalum films (green)
with low resistance Al (white) "wires" contacting each end.
 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 23</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>1010 cm-3 is a very small concentration and intrinsic Si is an insulator; we need to do something 
Extrinsic Silicon: carefully chosen impurities ( dopants ) added 
Column IV elements (C, Si, Ge, -Sn) 
Te52Se34S16B5Zn30Cd48Po84P15Hg80As33Ge32Ga31Bi83Tl81Pb82In49Sb51Sn50C6N7O8Si14Al13IIIIIIVVVI
Column V elements (N, P, As, Sb): 
too many bonding electrons  electrons easily freed to conduct (-q charge) 
 fixed ionized donors created (+q charge) 
Clif Fonstad, 9/10/09 Lecture 1 - Slide 7</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
    <lecture>
      <lecture_title>OCTC method for estimating frequency response. Subthreshold amplifiers for ultra-lower power electronics, frequency performance.</lecture_title>
      <lecture_pdf_url>https://ocw.mit.edu/courses/6-012-microelectronic-devices-and-circuits-fall-2009/resources/mit6_012f09_lec24/</lecture_pdf_url>
      <lectureno>24</lectureno>
      <slides>
        <slide>
          <slideno>16</slideno>
          <text>MOSFET short-circuit current gain, sc(j), cont. 
log !log |"sc|
!t!z
! "t(MOSFET)=gmCgs+Cgd()#gmCgs                         =WLChCox*VGS$VT23WLCox*                             =32ChVGS$VTL2
Can we bias to maximize t? 
What is the ultimate limit? Channel 
transit 
time! Maximize VGS. 
! "t(MOSFET)=32ChVGS#VTL2=32LChVDSL=32LChECh=32sChL=1$Ch
Lessons: Bias at well above VT; make L small, use n-channel.
 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 17</text>
        </slide>
        <slide>
          <slideno>4</slideno>
          <text>Multi-stage amplifier analysis and design: The A741
 
Figuring the circuit out: Emitter-follower/
Current mirror load 
Simplified schematic Push-pull
output common-base "cascode" 
differential gain stage 
EF 
CB 
The full schematic 
 Source unknown. All rights reserved.
 
This content is excluded from our Creative Commons license.
 For more information, see http://ocw.mit.edu/fairuse .
 
Darlington common-
emitter gain stage 
 Source unknown. All rights reserved. 
Clif Fonstad, 12/8/09	 This content is excluded from our Creative Commons license. Lecture 24 - Slide 5 
For more information, see http://ocw.mit.edu/fairuse.</text>
        </slide>
        <slide>
          <slideno>20</slideno>
          <text>Intrinsic HI's for BJTs -short-circuit current gain, cont.
 
g!+-v!gmv!goibC!Cicceeb
The magnitude of sc decreases above b, but it is still 
greater than one initially: 
! "scj#()=gm2+#2C2g$2+#2C$+C()2[]
The transistor is useful until | sc| is less than one. The 
frequency at which this occurs is called t. Setting = 1 and 
solving for t yields: 
! "t=g#2+gm2()C#+C()2$C2[]%gmC#+C()
Clif Fonstad, 12/8/09 Lecture 24 - Slide 21</text>
        </slide>
        <slide>
          <slideno>14</slideno>
          <text>Intrinsic HI's for MOSFETs -short-circuit current gain, cont.
 
+-vgsgmvgsgoigCgsCgdiddssg
The magnitude of sc decreases with , but it is still greater 
than one for a wide range of frequencies. 
! "scj#()=gm2+#2Cgd2#2Cgs+Cgd()2
The transistor is useful until | sc| is less than one. The 
frequency at which this occurs is called t. Setting = 1 and 
solving for t yields: 
! "t=gm2Cgs+Cgd()2#Cgd2[]$gmCgs+Cgd()
Clif Fonstad, 12/8/09 Lecture 24 - Slide 15</text>
        </slide>
        <slide>
          <slideno>24</slideno>
          <text>MIT OpenCourseWare
http://ocw.mit.edu 
6.012 Microelectronic Devices and Circuits 
Fall 2009 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.</text>
        </slide>
        <slide>
          <slideno>22</slideno>
          <text>BJT short-circuit current gain, sc(j), cont. 
log !log |"sc|"F!"!t!z
In the limit of large IC: 
! "t#gmC$+C()=qICkTqICkT% &amp; ' ( ) * +b+Ceb,dp+Ccb,dp, - . / 0 1                                   Used  C$=gm+b+Ceb,dpCan we bias to maximize t? 
Maximize IC. 
! limIC"#$t%1&amp;b=2Dmin,BwB2=2min,BVthermalwB2
Base transit time Base 
transit 
time 
Lessons: Bias at large IC; make wB small, use npn.
 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 23</text>
        </slide>
        <slide>
          <slideno>21</slideno>
          <text>BJT short-circuit current gain, sc(j), cont. 
log !log |"sc|"F!"!t!z
Note: z&gt; t &gt;&gt;  
/C 
3dB point, b: b=g/(C+C) 
Unity gain point, t : t @ gm/(C+C) Low frequency value: F 
Zero, z : z = gm(= t /F) 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 22</text>
        </slide>
        <slide>
          <slideno>5</slideno>
          <text>Multi-stage amplifier analysis and design: Understanding the A741 
input "cascode" 
Begin with the BJT building-block stages: 
+-voutvt+-rtiout
iingmv!+-vin +-voutgoce ebCommon emitterioutg!+-v! 
vin+-vin +-vout  gsl + !/(rt+r!)eccbEmitter followeriinioutr" + !/gl+-
 iin+-vin +-voutdg,bg,bsCommon base ! go/!iiniout !(gm+g!)
+-vinrl = 1/gliin
Relative sizes : 
gm: large 
g: medium 
go: small 
gt, gl: cannot 
generalize 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 6</text>
        </slide>
        <slide>
          <slideno>12</slideno>
          <text>Intrinsic performance - the best we can do, cont. 
Consider the two possibilities shown below, one for a voltage input and 
output where the metric would be the open circuit voltage gain, Av,oc, 
and the other for a current input and output with the metric being the 
short circuit current gain, Ai,sc (commonly written sc): 
! Av,ocs()"vout(j#)vin(j#)=$gm$j#Cgdgo$j#Cgd
+-vgsgmvgsgoCgsCgdds,bs,bgiiniout
+-vgsgmvgsgoCgsCgdds,bs,bgvin+-+-vout
! "scj#()$idj#()igj#()=gm%j#Cgdj#Cgs+Cgd()
Of these two alternatives, is the more useful. A is derived with a sc v,oc 
voltage source driving a capacitor, something that doesn't give a mean -
ingful result and leads to ever increasing input power.  It also does not 
involve gm and Cgs.  Consequently, short circuit current gain is used as 
the intrinsic high frequency performance metric for transistors. 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 13</text>
        </slide>
        <slide>
          <slideno>3</slideno>
          <text>The cascode when the substrate is grounded: 
High frequency issues: 
L.E.C. of cascode : can't use equivalent transistor idea here 
because it didn't address the issue of the C's! 
ro2vgs1gm1vgs1ro1+-(gm2+gmb2)vgs2+-vgs2+-voutrlCdb1+Cgs2+Cbs2Cgd2+Cbd2Cgd1Cgs1g1d1,s2,b2d2s1,b1,b2s1,b1,g2,b2g2,b2
Voltage gain  -1 so Voltage gain  grl,m
minimal Miller effect. without Miller effect. 
Common-source gain without the Miller effect penalty!
 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 4</text>
        </slide>
        <slide>
          <slideno>2</slideno>
          <text>The Miller effect (general)
 
+-vin(1-Av)vinCmvout = Avvin+-+-iin
Consider an amplifier shunted by a capacitor, and consider 
how the capacitor looks at the input and output terminals: 
Note: Av is negative 
vout+-Cmvin+-Av
! iin=Cmd1"Av()vin[]dt=1"Av()Cmdvindt
+-voutCm
+-vin(1-Av)Cm
Cin looks much 
! Cm1"Av()Av#Cm
bigger than Cm Cout looks like Cm 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 3</text>
        </slide>
        <slide>
          <slideno>17</slideno>
          <text>An aside: looking back at CMOS gate delays
 
CMOS : switching speed; minimum cycle time (from Lec. 15) 
Gate delay/minimum cycle time : 
! "MinCycle=12nLmin2VDDeVDD#VTn[]2
For MOSFETs operating in strong inversion, no velocity saturation : 
Comparing this to the channel transit time:
 
! "ChTransit=Lmins e,Ch=Lmine#Ch=LmineVDD$VTn()Lmin
We see that the cycle time is a multiple of the transit time :
 
! "MinCycle=12nVDDVDD#VTn()"ChannelTransit=n'"ChannelTransit
When velocity saturation dominated, w e found the same thing :
 
! "Min.Cycle#LminVDDssatVDD$VTn[]=n'"ChanTransit
! "ChanTransit=Lssat
where 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 18</text>
        </slide>
        <slide>
          <slideno>9</slideno>
          <text>Multi-stage amplier analysis and design: The A741
 
The circuit:  a full schematic 
The monolithic capacitor made the A741
"complete" and a big success. Why is it
needed? What does it do? C1 is in 
a Miller 
position 
across 
Q16 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 10  Source unknown. All rights reserved.
 
This content is excluded from our Creative Commons license.
 For more information, see http://ocw.mit.edu/fairuse.</text>
        </slide>
        <slide>
          <slideno>18</slideno>
          <text>Intrinsic HI's for MOSFETs -sc(j) and t w. velocity saturation 
What about the intrinsic HI of a MOSFET operating with full 
velocity saturation? 
The basic result is unchanged; we still have: 
! "t=gm2Cgs+Cgd()2#Cgd2[]$gmCgs+Cgd()$gmCgs
However, now gm is different: 
! gm=WssatCox*
With this we have: 
! "t#gmCgs=WssatCox*WLCox*=ssatL=1$Ch
In the case where velocity saturation dominates, we once again find 
that it is the channel transit time that is the ultimate limit. 
Do you care to speculate on the intrinsic HI of a BJT? 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 19</text>
        </slide>
        <slide>
          <slideno>13</slideno>
          <text>Intrinsic HI's for MOSFETs -short-circuit current gain
 
+-vgsgmvgsgoigCgsCgdiddssg
The common-source short-circuit current gain is:
 
! "scj#()$idj#()igj#()=gm%j#Cgdj#Cgs+Cgd()
there is one pole at  = 0, and one zero, z: 
! "z=gmCgd
The short circuit current gain, sc, is infinite at DC (  = 0) , and 
its magnitude decreases linearly with increasing frequency. 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 14</text>
        </slide>
        <slide>
          <slideno>0</slideno>
          <text>6.012 - Microelectronic Devices and Circuits 
Lecture 24 - Intrin . Freq. Limits - Outline
 
 Announcements 
Final Exam - Tuesday, Dec 15, 9:00 am - 12 noon 
 Review - Shunt feedback capacitances: C and Cgd 
Miller effect: any C bridging a gain stage looks bigger at the input 
Marvelous cascode : CE/S-CB/G (E/SF-CB/G work, too - see A741) 
large bandwidth, large output resistance 
used in gain stages and in current sources 
Using the Miller effect to advantage: Stabilizing OP Amps - the A741 
 Intrinsic high frequency limitations of transistors 
General approach
MOSFETs : fT
 
biasing for speed 
impact of velocity saturation 
design lessons 
BJTs : f, fT, f 
biasing for speed
 
design lessons
 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 1</text>
        </slide>
        <slide>
          <slideno>10</slideno>
          <text>Multi-stage amplifier analysis and design: The A741
 
Why is there a capacitor in the circuit?:  the added capacitor
introduces a low 
frequency pole
that stabilizes 
the circuit. 
Without it the gain 
is still greater than 1 
when the phase shift 
exceeds 180  (dashed 
curve ).  This can result 
in positive feedback 
and instability. With it the gain 
is less than 1 by 
the time the phase 
shift exceeds 180  
(solid curve ). Low
frequency
pole 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 11</text>
        </slide>
        <slide>
          <slideno>15</slideno>
          <text>MOSFET short-circuit current gain, sc(j), cont. 
log !log |"sc|
!t!z
No 3dB point, b. Low frequency value: 
infinity 
Zero, z : z = gm/Cgd Note: z &gt; t 
Unity gain point, t: t @ gm/(Cgs+Cgd) 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 16</text>
        </slide>
        <slide>
          <slideno>6</slideno>
          <text>Multi-stage amplifier analysis and design: Two-port models 
Two different "cascode " configurations, this time bipolar: 
+-voutvt+-rtiout+-vinrl = 1/gliiniingmv!+-vin +-voutgoce ebCommon emitterioutg!+-v! 
+-voutvt+-rtiout
+-vinrl = 1/gliin
iingmv!+-vin +-voutgoce ebCommon emitterioutg!+-v! 
 iin+-vin +-voutdg,bg,bsCommon base ! go/!iiniout !(gm+g!)
+-vinrl = 1/gliin
 iin+-vin +-voutdg,bg,bsCommon base ! go/!iiniout !(gm+g!)
+-voutvt+-rtiout
!vin+-vin +-vout! !/(rt+r!)eccbEmitter followeriinioutr" + !/gl+-
In a bipolar cascode , starting with an emitter follower still reduces the 
gain, but it also gives twice the input resistance, which is helpful. 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 7</text>
        </slide>
        <slide>
          <slideno>7</slideno>
          <text>Multi-stage amplifier analysis and design: MOSFET 2-port models 
Reviewing our building-block stages: 
+-voutvt+-rtiout
gmvin+-vin +-voutgm+go+gls,bddgSource followeriiniout
 (gm+ gmb)vin+-vin +-vout     gogtgm+gmb+gtdg,bg,bsCommon gategm+gmbiiniout
iingmvin+-vin +-voutgods,gs,ggCommon sourceiout
+-vinrl = 1/gliin
Relative sizes : 
large gm, gmb: 
go: small 
gt, gl: cannot 
generalize 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 8</text>
        </slide>
        <slide>
          <slideno>1</slideno>
          <text>Summary of OCTC  and SCTC results 
 OCTC : an estimate for HI 
log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band Range
1.	 HI* is a weighted sum of 's associated with device capacitances : 
(add RC's and invert) 
2. Smallest  (largest RC) dominates HI * 
3. Provides a lower bound on HI 
 SCTC : an estimate for LO 
1.	 LO * is a weighted sum of w's associated with bias capacitors : 
(add 's directly) 
2. Largest  (smallest RC) dominates LO * 
3. Provides a upper bound on LO 
Clif Fonstad, 12/8/09	 Lecture 24 - Slide 2</text>
        </slide>
        <slide>
          <slideno>8</slideno>
          <text>Multi-stage amplifier analysis and design: Two-port models
 
Two different "cascode " configurations: 
+-voutvt+-rtiout
+-vinrl = 1/gliin
iingmvin+-vin +-voutgods,gs,ggCommon sourceiout
+-voutvt+-rtiout
+-vinrl = 1/gliin
 (gm+ gmb)vin+-vin +-vout     gogtgm+gmb+gtdg,bg,bsCommon gategm+gmbiiniout
iingmvin+-vin +-voutgods,gs,ggCommon sourceiout
gmvin+-vin +-voutgm+go+gls,bddgSource followeriiniout
+-voutvt+-rtiout
+-vinrl = 1/gliin
 (gm+ gmb)vin+-vin +-vout     gogtgm+gmb+gtdg,bg,bsCommon gategm+gmbiiniout
With MOSFETs , starting a cascode with a source follower costs a factor of two in gain
 
Clif Fonstad, 12/8/09 because rout for an SF is small, so it isn't very attractive. Lecture 24 - Slide 9</text>
        </slide>
        <slide>
          <slideno>11</slideno>
          <text>Intrinsic performance - the best we can do 
We've focused on HI, the upper limit of mid-band, but even when  &gt; HI 
the |Av| &gt; 1, and the circuit is useful.  For example, for the common 
source stage we had 
! Avj"()=#gtgm#j"Cgd()j"()2CgsCgd+j"gl+go()Cgs+gl+go+gt+gm()Cgd[]+gl+go()gt{}
gm /(gl+go)log |Av,oc|log !!1! 2! 31!1gm /(gl+go)
A Bode plot of 
Av is shown 
to the right: 
this and ask how high can a device in isolation have 
provide voltage or current gain? When we look for a metric to compare the ultimate 
performance limits of transistors, we make note of 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 12</text>
        </slide>
        <slide>
          <slideno>23</slideno>
          <text>6.012 - Microelectronic Devices and Circuits
 
Lecture 24 - Intrinsic Limits of Transistor Speed - Summary
 
 Intrinsic high frequency limits for transistors
General approach: short-circuit current gains 
 Limits for MOSFETs : 
Metric - CS short-circuit current unity gain pt: T = gm/[(Cgs+Cgd)2 -Cgd 2]1/2 
T is approximately g/C =  3(VGS-VT)/2L2 
m gs  e
g= (W/L) C*(VGS-VT) and C= (2/3) WLC* 
m eox gs  ox
 
so T  3e(VGS-VT)/2L2 = 1/ch
 
Design lessons: bias at large ID
 
minimize L (win as L2; as L in velocity saturation)
 
use n-channel rather than p-channel (&gt;&gt; h)
 
 Limits for BJTs : e 
Metrics - CE short-circuit current gain 3B pt: b = gp/(C + C)
 
CE short-circuit current gain unit gain pt: T = gm/(C + C)
 
T approaches 1/ b as Ic increases and b = wB2/2Dmin,B
 
so T  2Dmin,B/wB2 = 2eVt/wB2 = 1/b
 
CB short-circuit current gain unit gain pt:  = gm/C
 
Design lessons: bias at high collector current
 
minimize wB (win as wB2)
 
use npn rather than pnp (&gt;&gt; h)
e 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 24</text>
        </slide>
        <slide>
          <slideno>19</slideno>
          <text>Intrinsic HI's for BJTs -short-circuit current gain
 
The common-emitter short-circuit current gain is: 
! "scj#()$icj#()ibj#()=gm%j#Cg&amp;+j#C&amp;+C()[]
g!+-v!gmv!goibC!Cicceeb
there is one pole, call it p, and one zero, z: 
! "p=g#C#+C(),                 "z=gmC
Of these two, p is much smaller and this is the 3dB point of 
the common-emitter short-circuit current gain. 
! "#=g$C$+C() We give it the 
name : 
Clif Fonstad, 12/8/09 Lecture 24 - Slide 20</text>
        </slide>
      </slides>
      <videos/>
    </lecture>
  </lectures>
</doc>
