INFO: [VRFC 10-2263] Analyzing Verilog file "/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut1/project_1/project_1.srcs/sources_1/new/fourbit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut1/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/40265864s@ecit.qub.ac.uk/vivado/ayesha_tutorials/tut1/project_1/project_1.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
