Pipeline_Mem.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Mem_0/Pipeline_Mem.v,
Pipeline_Mem_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_Mem_0/sim/Pipeline_Mem_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
