{"vcs1":{"timestamp_begin":1742286967.951185105, "rt":5.15, "ut":4.89, "st":0.21}}
{"vcselab":{"timestamp_begin":1742286973.182401026, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1742286973.517520608, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742286967.635465256}
{"VCS_COMP_START_TIME": 1742286967.635465256}
{"VCS_COMP_END_TIME": 1742286973.845080899}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360816}}
{"vcselab": {"peak_mem": 158276}}
