{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683270987941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683270987944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:46:27 2023 " "Processing started: Fri May 05 12:46:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683270987944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683270987944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683270987944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683270988567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683270988567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4_exec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage4_exec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage4_Exec-behavioural " "Found design unit 1: Stage4_Exec-behavioural" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage4_Exec " "Found entity 1: Stage4_Exec" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-behavioural " "Found design unit 1: instr_mem-behavioural" {  } { { "instr_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behavioural " "Found design unit 1: data_mem-behavioural" {  } { { "data_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-behavioural " "Found design unit 1: ALU_2-behavioural" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002251 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 4 2 " "Found 4 design units, including 2 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag-behav " "Found design unit 1: carry_flag-behav" {  } { { "Flags.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 zero_flag-behav " "Found design unit 2: zero_flag-behav" {  } { { "Flags.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002253 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag " "Found entity 1: carry_flag" {  } { { "Flags.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002253 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag " "Found entity 2: zero_flag" {  } { { "Flags.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Flags.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioural " "Found design unit 1: regfile-behavioural" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002255 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-WB " "Found design unit 1: Write_Back-WB" {  } { { "Write_Back.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Read-RR " "Found design unit 1: Register_Read-RR" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Read " "Found entity 1: Register_Read" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002263 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_STAGE-Structural " "Found design unit 1: MEM_STAGE-Structural" {  } { { "MEM_STAGE.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002263 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_STAGE " "Found entity 1: MEM_STAGE" {  } { { "MEM_STAGE.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behav " "Found design unit 1: main-behav" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002273 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_withouthazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_withouthazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_WithoutHazards-behav " "Found design unit 1: Stage2_WithoutHazards-behav" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage2_WithoutHazards.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_WithoutHazards " "Found entity 1: Stage2_WithoutHazards" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage2_WithoutHazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behavioural " "Found design unit 1: pipe_reg-behavioural" {  } { { "pipe_reg.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/pipe_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipe_reg.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/pipe_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-wrking " "Found design unit 1: mux3to1-wrking" {  } { { "mux3to1.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux3to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/mux3to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683271002274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683271002342 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z_flag main.vhd(247) " "VHDL Signal Declaration warning at main.vhd(247): used explicit default value for signal \"Z_flag\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002350 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C_flag main.vhd(247) " "VHDL Signal Declaration warning at main.vhd(247): used explicit default value for signal \"C_flag\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002350 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RefAdd_in main.vhd(254) " "VHDL Signal Declaration warning at main.vhd(254): used explicit default value for signal \"RefAdd_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 254 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002350 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PR_Write main.vhd(263) " "VHDL Signal Declaration warning at main.vhd(263): used explicit default value for signal \"PR_Write\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 263 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002350 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg pipe_reg:PReg1 " "Elaborating entity \"pipe_reg\" for hierarchy \"pipe_reg:PReg1\"" {  } { { "main.vhd" "PReg1" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "main.vhd" "rf" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR0 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR0\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR1 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR1\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR2 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR2\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR3 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR3\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR4 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR4\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR5 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR5\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR6 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR6\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sR7 regfile.vhdl(25) " "Verilog HDL or VHDL warning at regfile.vhdl(25): object \"sR7\" assigned a value but never read" {  } { { "regfile.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/regfile.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 "|main|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RefAdd RefAdd:RAR1 " "Elaborating entity \"RefAdd\" for hierarchy \"RefAdd:RAR1\"" {  } { { "main.vhd" "RAR1" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:i_mem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:i_mem\"" {  } { { "main.vhd" "i_mem" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData instr_mem.vhdl(17) " "Verilog HDL or VHDL warning at instr_mem.vhdl(17): object \"sData\" assigned a value but never read" {  } { { "instr_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002368 "|main|instr_mem:i_mem"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Data instr_mem.vhdl(20) " "VHDL Variable Declaration warning at instr_mem.vhdl(20): used initial value expression for variable \"Data\" because variable was never assigned a value" {  } { { "instr_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/instr_mem.vhdl" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002368 "|main|instr_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_2 ALU_2:alu1 " "Elaborating entity \"ALU_2\" for hierarchy \"ALU_2:alu1\"" {  } { { "main.vhd" "alu1" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002368 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ALU_CND ALU_2.vhdl(96) " "VHDL Variable Declaration warning at ALU_2.vhdl(96): used initial value expression for variable \"ALU_CND\" because variable was never assigned a value" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 96 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_C ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Cout ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Z ALU_2.vhdl(95) " "VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable \"ALU_Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Z ALU_2.vhdl(95) " "Inferred latch for \"ALU_Z\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Cout ALU_2.vhdl(95) " "Inferred latch for \"ALU_Cout\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[0\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[0\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[1\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[1\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[2\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[2\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[3\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[3\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[4\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[4\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[5\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[5\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[6\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[6\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[7\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[7\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[8\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[8\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[9\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[9\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[10\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[10\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[11\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[11\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[12\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[12\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[13\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[13\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[14\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[14\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_C\[15\] ALU_2.vhdl(95) " "Inferred latch for \"ALU_C\[15\]\" at ALU_2.vhdl(95)" {  } { { "ALU_2.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/ALU_2.vhdl" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 "|main|ALU_2:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_WithoutHazards Stage2_WithoutHazards:id " "Elaborating entity \"Stage2_WithoutHazards\" for hierarchy \"Stage2_WithoutHazards:id\"" {  } { { "main.vhd" "id" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_WithoutHazards.vhd(29) " "VHDL Process Statement warning at Stage2_WithoutHazards.vhd(29): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage2_WithoutHazards.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002377 "|main|Stage2_WithoutHazards:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Read Register_Read:reg_read " "Elaborating entity \"Register_Read\" for hierarchy \"Register_Read:reg_read\"" {  } { { "main.vhd" "reg_read" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002380 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jlr_hazard Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"jlr_hazard\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R3 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"A_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R3 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"B_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R3 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"C_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_in Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"RR_RefAdd_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_E Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"RR_RefAdd_E\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_R3 Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"PC_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_in Register_Read.vhd(49) " "VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable \"PC_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[0\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[1\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[2\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[3\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[4\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[5\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[6\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[7\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002385 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[8\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[9\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[10\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[11\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[12\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[13\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[14\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in\[15\] Register_Read.vhd(49) " "Inferred latch for \"PC_in\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[0\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[1\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[2\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[3\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[4\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[5\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[6\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[7\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[8\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[9\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002387 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[10\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[11\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[12\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[13\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[14\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[15\] Register_Read.vhd(49) " "Inferred latch for \"PC_R3\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_E Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_E\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[0\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[1\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[2\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[3\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[4\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[5\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[6\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[7\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[8\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[9\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[10\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002388 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[11\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[12\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[13\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[14\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[15\] Register_Read.vhd(49) " "Inferred latch for \"RR_RefAdd_in\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[0\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[1\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[2\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[3\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[4\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[5\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[6\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[7\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[8\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[9\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[10\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002389 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[11\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[12\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[13\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[14\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[15\] Register_Read.vhd(49) " "Inferred latch for \"C_R3\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[0\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[1\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[2\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[3\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[4\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[5\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[6\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[7\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[8\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[9\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[10\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[11\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[12\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[13\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[14\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[15\] Register_Read.vhd(49) " "Inferred latch for \"B_R3\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[0\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[1\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[2\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[3\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[3\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[4\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[4\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[5\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[5\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[6\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[6\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002390 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[7\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[7\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[8\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[8\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[9\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[9\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[10\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[10\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[11\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[11\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[12\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[12\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[13\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[13\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[14\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[14\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[15\] Register_Read.vhd(49) " "Inferred latch for \"A_R3\[15\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Register_Read.vhd(49) " "Inferred latch for \"RF_A2\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Register_Read.vhd(49) " "Inferred latch for \"RF_A2\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Register_Read.vhd(49) " "Inferred latch for \"RF_A2\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Register_Read.vhd(49) " "Inferred latch for \"RF_A1\[0\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Register_Read.vhd(49) " "Inferred latch for \"RF_A1\[1\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Register_Read.vhd(49) " "Inferred latch for \"RF_A1\[2\]\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jlr_hazard Register_Read.vhd(49) " "Inferred latch for \"jlr_hazard\" at Register_Read.vhd(49)" {  } { { "Register_Read.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002391 "|main|Register_Read:reg_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor Register_Read:reg_read\|Complementor:C1 " "Elaborating entity \"Complementor\" for hierarchy \"Register_Read:reg_read\|Complementor:C1\"" {  } { { "Register_Read.vhd" "C1" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Register_Read.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Exec Stage4_Exec:ex " "Elaborating entity \"Stage4_Exec\" for hierarchy \"Stage4_Exec:ex\"" {  } { { "main.vhd" "ex" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_R4 Stage4_Exec.vhdl(18) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(18): used implicit default value for signal \"PC_R4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU3_Cin Stage4_Exec.vhdl(66) " "VHDL Signal Declaration warning at Stage4_Exec.vhdl(66): used explicit default value for signal \"ALU3_Cin\" because signal was never assigned a value" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Cout Stage4_Exec.vhdl(66) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(66): object \"ALU3_Cout\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU3_Z Stage4_Exec.vhdl(66) " "Verilog HDL or VHDL warning at Stage4_Exec.vhdl(66): object \"ALU3_Z\" assigned a value but never read" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(244) " "VHDL Process Statement warning at Stage4_Exec.vhdl(244): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(261) " "VHDL Process Statement warning at Stage4_Exec.vhdl(261): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(278) " "VHDL Process Statement warning at Stage4_Exec.vhdl(278): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R3 Stage4_Exec.vhdl(291) " "VHDL Process Statement warning at Stage4_Exec.vhdl(291): signal \"PC_R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Instr_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"Instr_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch_hazard Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"branch_hazard\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"A_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_A Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_B Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_J Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"PC_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU2_Cin Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU2_Cin\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"C_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_WR Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"Z_WR\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"C_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R4 Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"B_R4\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_A Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_A\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_B Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_B\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU3_J Stage4_Exec.vhdl(75) " "VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable \"ALU3_J\", which holds its previous value in one or more paths through the process" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_J\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_J\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_J\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"PC\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002402 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_B\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_B\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU3_A\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU3_A\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"B_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"C_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002407 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"Z_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"C_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_Cin Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_Cin\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_WR Stage4_Exec.vhdl(75) " "Inferred latch for \"PC_WR\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_J\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_J\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_J\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_B\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_B\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002411 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2_A\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"ALU2_A\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[0\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[0\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[1\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[1\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[2\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[2\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[3\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[3\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[4\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[4\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[5\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[5\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[6\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[6\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[7\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[7\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[8\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[8\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[9\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[9\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[10\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[10\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[11\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[11\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"A_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_hazard Stage4_Exec.vhdl(75) " "Inferred latch for \"branch_hazard\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[12\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[12\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[13\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[13\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[14\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[14\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instr_R4\[15\] Stage4_Exec.vhdl(75) " "Inferred latch for \"Instr_R4\[15\]\" at Stage4_Exec.vhdl(75)" {  } { { "Stage4_Exec.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 "|main|Stage4_Exec:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_flag Stage4_Exec:ex\|carry_flag:cf " "Elaborating entity \"carry_flag\" for hierarchy \"Stage4_Exec:ex\|carry_flag:cf\"" {  } { { "Stage4_Exec.vhdl" "cf" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag Stage4_Exec:ex\|zero_flag:zf " "Elaborating entity \"zero_flag\" for hierarchy \"Stage4_Exec:ex\|zero_flag:zf\"" {  } { { "Stage4_Exec.vhdl" "zf" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Stage4_Exec.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_STAGE MEM_STAGE:m_acc " "Elaborating entity \"MEM_STAGE\" for hierarchy \"MEM_STAGE:m_acc\"" {  } { { "main.vhd" "m_acc" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem MEM_STAGE:m_acc\|data_mem:mem " "Elaborating entity \"data_mem\" for hierarchy \"MEM_STAGE:m_acc\|data_mem:mem\"" {  } { { "MEM_STAGE.vhd" "mem" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData data_mem.vhdl(21) " "Verilog HDL or VHDL warning at data_mem.vhdl(21): object \"sData\" assigned a value but never read" {  } { { "data_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683271002445 "|main|MEM_STAGE:m_acc|data_mem:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_add_out data_mem.vhdl(31) " "VHDL Process Statement warning at data_mem.vhdl(31): signal \"mem_add_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/data_mem.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002445 "|main|MEM_STAGE:m_acc|data_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MEM_STAGE:m_acc\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"MEM_STAGE:m_acc\|mux2to1:mux\"" {  } { { "MEM_STAGE.vhd" "mux" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/MEM_STAGE.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back Write_Back:wb " "Elaborating entity \"Write_Back\" for hierarchy \"Write_Back:wb\"" {  } { { "main.vhd" "wb" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr Write_Back.vhd(40) " "VHDL Process Statement warning at Write_Back.vhd(40): signal \"ctr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683271002449 "|main|Write_Back:wb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctr Write_Back.vhd(28) " "VHDL Process Statement warning at Write_Back.vhd(28): inferring latch(es) for signal or variable \"ctr\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/Write_Back.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683271002449 "|main|Write_Back:wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:mux1 " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:mux1\"" {  } { { "main.vhd" "mux1" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271002455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683271003632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683271003632 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683271003682 "|main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/main.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683271003682 "|main|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683271003682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683271003682 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683271003682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683271003682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271003740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:46:43 2023 " "Processing ended: Fri May 05 12:46:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271003740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271003740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271003740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683271003740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683271006384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271006384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:46:44 2023 " "Processing started: Fri May 05 12:46:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271006384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683271006384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683271006384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683271008632 ""}
{ "Info" "0" "" "Project  = IITB_RISC23" {  } {  } 0 0 "Project  = IITB_RISC23" 0 0 "Fitter" 0 0 1683271008632 ""}
{ "Info" "0" "" "Revision = IITB_RISC23" {  } {  } 0 0 "Revision = IITB_RISC23" 0 0 "Fitter" 0 0 1683271008632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683271008823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683271008823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_RISC23 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"IITB_RISC23\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683271008845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683271008900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683271008900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683271009411 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683271009442 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683271010029 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683271010083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683271010083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683271010083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683271010083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683271010083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683271010103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683271010103 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683271010103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683271010103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683271010103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683271010103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683271010114 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683271010487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC23.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC23.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683271010989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683271010992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683271011000 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683271011000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683271011000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683271011005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683271011005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683271011005 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683271011010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683271011010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683271011010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683271011010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683271011010 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683271011010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683271011023 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683271011042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683271012557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683271012655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683271012703 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683271013110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683271013110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683271013867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683271015160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683271015160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683271015277 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683271015277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683271015277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683271015282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683271015642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683271015658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683271016030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683271016030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683271016525 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683271017237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/theas/Documents/EE_309_Project/EE_309_Project/output_files/IITB_RISC23.fit.smsg " "Generated suppressed messages file C:/Users/theas/Documents/EE_309_Project/EE_309_Project/output_files/IITB_RISC23.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683271017608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6148 " "Peak virtual memory: 6148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271018349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:46:58 2023 " "Processing ended: Fri May 05 12:46:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271018349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271018349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271018349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683271018349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683271020275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271020275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:47:00 2023 " "Processing started: Fri May 05 12:47:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271020275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683271020275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683271020275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683271020802 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683271022669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683271022820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271024029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:47:04 2023 " "Processing ended: Fri May 05 12:47:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271024029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271024029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271024029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683271024029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683271025483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271025485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:47:05 2023 " "Processing started: Fri May 05 12:47:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271025485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683271025485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683271025485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683271025986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683271025989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683271025989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC23.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC23.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1683271026583 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1683271026583 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683271026585 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683271026585 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683271026591 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683271027022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683271027105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683271027682 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683271027986 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683271028174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271028520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:47:08 2023 " "Processing ended: Fri May 05 12:47:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271028520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271028520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271028520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683271028520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1683271030546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271030546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:47:09 2023 " "Processing started: Fri May 05 12:47:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271030546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683271030546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_RISC23 -c IITB_RISC23 " "Command: quartus_sta IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683271030546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683271030799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683271031085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683271031085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683271031133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683271031133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC23.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC23.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683271031418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683271031427 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683271031427 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683271031427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683271031427 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683271031427 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683271031427 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683271031448 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683271031453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031456 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683271031459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271031482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683271031489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683271031548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683271032131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683271032243 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683271032244 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683271032244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683271032244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032280 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683271032285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683271032569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683271032569 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683271032569 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683271032569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683271032616 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683271033934 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683271033934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271033998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:47:13 2023 " "Processing ended: Fri May 05 12:47:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271033998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271033998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271033998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683271033998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683271035624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683271035630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:47:15 2023 " "Processing started: Fri May 05 12:47:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683271035630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683271035630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683271035630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683271036424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_RISC23.vho C:/Users/theas/Documents/EE_309_Project/EE_309_Project/simulation/modelsim/ simulation " "Generated file IITB_RISC23.vho in folder \"C:/Users/theas/Documents/EE_309_Project/EE_309_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683271036558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683271036602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:47:16 2023 " "Processing ended: Fri May 05 12:47:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683271036602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683271036602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683271036602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683271036602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683271037500 ""}
