# üéµ JonZON-X AY-3-8910 Sound Expansion for ZX81

JonZON-X is a modern recreation of the ZON-X-81 Sound Box by Bi-Pak, designed for the ZX81. It uses the AY-3-8910 Programmable Sound Generator (PSG) and supports stereo line-out, optional multi-PSG expansion, and historically accurate address decoding.

This project prioritizes:
- ‚úÖ Robust signal integrity
- ‚úÖ Accurate control logic
- ‚úÖ Modular expansion
- ‚úÖ Historical preservation

---

## üéØ Goals

- Recreate the original ZON-X-81 using AY-3-8910 (not AY-3-8912)
- Provide stereo line-out instead of onboard speaker
- Divide CPU clock as in the original design
- Support optional second and third PSGs via A5 and A6
- Document logic blocks and truth tables that match the actual schematic

---

## üß† Control Signal Logic

JonZON-X uses modern 74HC-series gates to derive control signals for the AY-3-8910. The address decoding is based on:

- **A0‚ÄìA4**: Select the first PSG
- **A5**: Optional second PSG (replaces A4)
- **A6**: Optional third PSG (replaces A4)
- **A7**: Used in BC1 logic
- **/IOREQ**, **/WR**, **/RD**: Control timing

### Signal Derivation

| Signal | Logic Expression | Gates Used |
|--------|------------------|------------|
| **BDIR** | Derived from /IOREQ and /WR  
‚Üí Routed through 74HC02 (inversion), 74HC08 (AND), and 74HC11 (3-input AND) | 74HC02, 74HC08, 74HC11 |
| **BC1** | Derived from /IOREQ, /WR, A2, A7, /RD  
‚Üí Routed through 74HC02, 74HC08, and 74HC11 | 74HC02, 74HC08, 74HC11 |

There is **no AYSEL signal**‚Äîaddress selection is handled directly via A0‚ÄìA4 (or A5/A6 for additional PSGs).

---

## üìä Truth Table

| A0‚ÄìA4 | A5/A6 | A2 | A7 | /IOREQ | /WR | /RD | BDIR | BC1 | Operation |
|------|-------|----|----|--------|-----|-----|------|-----|-----------|
| PSG 1 selected | ‚Äî     | 1  | 1  | 0      | 0   | 1   | 1    | 1   | Write to register |
| PSG 1 selected | ‚Äî     | 1  | 1  | 0      | 0   | 0   | 1    | 0   | Write to PSG |
| PSG 1 selected | ‚Äî     | 1  | 1  | 0      | 1   | 0   | 0    | 1   | Read from PSG |
| PSG 2 selected | A5=1  | 1  | 1  | 0      | ‚Äî   | ‚Äî   | ‚Äî    | ‚Äî   | Optional second PSG |
| PSG 3 selected | A6=1  | 1  | 1  | 0      | ‚Äî   | ‚Äî   | ‚Äî    | ‚Äî   | Optional third PSG |
| Not selected   | ‚Äî     | ‚Äî  | ‚Äî  | ‚Äî      | ‚Äî   | ‚Äî   | 0    | 0   | Inactive |

---

## üñºÔ∏è Visual Decode Logic

![AY Control Logic](Images/AY_Control_Logic.png)

This schematic snippet shows how BDIR and BC1 are generated using 74HC02, 74HC08, and 74HC11 gates. Address selection is handled via A0‚ÄìA4 (or A5/A6 for additional PSGs).

---

## üéöÔ∏è DIP Switch Mapping for PSG Selection

JonZON-X supports up to three AY-3-8910 PSGs using configurable address lines via DIP switches. The DIP switches control A4, A5, and A6 to select which PSG is active.

| PSG   | A4 | A5 | A6 | Address (Binary) | Address (Decimal) |
|-------|----|----|----|------------------|-------------------|
| PSG1  | 1  | 0  | 0  | `11111111`       | 255               |
| PSG2  | 0  | 1  | 0  | `11101111`       | 239               |
| PSG3  | 0  | 0  | 1  | `11011111`       | 223               |

- **A4, A5, A6** are mutually exclusive: only one should be active at a time.
- These bits are part of the PSG register select address.
- DIP switches override the default A4‚ÄìA6 lines from the ZX81.

This mapping allows users to select which PSG responds to register writes, enabling multi-chip expansion and stereo mixing.

---

## üìö Historical References

- [ZON-X-81 Archive (1982 Bi-Pak)](https://archive.org/details/ZON_X-81_1982_Bi-Pak_GB)
- [RevSpace ZX81 PSG Expansion](https://revspace.nl/Zon_ZX-81_Programmable_Sound_Generator_expansion_for_ZX81PLUS35_with_working_SD-Card)
- [Mahjongg2 ZON-Compatible PSG](https://github.com/mahjongg2/ZON-compatible-PSG-with-SD-interface-for-ZX81plus35-ZX81)
- [Micromusic Article](https://www.muzines.co.uk/articles/micromusic/4456)
- [ZX8081 Clone Log](https://hackaday.io/project/184361-zx8081-homebrew-clone/log/203915-my-project-log-jan-mar2021)

---

## üõ†Ô∏è Future Plans

If the initial revision works, future additions may include:
- RAM and ROM expansion
- Joystick port
- Enhanced stereo mixing

---

## üß™ Test Routine

To verify AY-3-8910 operation, type in the following ZX81 BASIC program:

```basic
10 REM ZONTEST - AY-3-8910 Test for JonZON-X
20 LET A=7
30 LET B=63
40 LET C=255
50 LET D=191
60 OUT C,A
70 OUT D,B
80 FOR I=1 TO 1000 : NEXT I
90 LET A=8
100 LET B=15
110 OUT C,A
120 OUT D,B
130 FOR I=1 TO 1000 : NEXT I
140 LET A=13
150 LET B=9
160 OUT C,A
170 OUT D,B
180 GOTO 180
```

## üß™ Envelope & Stereo Test

To verify stereo output and envelope control, type in the following ZX81 BASIC program:

```basic
10 REM ZONTEST2 - Envelope & Stereo Test
20 LET C=255
30 LET D=191
40 LET R=7
50 LET V=63
60 OUT C,R
70 OUT D,V
80 LET R=8
90 LET V=15
100 OUT C,R
110 OUT D,V
120 LET R=9
130 LET V=15
140 OUT C,R
150 OUT D,V
160 LET R=10
170 LET V=15
180 OUT C,R
190 OUT D,V
200 FOR E=0 TO 15
210 LET R=13
220 OUT C,R
230 OUT D,E
240 FOR I=1 TO 1000 : NEXT I
250 NEXT E
260 GOTO 200
```

### ‚è±Ô∏è Test 3: Envelope Period Sweep

```basic
10 REM ZONTEST3 - Envelope Period Sweep
20 LET C=255
30 LET D=191
40 LET R=7
50 LET V=63
60 OUT C,R
70 OUT D,V
80 LET R=8
90 LET V=15
100 OUT C,R
110 OUT D,V
120 LET R=13
130 LET V=9
140 OUT C,R
150 OUT D,V
160 FOR P=0 TO 255 STEP 16
170 LET R=11
180 OUT C,R
190 OUT D,P
200 LET R=12
210 OUT C,R
220 OUT D,0
230 FOR I=1 TO 1000 : NEXT I
240 NEXT P
250 GOTO 160
```

### üß™ Test 4: DIP-Selectable PSG Verification

```basic
10 REM ZONTEST4 - DIP Switch PSG Selection Test
20 LET D=191
30 LET R=8
40 LET V=15
50 LET C=255
60 OUT C,R
70 OUT D,V
80 FOR I=1 TO 500 : NEXT I
90 LET C=239
100 OUT C,R
110 OUT D,V
120 FOR I=1 TO 500 : NEXT I
130 LET C=223
140 OUT C,R
150 OUT D,V
160 FOR I=1 TO 500 : NEXT I
170 GOTO 50
```

---

## üìÖ Revision History

### üîß Rev 1.0 Testing Note ‚Äî Stereo Jack Adaptation
- **Socket Type:** 3-pin stereo jacks used in place of shunted 5-pin variants.
- **Pad Bridging:** Inner pads manually jumped to outer signal pads; ground positioned at center front.
- **Trade-off:** Left and Right channels will be reversed ‚Äî acceptable for initial validation.
- **Rationale:** Simplifies early testing without requiring shunt headers. Prioritizes proof-of-function over stereo fidelity

### üîÑ Rev 1.1 ‚Äî Audio Jack Correction
- **Issue:** Left and Right channels were misrouted via Shunts A and B.
- **Fix:** Channel A and B were reversed in the schematic to compensate for the physical swap.
- **Impact:** Stereo output now matches expected channel mapping. Updated KiCad files reflect this correction.


### üîÑ Rev 1.2 ‚Äì Stereo Output Mapping Adjustment

- **Issue**: Legacy ZON-X-81 software frequently routes noise to Channel B, but JonZON-X previously mixed Channel C to both outputs (a common pattern in other PSG devices, including the ZX Spectrum 128K). This caused noise effects to be isolated to the right channel or lost in stereo playback.
- **Fix**: Remapped stereo output:
  - Channel A ‚Üí Left
  - Channel B ‚Üí Mixed (Left + Right)
  - Channel C ‚Üí Right  
  This ensures Channel B (the legacy noise channel) is centered in stereo output.
- **Impact**: Improved compatibility with original ZON-X-81 programs and demos. Noise effects now play as intended across both channels, preserving the sonic balance of legacy software.

[![Legacy Noise Compliance Certified‚Ñ¢](https://img.shields.io/badge/Noise-Certified-blue)]()

---

## üìù Notes

This is my first KiCad project and GitHub repo. While I‚Äôve used other EDA tools and GitHub before, this is a learning curve and a preservation effort.
