Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 065b24f1651e4cfdbcb9bd0f289efcec --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot l2p_dma_bench_behav xil_defaultlib.l2p_dma_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/cygwin64/home/saute/yarr_sim/l2p_dma/l2p_dma_master.vhd:360]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gn4124_core_pkg
Compiling package xil_defaultlib.common_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_sync_stag...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_a...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_bhv_ver_p...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2_CONV_VER(...
Compiling module fifo_generator_v13_1_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_2.fifo_generator_v13_1_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture l2p_fifo_a of entity xil_defaultlib.l2p_fifo [l2p_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.l2p_dma_master [l2p_dma_master_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wbs [\bram_wbs(addr_width=12)\]
Compiling architecture behavioral of entity xil_defaultlib.l2p_dma_bench
Built simulation snapshot l2p_dma_bench_behav
