{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1593332826929 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arria_v_sfp_b_udp 5AGTFC7H3F35I3 " "Selected device 5AGTFC7H3F35I3 for design \"arria_v_sfp_b_udp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1593332827042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593332827085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593332827085 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "phy_reconfig:phy_reconfig_inst\|alt_xcvr_reconfig:phy_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_6n22:auto_generated\|ram_block1a3 " "Atom \"phy_reconfig:phy_reconfig_inst\|alt_xcvr_reconfig:phy_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_6n22:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1593332827235 "|arria_v_sfp_b_udp|phy_reconfig:phy_reconfig_inst|alt_xcvr_reconfig:phy_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_6n22:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1593332827235 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593332827825 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1593332828820 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593332829231 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1593332840073 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SFPB_TX_p SFPB_TX_p(n) " "differential I/O pin \"SFPB_TX_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SFPB_TX_p(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_TX_p } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFPB_TX_p" } { 0 "SFPB_TX_p(n)" } } } } { "rtl/arria_v_sfp_b_udp.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_TX_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1593332840101 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sys_156p25_p sys_156p25_p(n) " "differential I/O pin \"sys_156p25_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sys_156p25_p(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { sys_156p25_p } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_156p25_p" } { 0 "sys_156p25_p(n)" } } } } { "rtl/arria_v_sfp_b_udp.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { sys_156p25_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1593332840101 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SFPB_RX_p SFPB_RX_p(n) " "differential I/O pin \"SFPB_RX_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SFPB_RX_p(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_RX_p } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFPB_RX_p" } { 0 "SFPB_RX_p(n)" } } } } { "rtl/arria_v_sfp_b_udp.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_RX_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1593332840101 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1593332840101 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1593332840307 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y65_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y65_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1593332840672 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1593332840672 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1593332840981 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 periphery) " "Promoted 3 clocks (2 global, 1 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 1426 periphery CLKCTRL_X132_Y51_N3 " "phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 with 1426 fanout uses periphery clock CLKCTRL_X132_Y51_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 6 67 51 132 77 " "Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1593332841098 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593332841098 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G11 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593332841098 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|rx_usr_clk~CLKENA0 6080 global CLKCTRL_G0 " "phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|rx_usr_clk~CLKENA0 with 6080 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593332841098 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593332841098 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50mhz~inputCLKENA0 677 global CLKCTRL_G10 " "clk_50mhz~inputCLKENA0 with 677 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1593332841098 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1593332841098 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593332841099 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1593332848477 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1593332848477 ""}
{ "Info" "ISTA_SDC_FOUND" "rtl/arria_v_sfp_b_udp.sdc " "Reading SDC File: 'rtl/arria_v_sfp_b_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593332848589 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 4 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 4 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 4 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 4 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 8 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 8 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 16 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 16 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 32 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 32 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffpllouttop\} -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffpllouttop\} -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 16 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 16 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1593332848608 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1593332848608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1593332848609 ""}
{ "Info" "ISTA_SDC_FOUND" "rtl/phy/phy/alt_10gbaser_phy.sdc " "Reading SDC File: 'rtl/phy/phy/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593332848609 ""}
{ "Info" "ISTA_SDC_FOUND" "rtl/phy_reconfig/phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'rtl/phy_reconfig/phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593332848821 ""}
{ "Info" "ISTA_SDC_FOUND" "rtl/phy_reconfig/phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'rtl/phy_reconfig/phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1593332848836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA79 " "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA79" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: phy:phy_inst\|altera_xcvr_10gbaser:phy_inst\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1593332848937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1593332848937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1593332849049 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1593332849052 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50mhz " "  20.000    clk_50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "   1.551 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.176 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   6.176 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.775 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.775 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.775 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.775 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   1.551 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.103 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   3.103 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.206 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   6.206 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.193 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.200 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " "   3.200 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.400 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " "   6.400 phy_inst\|phy_inst\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.551 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sv_reconfig_pma_testbus_clk_0 " "  20.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.400 sys_156p25_p " "   6.400 sys_156p25_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1593332849053 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1593332849053 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593332849407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593332849463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593332849466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593332849483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593332849524 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593332849559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593332849559 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593332849576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593332851104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "338 Block RAM " "Packed 338 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1593332851123 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593332851123 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1593332851528 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593332851693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593332858036 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1593332860107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593332892059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593332926189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593332936519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593332936519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593332939675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X120_Y45 X132_Y55 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X120_Y45 to location X132_Y55" {  } { { "loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X120_Y45 to location X132_Y55"} { { 12 { 0 ""} 120 45 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1593332955368 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593332955368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1593333004744 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1593333004744 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593333004744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:59 " "Fitter routing operations ending: elapsed time is 00:00:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593333004762 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.80 " "Total time spent on timing analysis during the Fitter is 20.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1593333017159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593333017300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593333019581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593333019587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593333020628 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593333032288 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1593333032884 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFPB_MOD1_SCL a permanently disabled " "Pin SFPB_MOD1_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_MOD1_SCL } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFPB_MOD1_SCL" } } } } { "rtl/arria_v_sfp_b_udp.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1593333032924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SFPB_MOD2_SDA a permanently disabled " "Pin SFPB_MOD2_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { SFPB_MOD2_SDA } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFPB_MOD2_SDA" } } } } { "rtl/arria_v_sfp_b_udp.v" "" { Text "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/rtl/arria_v_sfp_b_udp.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1593333032924 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1593333032924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/output_files/arria_v_sfp_b_udp.fit.smsg " "Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_sfp_b_udp/output_files/arria_v_sfp_b_udp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593333033741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8180 " "Peak virtual memory: 8180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593333038334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 28 16:30:38 2020 " "Processing ended: Sun Jun 28 16:30:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593333038334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593333038334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:21 " "Total CPU time (on all processors): 00:09:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593333038334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593333038334 ""}
