// Seed: 2172263821
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wire id_7
    , id_10,
    input supply1 id_8
);
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6
    , id_14,
    output supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply1 id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_0,
      id_9,
      id_4,
      id_0,
      id_4,
      id_10
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = id_10;
endmodule
