NDSummary.OnToolTipsLoaded("File18:uvm_mem_walk_seq.svh",{235:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">This section defines sequences for applying a &quot;walking-ones&quot; algorithm on one or more memories.</div></div>",236:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype236\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_single_walk_seq</div></div></div><div class=\"TTSummary\">Runs the walking-ones algorithm on the memory given by the mem property, which must be assigned prior to starting this sequence.</div></div>",238:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype238\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem mem</div></div><div class=\"TTSummary\">The memory to test; must be assigned prior to starting sequence.</div></div>",240:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype240\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function</span> new(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">name</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHString\">&quot;uvm_mem_walk_seq&quot;</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Creates a new instance of the class with the given name.</div></div>",241:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype241\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_walk_seq</div></div></div><div class=\"TTSummary\">Verifies the all memories in a block by executing the uvm_mem_single_walk_seq sequence on every memory within it.</div></div>",243:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",244:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype244\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_mem_single_walk_seq mem_seq</div></div><div class=\"TTSummary\">The sequence used to test one memory</div></div>"});