Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 29 23:09:13 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopFission_top_timing_summary_routed.rpt -pb firConvolutionLoopFission_top_timing_summary_routed.pb -rpx firConvolutionLoopFission_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopFission_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.464        0.000                      0                  576        0.156        0.000                      0                  576        3.750        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.464        0.000                      0                  576        0.156        0.000                      0                  576        3.750        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 0.974ns (15.990%)  route 5.115ns (84.010%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.522     7.395    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X109Y66        LUT6 (Prop_lut6_I5_O)        0.124     7.519 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_4/O
                         net (fo=32, routed)          1.799     9.318    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/A1
    SLICE_X108Y60        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.146     9.464 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/O
                         net (fo=1, routed)           0.575    10.039    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[11]
    SLICE_X109Y61        LUT5 (Prop_lut5_I3_O)        0.124    10.163 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[11]_i_1/O
                         net (fo=2, routed)           1.025    11.188    firConvolutionLoopFission_IP/U0/p_0_in[11]
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.691    14.593    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/CLK
                         clock pessimism              0.457    15.049    
                         clock uncertainty           -0.035    15.014    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    14.652    firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.791ns (13.014%)  route 5.288ns (86.986%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          2.013     9.705    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_29_29/A0
    SLICE_X102Y65        RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.037     9.668 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_29_29/SP/O
                         net (fo=1, routed)           0.562    10.230    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[29]
    SLICE_X105Y65        LUT5 (Prop_lut5_I3_O)        0.124    10.354 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[29]_i_1/O
                         net (fo=2, routed)           0.824    11.178    firConvolutionLoopFission_IP/U0/p_0_in[29]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.952ns (15.788%)  route 5.078ns (84.212%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.336     9.027    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X108Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.151 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.554     9.705    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[31]
    SLICE_X107Y63        LUT5 (Prop_lut5_I3_O)        0.124     9.829 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.299    11.128    firConvolutionLoopFission_IP/U0/p_0_in[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.982ns (16.351%)  route 5.022ns (83.649%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.522     7.395    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X109Y66        LUT6 (Prop_lut6_I5_O)        0.124     7.519 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_4/O
                         net (fo=32, routed)          1.799     9.318    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/A1
    SLICE_X108Y60        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.154     9.472 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           0.498     9.970    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[10]
    SLICE_X109Y60        LUT5 (Prop_lut5_I3_O)        0.124    10.094 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[10]_i_1/O
                         net (fo=2, routed)           1.008    11.102    firConvolutionLoopFission_IP/U0/p_0_in[10]
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.691    14.593    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/CLK
                         clock pessimism              0.457    15.049    
                         clock uncertainty           -0.035    15.014    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.652    firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.781ns (13.064%)  route 5.198ns (86.936%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          2.013     9.705    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_2_2/A0
    SLICE_X102Y65        RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.047     9.658 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.652    10.310    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[2]
    SLICE_X106Y65        LUT5 (Prop_lut5_I3_O)        0.124    10.434 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[2]_i_1/O
                         net (fo=2, routed)           0.644    11.078    firConvolutionLoopFission_IP/U0/p_0_in[2]
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.691    14.593    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/CLK
                         clock pessimism              0.457    15.049    
                         clock uncertainty           -0.035    15.014    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    14.652    firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.933ns (15.608%)  route 5.045ns (84.392%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.803     9.494    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_1_1/A0
    SLICE_X108Y61        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.599 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.566    10.165    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[1]
    SLICE_X106Y61        LUT5 (Prop_lut5_I3_O)        0.124    10.289 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[1]_i_1/O
                         net (fo=2, routed)           0.787    11.077    firConvolutionLoopFission_IP/U0/p_0_in[1]
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.691    14.593    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/CLK
                         clock pessimism              0.457    15.049    
                         clock uncertainty           -0.035    15.014    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    14.652    firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.933ns (15.702%)  route 5.009ns (84.298%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.654     9.345    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_27_27/A0
    SLICE_X108Y62        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.450 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_27_27/SP/O
                         net (fo=1, routed)           0.501     9.951    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[27]
    SLICE_X109Y62        LUT5 (Prop_lut5_I3_O)        0.124    10.075 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[27]_i_1/O
                         net (fo=2, routed)           0.966    11.041    firConvolutionLoopFission_IP/U0/p_0_in[27]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.952ns (16.080%)  route 4.968ns (83.920%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.336     9.027    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X108Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.151 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.554     9.705    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[31]
    SLICE_X107Y63        LUT5 (Prop_lut5_I3_O)        0.124     9.829 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.189    11.019    firConvolutionLoopFission_IP/U0/p_0_in[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.952ns (16.131%)  route 4.950ns (83.869%))
  Logic Levels:           4  (LUT5=3 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.694     7.567    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X108Y66        LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.336     9.027    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X108Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.151 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.554     9.705    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[31]
    SLICE_X107Y63        LUT5 (Prop_lut5_I3_O)        0.124     9.829 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.171    11.000    firConvolutionLoopFission_IP/U0/p_0_in[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.121ns (18.998%)  route 4.779ns (81.002%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.855     5.099    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     5.555 r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/Q
                         net (fo=10, routed)          1.195     6.749    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/i_2_reg_210_reg[0][2]
    SLICE_X108Y66        LUT5 (Prop_lut5_I3_O)        0.124     6.873 f  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=4, routed)           0.522     7.395    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_NS_fsm1
    SLICE_X109Y66        LUT6 (Prop_lut6_I5_O)        0.124     7.519 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0_i_4/O
                         net (fo=32, routed)          1.491     9.010    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_25_25/A1
    SLICE_X108Y62        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.293     9.303 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_25_25/SP/O
                         net (fo=1, routed)           0.582     9.885    firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/p_1_out[25]
    SLICE_X110Y62        LUT5 (Prop_lut5_I3_O)        0.124    10.009 r  firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/q0[25]_i_1/O
                         net (fo=2, routed)           0.989    10.998    firConvolutionLoopFission_IP/U0/p_0_in[25]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.688    14.590    firConvolutionLoopFission_IP/U0/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
                         clock pessimism              0.457    15.046    
                         clock uncertainty           -0.035    15.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    14.649    firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  3.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.631     1.498    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X110Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[2]/Q
                         net (fo=1, routed)           0.118     1.757    firConvolutionLoopFission_IP/U0/i_2_reg_210[2]
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.898     2.013    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]/C
                         clock pessimism             -0.483     1.531    
    SLICE_X109Y66        FDRE (Hold_fdre_C_D)         0.070     1.601    firConvolutionLoopFission_IP/U0/i_reg_107_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.629     1.496    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y67        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDSE (Prop_fdse_C_Q)         0.141     1.637 r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/Q
                         net (fo=12, routed)          0.123     1.759    firConvolutionLoopFission_IP/U0/i_1_reg_132_reg_n_4_[1]
    SLICE_X108Y67        LUT3 (Prop_lut3_I0_O)        0.048     1.807 r  firConvolutionLoopFission_IP/U0/i_3_reg_233[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    firConvolutionLoopFission_IP/U0/i_3_reg_233[2]_i_1_n_4
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.897     2.012    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[2]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.131     1.640    firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.629     1.496    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y67        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDSE (Prop_fdse_C_Q)         0.141     1.637 f  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/Q
                         net (fo=12, routed)          0.127     1.763    firConvolutionLoopFission_IP/U0/i_1_reg_132_reg_n_4_[1]
    SLICE_X108Y67        LUT4 (Prop_lut4_I1_O)        0.048     1.811 r  firConvolutionLoopFission_IP/U0/i_3_reg_233[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    firConvolutionLoopFission_IP/U0/i_3_reg_233[4]_i_1_n_4
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.897     2.012    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.131     1.640    firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.629     1.496    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y67        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDSE (Prop_fdse_C_Q)         0.141     1.637 r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/Q
                         net (fo=12, routed)          0.123     1.759    firConvolutionLoopFission_IP/U0/i_1_reg_132_reg_n_4_[1]
    SLICE_X108Y67        LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  firConvolutionLoopFission_IP/U0/i_3_reg_233[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    firConvolutionLoopFission_IP/U0/i_3_reg_233[1]_i_1_n_4
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.897     2.012    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[1]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.120     1.629    firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.629     1.496    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDRE (Prop_fdre_C_Q)         0.148     1.644 r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[4]/Q
                         net (fo=1, routed)           0.059     1.703    firConvolutionLoopFission_IP/U0/i_3_reg_233[4]
    SLICE_X109Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.897     2.012    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[4]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.018     1.527    firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.629     1.496    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y67        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDSE (Prop_fdse_C_Q)         0.141     1.637 r  firConvolutionLoopFission_IP/U0/i_1_reg_132_reg[1]/Q
                         net (fo=12, routed)          0.127     1.763    firConvolutionLoopFission_IP/U0/i_1_reg_132_reg_n_4_[1]
    SLICE_X108Y67        LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  firConvolutionLoopFission_IP/U0/i_3_reg_233[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    firConvolutionLoopFission_IP/U0/i_3_reg_233[3]_i_1_n_4
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.897     2.012    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y67        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[3]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.121     1.630    firConvolutionLoopFission_IP/U0/i_3_reg_233_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.628     1.495    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y68        FDSE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDSE (Prop_fdse_C_Q)         0.148     1.643 r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.073     1.716    firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg_n_4_[0]
    SLICE_X108Y68        LUT3 (Prop_lut3_I1_O)        0.098     1.814 r  firConvolutionLoopFission_IP/U0/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    firConvolutionLoopFission_IP/U0/ap_NS_fsm[1]
    SLICE_X108Y68        FDRE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.896     2.011    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y68        FDRE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.517     1.495    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.120     1.615    firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_reg_107_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.631     1.498    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X110Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.128     1.626 r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[3]/Q
                         net (fo=1, routed)           0.125     1.750    firConvolutionLoopFission_IP/U0/i_2_reg_210[3]
    SLICE_X109Y66        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.898     2.013    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[3]/C
                         clock pessimism             -0.483     1.531    
    SLICE_X109Y66        FDSE (Hold_fdse_C_D)         0.019     1.550    firConvolutionLoopFission_IP/U0/i_reg_107_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/i_reg_107_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.631     1.498    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X110Y66        FDRE                                         r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.128     1.626 r  firConvolutionLoopFission_IP/U0/i_2_reg_210_reg[1]/Q
                         net (fo=1, routed)           0.119     1.745    firConvolutionLoopFission_IP/U0/i_2_reg_210[1]
    SLICE_X109Y66        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.898     2.013    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X109Y66        FDSE                                         r  firConvolutionLoopFission_IP/U0/i_reg_107_reg[1]/C
                         clock pessimism             -0.483     1.531    
    SLICE_X109Y66        FDSE (Hold_fdse_C_D)         0.012     1.543    firConvolutionLoopFission_IP/U0/i_reg_107_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.472%)  route 0.133ns (48.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.628     1.495    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X107Y68        FDRE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[5]/Q
                         net (fo=19, routed)          0.133     1.769    firConvolutionLoopFission_IP/U0/ap_CS_fsm_state6
    SLICE_X108Y68        FDRE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.896     2.011    firConvolutionLoopFission_IP/U0/ap_clk
    SLICE_X108Y68        FDRE                                         r  firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[6]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.053     1.562    firConvolutionLoopFission_IP/U0/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27     firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y26     firConvolutionLoopFission_IP/U0/tmp_6_fu_192_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X111Y65   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X106Y66   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X106Y66   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X109Y68   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X109Y68   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y67   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X106Y66   firConvolutionLoopFission_IP/U0/tmp_6_reg_248_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_28_28/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_29_29/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_30_30/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y60   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y65   firConvolutionLoopFission_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK



