#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f80697b880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f80697bba0 .scope module, "tb_ws_layer" "tb_ws_layer" 3 4;
 .timescale -9 -12;
P_000001f8069223b0 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_000001f8069223e8 .param/l "LATENCY" 0 3 11, +C4<00000000000000000000000000000001101>;
P_000001f806922420 .param/l "PSUM_WIDTH" 0 3 9, +C4<00000000000000000000000000010011>;
P_000001f806922458 .param/l "SA_COL" 0 3 7, +C4<00000000000000000000000000000011>;
P_000001f806922490 .param/l "SA_ROW" 0 3 6, +C4<00000000000000000000000000000011>;
P_000001f8069224c8 .param/l "VECTOR_LENGTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_000001f80697ebc0 .functor BUFZ 57, L_000001f806d24d10, C4<000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000>;
v000001f806d23910_0 .net *"_ivl_5", 56 0, L_000001f80697ebc0;  1 drivers
v000001f806d253f0_0 .net "biased_od", 7 0, v000001f806d23690_0;  1 drivers
v000001f806d25350_0 .net "biased_ov", 0 0, v000001f806d23af0_0;  1 drivers
v000001f806d24270_0 .var "clk", 0 0;
v000001f806d23c30_0 .var "nrst", 0 0;
v000001f806d25030_0 .net "psum_o", 56 0, L_000001f806d24d10;  1 drivers
v000001f806d23b90_0 .net "psum_o0", 18 0, L_000001f806d24130;  1 drivers
v000001f806d24090_0 .net "psum_o1", 18 0, L_000001f806d246d0;  1 drivers
v000001f806d24590_0 .net "psum_o2", 18 0, L_000001f806d24ef0;  1 drivers
v000001f806d250d0_0 .net "reLU_od", 7 0, v000001f806d23eb0_0;  1 drivers
v000001f806d23cd0_0 .net "reLU_ov", 0 0, v000001f806d24bd0_0;  1 drivers
v000001f806d23d70_0 .var "row_A_i", 23 0;
v000001f806d25490_0 .var "sa_iv", 0 0;
v000001f806d23f50_0 .net "sa_ov", 0 0, L_000001f806d7de40;  1 drivers
L_000001f806d24ef0 .part L_000001f80697ebc0, 38, 19;
L_000001f806d246d0 .part L_000001f80697ebc0, 19, 19;
L_000001f806d24130 .part L_000001f80697ebc0, 0, 19;
S_000001f806922510 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 86, 3 86 0, S_000001f80697bba0;
 .timescale -9 -12;
v000001f806955640_0 .var/2s "i", 31 0;
S_000001f8069226a0 .scope module, "u_SA_WS_conv" "SA_WS_conv" 3 37, 4 6 0, S_000001f80697bba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "sa_iv";
    .port_info 3 /INPUT 24 "row_A_i";
    .port_info 4 /OUTPUT 1 "sa_ov";
    .port_info 5 /OUTPUT 57 "psum_o";
P_000001f80692cb70 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000001000>;
P_000001f80692cba8 .param/l "LATENCY" 1 4 23, +C4<00000000000000000000000000000001101>;
P_000001f80692cbe0 .param/l "LATE_WIDTH" 1 4 24, +C4<00000000000000000000000000000100>;
P_000001f80692cc18 .param/l "PSUM_WIDTH" 0 4 10, +C4<00000000000000000000000000010011>;
P_000001f80692cc50 .param/l "SA_COL" 0 4 8, +C4<00000000000000000000000000000011>;
P_000001f80692cc88 .param/l "SA_ROW" 0 4 7, +C4<00000000000000000000000000000011>;
P_000001f80692ccc0 .param/l "VECTOR_LENGTH" 0 4 11, +C4<00000000000000000000000000001000>;
L_000001f80697e840 .functor AND 1, L_000001f806d7ea20, L_000001f806d7dda0, C4<1>, C4<1>;
L_000001f806d259a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f806d20e10_0 .net *"_ivl_101", 27 0, L_000001f806d259a8;  1 drivers
L_000001f806d259f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f806d202d0_0 .net/2u *"_ivl_102", 31 0, L_000001f806d259f0;  1 drivers
v000001f806d204b0_0 .net *"_ivl_104", 0 0, L_000001f806d7dda0;  1 drivers
v000001f806d200f0_0 .net *"_ivl_107", 0 0, L_000001f80697e840;  1 drivers
L_000001f806d25a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f806d20550_0 .net/2u *"_ivl_108", 0 0, L_000001f806d25a38;  1 drivers
L_000001f806d25a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1fa10_0 .net/2u *"_ivl_110", 0 0, L_000001f806d25a80;  1 drivers
v000001f806d20eb0_0 .net *"_ivl_30", 18 0, L_000001f806d24b30;  1 drivers
v000001f806d1f790_0 .net *"_ivl_37", 18 0, L_000001f806d7e2a0;  1 drivers
v000001f806d1f830_0 .net *"_ivl_44", 18 0, L_000001f806d7eb60;  1 drivers
v000001f806d211d0_0 .net *"_ivl_51", 18 0, L_000001f806d7d760;  1 drivers
v000001f806d20690_0 .net *"_ivl_58", 18 0, L_000001f806d7e520;  1 drivers
v000001f806d20730_0 .net *"_ivl_65", 18 0, L_000001f806d7ed40;  1 drivers
v000001f806d20410_0 .net *"_ivl_72", 18 0, L_000001f806d7e660;  1 drivers
v000001f806d20ff0_0 .net *"_ivl_79", 18 0, L_000001f806d7ee80;  1 drivers
v000001f806d21270_0 .net *"_ivl_87", 18 0, L_000001f806d7e700;  1 drivers
v000001f806d1fab0_0 .net *"_ivl_90", 31 0, L_000001f806d7da80;  1 drivers
L_000001f806d25918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f806d20190_0 .net *"_ivl_93", 27 0, L_000001f806d25918;  1 drivers
L_000001f806d25960 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001f806d1f8d0_0 .net/2u *"_ivl_94", 31 0, L_000001f806d25960;  1 drivers
v000001f806d207d0_0 .net *"_ivl_96", 0 0, L_000001f806d7ea20;  1 drivers
v000001f806d20050_0 .net *"_ivl_98", 31 0, L_000001f806d7db20;  1 drivers
v000001f806d1fb50_0 .net "clk", 0 0, v000001f806d24270_0;  1 drivers
v000001f806d1f650_0 .net "ifmap_w", 95 0, L_000001f806d7ede0;  1 drivers
v000001f806d20230_0 .net "nrst", 0 0, v000001f806d23c30_0;  1 drivers
v000001f806d20cd0_0 .net "psum_o", 56 0, L_000001f806d24d10;  alias, 1 drivers
v000001f806d1fbf0_0 .net "psum_w", 227 0, L_000001f806d7e980;  1 drivers
v000001f806d209b0_0 .net "row_A_i", 23 0, v000001f806d23d70_0;  1 drivers
v000001f806d1fc90_0 .var "sa_cnt", 3 0;
v000001f806d1fd30_0 .net "sa_iv", 0 0, v000001f806d25490_0;  1 drivers
v000001f806d1f3d0_0 .net "sa_ov", 0 0, L_000001f806d7de40;  alias, 1 drivers
L_000001f806d25ac8 .functor BUFT 1, C4<001000000010000000100000001000000010000000100000001000000010000000100000>, C4<0>, C4<0>, C4<0>;
v000001f806d20370_0 .net "weight_w", 71 0, L_000001f806d25ac8;  1 drivers
L_000001f806d241d0 .part v000001f806d23d70_0, 0, 8;
L_000001f806d24310 .part v000001f806d23d70_0, 8, 8;
L_000001f806d24450 .part v000001f806d23d70_0, 16, 8;
L_000001f806d24630 .part L_000001f806d7e980, 171, 19;
L_000001f806d248b0 .part L_000001f806d7e980, 190, 19;
L_000001f806d24d10 .concat8 [ 19 19 19 0], L_000001f806d24630, L_000001f806d248b0, L_000001f806d24f90;
L_000001f806d24f90 .part L_000001f806d7e980, 209, 19;
L_000001f806d24950 .part L_000001f806d7ede0, 0, 8;
L_000001f806d249f0 .part L_000001f806d7e980, 0, 19;
L_000001f806d24db0 .part L_000001f806d25ac8, 0, 8;
L_000001f806d24e50 .part L_000001f806d7ede0, 8, 8;
L_000001f806d7d620 .part L_000001f806d7e980, 19, 19;
L_000001f806d7ef20 .part L_000001f806d25ac8, 8, 8;
L_000001f806d7d800 .part L_000001f806d7ede0, 16, 8;
L_000001f806d7efc0 .part L_000001f806d7e980, 38, 19;
L_000001f806d7e3e0 .part L_000001f806d25ac8, 16, 8;
L_000001f806d7eac0 .part L_000001f806d7ede0, 32, 8;
L_000001f806d7e160 .part L_000001f806d7e980, 57, 19;
L_000001f806d7ec00 .part L_000001f806d25ac8, 24, 8;
L_000001f806d7eca0 .part L_000001f806d7ede0, 40, 8;
L_000001f806d7d6c0 .part L_000001f806d7e980, 76, 19;
L_000001f806d7f100 .part L_000001f806d25ac8, 32, 8;
L_000001f806d7f1a0 .part L_000001f806d7ede0, 48, 8;
L_000001f806d7f240 .part L_000001f806d7e980, 95, 19;
L_000001f806d7d8a0 .part L_000001f806d25ac8, 40, 8;
L_000001f806d7dc60 .part L_000001f806d7ede0, 64, 8;
L_000001f806d7f380 .part L_000001f806d7e980, 114, 19;
L_000001f806d7e340 .part L_000001f806d25ac8, 48, 8;
L_000001f806d7f420 .part L_000001f806d7ede0, 72, 8;
L_000001f806d7df80 .part L_000001f806d7e980, 133, 19;
L_000001f806d7dd00 .part L_000001f806d25ac8, 56, 8;
L_000001f806d7f4c0 .part L_000001f806d7ede0, 80, 8;
L_000001f806d7d940 .part L_000001f806d7e980, 152, 19;
L_000001f806d7d9e0 .part L_000001f806d25ac8, 64, 8;
LS_000001f806d7ede0_0_0 .concat8 [ 8 8 8 8], L_000001f806d241d0, v000001f806955500_0, v000001f806955b40_0, v000001f8069651e0_0;
LS_000001f806d7ede0_0_4 .concat8 [ 8 8 8 8], L_000001f806d24310, v000001f806965280_0, v000001f80694fab0_0, v000001f806d1b940_0;
LS_000001f806d7ede0_0_8 .concat8 [ 8 8 8 8], L_000001f806d24450, v000001f806d1b8a0_0, v000001f806d1b080_0, v000001f806d1c160_0;
L_000001f806d7ede0 .concat8 [ 32 32 32 0], LS_000001f806d7ede0_0_0, LS_000001f806d7ede0_0_4, LS_000001f806d7ede0_0_8;
L_000001f806d255b8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f806d25600 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f806d25648 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
LS_000001f806d7e980_0_0 .concat8 [ 19 19 19 19], L_000001f806d255b8, L_000001f806d25600, L_000001f806d25648, L_000001f806d24b30;
LS_000001f806d7e980_0_4 .concat8 [ 19 19 19 19], L_000001f806d7e2a0, L_000001f806d7eb60, L_000001f806d7d760, L_000001f806d7e520;
LS_000001f806d7e980_0_8 .concat8 [ 19 19 19 19], L_000001f806d7ed40, L_000001f806d7e660, L_000001f806d7ee80, L_000001f806d7e700;
L_000001f806d7e980 .concat8 [ 76 76 76 0], LS_000001f806d7e980_0_0, LS_000001f806d7e980_0_4, LS_000001f806d7e980_0_8;
L_000001f806d7da80 .concat [ 4 28 0 0], v000001f806d1fc90_0, L_000001f806d25918;
L_000001f806d7ea20 .cmp/ge 32, L_000001f806d7da80, L_000001f806d25960;
L_000001f806d7db20 .concat [ 4 28 0 0], v000001f806d1fc90_0, L_000001f806d259a8;
L_000001f806d7dda0 .cmp/ge 32, L_000001f806d259f0, L_000001f806d7db20;
L_000001f806d7de40 .functor MUXZ 1, L_000001f806d25a80, L_000001f806d25a38, L_000001f80697e840, C4<>;
S_000001f80692cd00 .scope generate, "R[0]" "R[0]" 4 58, 4 58 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806973740 .param/l "r" 0 4 58, +C4<00>;
S_000001f80692ebc0 .scope generate, "C[0]" "C[0]" 4 59, 4 59 0, S_000001f80692cd00;
 .timescale -9 -12;
P_000001f806973c40 .param/l "c" 0 4 59, +C4<00>;
v000001f8069565e0_0 .net *"_ivl_1", 18 0, L_000001f806d249f0;  1 drivers
L_000001f806d25690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f8069551e0_0 .net *"_ivl_5", 0 0, L_000001f806d25690;  1 drivers
L_000001f806d24a90 .concat [ 19 1 0 0], L_000001f806d249f0, L_000001f806d25690;
L_000001f806d24b30 .part v000001f8069555a0_0, 0, 19;
S_000001f80692ed50 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f80692ebc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f80692eee0 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f80692ef18 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f80692ef50 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f80692ef88 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f8069553c0_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806956400_0 .net/s "ifmap_i", 7 0, L_000001f806d24950;  1 drivers
v000001f8069556e0_0 .net/s "ifmap_o", 7 0, v000001f806955500_0;  1 drivers
v000001f806955500_0 .var/s "ifmap_r", 7 0;
v000001f806955280_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806956cc0_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806954f60_0 .net/s "psum_i", 19 0, L_000001f806d24a90;  1 drivers
v000001f806955820_0 .net/s "psum_o", 19 0, v000001f8069555a0_0;  1 drivers
v000001f8069555a0_0 .var/s "psum_r", 19 0;
v000001f8069550a0_0 .net/s "weight_i", 7 0, L_000001f806d24db0;  1 drivers
E_000001f806974b00/0 .event negedge, v000001f806955280_0;
E_000001f806974b00/1 .event posedge, v000001f8069553c0_0;
E_000001f806974b00 .event/or E_000001f806974b00/0, E_000001f806974b00/1;
S_000001f806924100 .scope generate, "C[1]" "C[1]" 4 59, 4 59 0, S_000001f80692cd00;
 .timescale -9 -12;
P_000001f806974f00 .param/l "c" 0 4 59, +C4<01>;
v000001f8069564a0_0 .net *"_ivl_1", 18 0, L_000001f806d7d620;  1 drivers
L_000001f806d256d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806956540_0 .net *"_ivl_5", 0 0, L_000001f806d256d8;  1 drivers
L_000001f806d7dee0 .concat [ 19 1 0 0], L_000001f806d7d620, L_000001f806d256d8;
L_000001f806d7e2a0 .part v000001f8069569a0_0, 0, 19;
S_000001f806924290 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806924100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f806924420 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f806924458 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f806924490 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f8069244c8 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806955320_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806955960_0 .net/s "ifmap_i", 7 0, L_000001f806d24e50;  1 drivers
v000001f806956040_0 .net/s "ifmap_o", 7 0, v000001f806955b40_0;  1 drivers
v000001f806955b40_0 .var/s "ifmap_r", 7 0;
v000001f806955be0_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806955d20_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806955dc0_0 .net/s "psum_i", 19 0, L_000001f806d7dee0;  1 drivers
v000001f806956180_0 .net/s "psum_o", 19 0, v000001f8069569a0_0;  1 drivers
v000001f8069569a0_0 .var/s "psum_r", 19 0;
v000001f8069562c0_0 .net/s "weight_i", 7 0, L_000001f806d7ef20;  1 drivers
S_000001f806915080 .scope generate, "C[2]" "C[2]" 4 59, 4 59 0, S_000001f80692cd00;
 .timescale -9 -12;
P_000001f806974e40 .param/l "c" 0 4 59, +C4<010>;
v000001f806963de0_0 .net *"_ivl_1", 18 0, L_000001f806d7efc0;  1 drivers
L_000001f806d25720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806964a60_0 .net *"_ivl_5", 0 0, L_000001f806d25720;  1 drivers
L_000001f806d7e200 .concat [ 19 1 0 0], L_000001f806d7efc0, L_000001f806d25720;
L_000001f806d7eb60 .part v000001f806964e20_0, 0, 19;
S_000001f806915210 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806915080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f8069153a0 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f8069153d8 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f806915410 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f806915448 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806956860_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806956900_0 .net/s "ifmap_i", 7 0, L_000001f806d7d800;  1 drivers
v000001f806964d80_0 .net/s "ifmap_o", 7 0, v000001f8069651e0_0;  1 drivers
v000001f8069651e0_0 .var/s "ifmap_r", 7 0;
v000001f806965aa0_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806964240_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f8069649c0_0 .net/s "psum_i", 19 0, L_000001f806d7e200;  1 drivers
v000001f8069641a0_0 .net/s "psum_o", 19 0, v000001f806964e20_0;  1 drivers
v000001f806964e20_0 .var/s "psum_r", 19 0;
v000001f8069644c0_0 .net/s "weight_i", 7 0, L_000001f806d7e3e0;  1 drivers
S_000001f80690fb50 .scope generate, "R[1]" "R[1]" 4 58, 4 58 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f8069747c0 .param/l "r" 0 4 58, +C4<01>;
S_000001f80690fce0 .scope generate, "C[0]" "C[0]" 4 59, 4 59 0, S_000001f80690fb50;
 .timescale -9 -12;
P_000001f806974900 .param/l "c" 0 4 59, +C4<00>;
v000001f806950190_0 .net *"_ivl_1", 18 0, L_000001f806d7e160;  1 drivers
L_000001f806d25768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f80694ff10_0 .net *"_ivl_5", 0 0, L_000001f806d25768;  1 drivers
L_000001f806d7f060 .concat [ 19 1 0 0], L_000001f806d7e160, L_000001f806d25768;
L_000001f806d7d760 .part v000001f806965820_0, 0, 19;
S_000001f8067e6070 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f80690fce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f80690fe70 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f80690fea8 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f80690fee0 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f80690ff18 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806965500_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806963ca0_0 .net/s "ifmap_i", 7 0, L_000001f806d7eac0;  1 drivers
v000001f806963e80_0 .net/s "ifmap_o", 7 0, v000001f806965280_0;  1 drivers
v000001f806965280_0 .var/s "ifmap_r", 7 0;
v000001f806964060_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f8069655a0_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806964600_0 .net/s "psum_i", 19 0, L_000001f806d7f060;  1 drivers
v000001f806965780_0 .net/s "psum_o", 19 0, v000001f806965820_0;  1 drivers
v000001f806965820_0 .var/s "psum_r", 19 0;
v000001f8069646a0_0 .net/s "weight_i", 7 0, L_000001f806d7ec00;  1 drivers
S_000001f8067e6200 .scope generate, "C[1]" "C[1]" 4 59, 4 59 0, S_000001f80690fb50;
 .timescale -9 -12;
P_000001f806975400 .param/l "c" 0 4 59, +C4<01>;
v000001f806d1c2a0_0 .net *"_ivl_1", 18 0, L_000001f806d7d6c0;  1 drivers
L_000001f806d257b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1cf20_0 .net *"_ivl_5", 0 0, L_000001f806d257b0;  1 drivers
L_000001f806d7e480 .concat [ 19 1 0 0], L_000001f806d7d6c0, L_000001f806d257b0;
L_000001f806d7e520 .part v000001f80694fe70_0, 0, 19;
S_000001f806d1ae80 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f8067e6200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f80692ce90 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f80692cec8 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f80692cf00 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f80692cf38 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f80694f830_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f80694fa10_0 .net/s "ifmap_i", 7 0, L_000001f806d7eca0;  1 drivers
v000001f80694f970_0 .net/s "ifmap_o", 7 0, v000001f80694fab0_0;  1 drivers
v000001f80694fab0_0 .var/s "ifmap_r", 7 0;
v000001f80694fc90_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f80694fb50_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f80694ffb0_0 .net/s "psum_i", 19 0, L_000001f806d7e480;  1 drivers
v000001f806950370_0 .net/s "psum_o", 19 0, v000001f80694fe70_0;  1 drivers
v000001f80694fe70_0 .var/s "psum_r", 19 0;
v000001f806d1b260_0 .net/s "weight_i", 7 0, L_000001f806d7f100;  1 drivers
S_000001f806d1a390 .scope generate, "C[2]" "C[2]" 4 59, 4 59 0, S_000001f80690fb50;
 .timescale -9 -12;
P_000001f806975440 .param/l "c" 0 4 59, +C4<010>;
v000001f806d1bc60_0 .net *"_ivl_1", 18 0, L_000001f806d7f240;  1 drivers
L_000001f806d257f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1bf80_0 .net *"_ivl_5", 0 0, L_000001f806d257f8;  1 drivers
L_000001f806d7f2e0 .concat [ 19 1 0 0], L_000001f806d7f240, L_000001f806d257f8;
L_000001f806d7ed40 .part v000001f806d1b3a0_0, 0, 19;
S_000001f806d1a840 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806d1a390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f8067e6390 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f8067e63c8 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f8067e6400 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f8067e6438 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806d1be40_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d1bda0_0 .net/s "ifmap_i", 7 0, L_000001f806d7f1a0;  1 drivers
v000001f806d1c700_0 .net/s "ifmap_o", 7 0, v000001f806d1b940_0;  1 drivers
v000001f806d1b940_0 .var/s "ifmap_r", 7 0;
v000001f806d1cd40_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d1b760_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806d1c0c0_0 .net/s "psum_i", 19 0, L_000001f806d7f2e0;  1 drivers
v000001f806d1b4e0_0 .net/s "psum_o", 19 0, v000001f806d1b3a0_0;  1 drivers
v000001f806d1b3a0_0 .var/s "psum_r", 19 0;
v000001f806d1c340_0 .net/s "weight_i", 7 0, L_000001f806d7d8a0;  1 drivers
S_000001f806d1acf0 .scope generate, "R[2]" "R[2]" 4 58, 4 58 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806974c00 .param/l "r" 0 4 58, +C4<010>;
S_000001f806d1a070 .scope generate, "C[0]" "C[0]" 4 59, 4 59 0, S_000001f806d1acf0;
 .timescale -9 -12;
P_000001f806974a00 .param/l "c" 0 4 59, +C4<00>;
v000001f806d1c980_0 .net *"_ivl_1", 18 0, L_000001f806d7f380;  1 drivers
L_000001f806d25840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1ba80_0 .net *"_ivl_5", 0 0, L_000001f806d25840;  1 drivers
L_000001f806d7e5c0 .concat [ 19 1 0 0], L_000001f806d7f380, L_000001f806d25840;
L_000001f806d7e660 .part v000001f806d1cca0_0, 0, 19;
S_000001f806d1a520 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806d1a070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f8069bec20 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f8069bec58 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f8069bec90 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f8069becc8 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806d1ce80_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d1b580_0 .net/s "ifmap_i", 7 0, L_000001f806d7dc60;  1 drivers
v000001f806d1c3e0_0 .net/s "ifmap_o", 7 0, v000001f806d1b8a0_0;  1 drivers
v000001f806d1b8a0_0 .var/s "ifmap_r", 7 0;
v000001f806d1b6c0_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d1cde0_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806d1bd00_0 .net/s "psum_i", 19 0, L_000001f806d7e5c0;  1 drivers
v000001f806d1c8e0_0 .net/s "psum_o", 19 0, v000001f806d1cca0_0;  1 drivers
v000001f806d1cca0_0 .var/s "psum_r", 19 0;
v000001f806d1b800_0 .net/s "weight_i", 7 0, L_000001f806d7e340;  1 drivers
S_000001f806d1a200 .scope generate, "C[1]" "C[1]" 4 59, 4 59 0, S_000001f806d1acf0;
 .timescale -9 -12;
P_000001f806975200 .param/l "c" 0 4 59, +C4<01>;
v000001f806d1c520_0 .net *"_ivl_1", 18 0, L_000001f806d7df80;  1 drivers
L_000001f806d25888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1ca20_0 .net *"_ivl_5", 0 0, L_000001f806d25888;  1 drivers
L_000001f806d7e020 .concat [ 19 1 0 0], L_000001f806d7df80, L_000001f806d25888;
L_000001f806d7ee80 .part v000001f806d1c200_0, 0, 19;
S_000001f806d1a9d0 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806d1a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f8069bed10 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f8069bed48 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f8069bed80 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f8069bedb8 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806d1c480_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d1bee0_0 .net/s "ifmap_i", 7 0, L_000001f806d7f420;  1 drivers
v000001f806d1b620_0 .net/s "ifmap_o", 7 0, v000001f806d1b080_0;  1 drivers
v000001f806d1b080_0 .var/s "ifmap_r", 7 0;
v000001f806d1b9e0_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d1c5c0_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806d1c020_0 .net/s "psum_i", 19 0, L_000001f806d7e020;  1 drivers
v000001f806d1bb20_0 .net/s "psum_o", 19 0, v000001f806d1c200_0;  1 drivers
v000001f806d1c200_0 .var/s "psum_r", 19 0;
v000001f806d1bbc0_0 .net/s "weight_i", 7 0, L_000001f806d7dd00;  1 drivers
S_000001f806d1a6b0 .scope generate, "C[2]" "C[2]" 4 59, 4 59 0, S_000001f806d1acf0;
 .timescale -9 -12;
P_000001f806974800 .param/l "c" 0 4 59, +C4<010>;
v000001f806d1b440_0 .net *"_ivl_1", 18 0, L_000001f806d7d940;  1 drivers
L_000001f806d258d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f806d1f970_0 .net *"_ivl_5", 0 0, L_000001f806d258d0;  1 drivers
L_000001f806d7dbc0 .concat [ 19 1 0 0], L_000001f806d7d940, L_000001f806d258d0;
L_000001f806d7e700 .part v000001f806d1c840_0, 0, 19;
S_000001f806d1ab60 .scope module, "u_PE_weight_stationary" "PE_weight_stationary" 4 64, 5 4 0, S_000001f806d1a6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "ifmap_i";
    .port_info 3 /INPUT 20 "psum_i";
    .port_info 4 /INPUT 8 "weight_i";
    .port_info 5 /INPUT 1 "pe_en";
    .port_info 6 /OUTPUT 8 "ifmap_o";
    .port_info 7 /OUTPUT 20 "psum_o";
P_000001f8069bee00 .param/l "ACCUMULATION_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_000001f8069bee38 .param/l "IFMAP_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001f8069bee70 .param/l "PSUM_WIDTH" 0 5 8, +C4<0000000000000000000000000000010100>;
P_000001f8069beea8 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000001f806d1b120_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d1cac0_0 .net/s "ifmap_i", 7 0, L_000001f806d7f4c0;  1 drivers
v000001f806d1cb60_0 .net/s "ifmap_o", 7 0, v000001f806d1c160_0;  1 drivers
v000001f806d1c160_0 .var/s "ifmap_r", 7 0;
v000001f806d1b1c0_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d1b300_0 .net "pe_en", 0 0, v000001f806d25490_0;  alias, 1 drivers
v000001f806d1c660_0 .net/s "psum_i", 19 0, L_000001f806d7dbc0;  1 drivers
v000001f806d1c7a0_0 .net/s "psum_o", 19 0, v000001f806d1c840_0;  1 drivers
v000001f806d1c840_0 .var/s "psum_r", 19 0;
v000001f806d1cc00_0 .net/s "weight_i", 7 0, L_000001f806d7d9e0;  1 drivers
S_000001f806d22b50 .scope generate, "genblk1[0]" "genblk1[0]" 4 45, 4 45 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806974f40 .param/l "row" 0 4 45, +C4<00>;
v000001f806d20f50_0 .net *"_ivl_0", 7 0, L_000001f806d241d0;  1 drivers
S_000001f806d23000 .scope generate, "genblk1[1]" "genblk1[1]" 4 45, 4 45 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f8069746c0 .param/l "row" 0 4 45, +C4<01>;
v000001f806d20d70_0 .net *"_ivl_0", 7 0, L_000001f806d24310;  1 drivers
S_000001f806d22060 .scope generate, "genblk1[2]" "genblk1[2]" 4 45, 4 45 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806974500 .param/l "row" 0 4 45, +C4<010>;
v000001f806d1ffb0_0 .net *"_ivl_0", 7 0, L_000001f806d24450;  1 drivers
S_000001f806d22ce0 .scope generate, "genblk2[0]" "genblk2[0]" 4 49, 4 49 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806975480 .param/l "col" 0 4 49, +C4<00>;
v000001f806d20870_0 .net/2s *"_ivl_0", 18 0, L_000001f806d255b8;  1 drivers
v000001f806d1f470_0 .net *"_ivl_2", 18 0, L_000001f806d24630;  1 drivers
S_000001f806d22e70 .scope generate, "genblk2[1]" "genblk2[1]" 4 49, 4 49 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806974880 .param/l "col" 0 4 49, +C4<01>;
v000001f806d20910_0 .net/2s *"_ivl_0", 18 0, L_000001f806d25600;  1 drivers
v000001f806d1f5b0_0 .net *"_ivl_2", 18 0, L_000001f806d248b0;  1 drivers
S_000001f806d23190 .scope generate, "genblk2[2]" "genblk2[2]" 4 49, 4 49 0, S_000001f8069226a0;
 .timescale -9 -12;
P_000001f806975100 .param/l "col" 0 4 49, +C4<010>;
v000001f806d205f0_0 .net/2s *"_ivl_0", 18 0, L_000001f806d25648;  1 drivers
v000001f806d21090_0 .net *"_ivl_2", 18 0, L_000001f806d24f90;  1 drivers
S_000001f806d213e0 .scope module, "u_weight_kernel_conv0" "weight_kernel_conv0" 4 84, 6 5 0, S_000001f8069226a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 72 "weight_o";
P_000001f8069beef0 .param/l "KERNEL_HEIGHT" 0 6 7, +C4<00000000000000000000000000000011>;
P_000001f8069bef28 .param/l "KERNEL_WIDTH" 0 6 6, +C4<00000000000000000000000000000011>;
P_000001f8069bef60 .param/l "WEIGHT_WIDTH" 0 6 8, +C4<00000000000000000000000000001000>;
v000001f806d1f6f0_0 .net/s "weight_o", 71 0, L_000001f806d25ac8;  alias, 1 drivers
S_000001f806d21570 .scope module, "u_bias_adder" "bias_adder" 3 51, 7 3 0, S_000001f80697bba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "bias_adder_iv";
    .port_info 3 /INPUT 57 "psum_i";
    .port_info 4 /OUTPUT 1 "biased_ov";
    .port_info 5 /OUTPUT 8 "biased_od";
P_000001f806d234b0 .param/l "BIAS" 0 7 4, C4<00001010>;
P_000001f806d234e8 .param/l "DATA_WIDTH" 0 7 6, +C4<00000000000000000000000000001000>;
P_000001f806d23520 .param/l "PSUM_WIDTH" 0 7 5, +C4<00000000000000000000000000010011>;
P_000001f806d23558 .param/l "SA_COL" 0 7 7, +C4<00000000000000000000000000000011>;
v000001f806d25170_0 .net *"_ivl_2", 11 0, L_000001f806d808f0;  1 drivers
L_000001f806d25b10 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001f806d252b0_0 .net *"_ivl_4", 6 0, L_000001f806d25b10;  1 drivers
v000001f806d239b0_0 .net "bias_adder_iv", 0 0, L_000001f806d7de40;  alias, 1 drivers
v000001f806d23690_0 .var/s "biased_od", 7 0;
v000001f806d23af0_0 .var "biased_ov", 0 0;
v000001f806d244f0_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d24810_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d235f0_0 .net/s "psum_i", 56 0, L_000001f806d24d10;  alias, 1 drivers
v000001f806d243b0_0 .net "psum_sd", 18 0, L_000001f806d7e8e0;  1 drivers
v000001f806d23e10_0 .net "psum_sd_shifted", 18 0, L_000001f806d80d50;  1 drivers
v000001f806d23a50_0 .net "psum_sv", 0 0, L_000001f806d7e7a0;  1 drivers
L_000001f806d808f0 .part L_000001f806d7e8e0, 7, 12;
L_000001f806d80d50 .concat [ 12 7 0 0], L_000001f806d808f0, L_000001f806d25b10;
S_000001f806d21700 .scope module, "u_multiport_adder" "multiport_adder3" 7 26, 8 4 0, S_000001f806d21570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "port_iv";
    .port_info 3 /INPUT 57 "port_id";
    .port_info 4 /OUTPUT 1 "sum_ov";
    .port_info 5 /OUTPUT 19 "sum_od";
P_000001f8069751c0 .param/l "WIDTH" 0 8 5, +C4<00000000000000000000000000010011>;
L_000001f80697e920 .functor BUFZ 38, v000001f806d24c70_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
v000001f806d20a50_0 .net *"_ivl_4", 37 0, L_000001f80697e920;  1 drivers
v000001f806d1fdd0_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d1fe70_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d20af0_0 .net/s "port_id", 56 0, L_000001f806d24d10;  alias, 1 drivers
v000001f806d1ff10_0 .var/s "port_id_pipe", 18 0;
v000001f806d20b90_0 .net "port_iv", 0 0, L_000001f806d7de40;  alias, 1 drivers
v000001f806d20c30_0 .var/s "port_iv_pipe", 1 0;
v000001f806d21130_0 .net/s "sum_od", 18 0, L_000001f806d7e8e0;  alias, 1 drivers
v000001f806d1f510_0 .net "sum_ov", 0 0, L_000001f806d7e7a0;  alias, 1 drivers
v000001f806d24c70_0 .var/s "sum_r", 37 0;
v000001f806d23730_0 .net/s "sum_r0", 18 0, L_000001f806d7e840;  1 drivers
v000001f806d23ff0_0 .net/s "sum_r1", 18 0, L_000001f806d7e0c0;  1 drivers
L_000001f806d7e0c0 .part L_000001f80697e920, 19, 19;
L_000001f806d7e840 .part L_000001f80697e920, 0, 19;
L_000001f806d7e7a0 .part v000001f806d20c30_0, 1, 1;
L_000001f806d7e8e0 .part v000001f806d24c70_0, 19, 19;
S_000001f806d21890 .scope module, "u_reLU" "reLU" 3 62, 9 3 0, S_000001f80697bba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "reLU_iv";
    .port_info 3 /INPUT 8 "neuron_i";
    .port_info 4 /OUTPUT 1 "reLU_ov";
    .port_info 5 /OUTPUT 8 "reLU_od";
P_000001f806973680 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
v000001f806d24770_0 .net "clk", 0 0, v000001f806d24270_0;  alias, 1 drivers
v000001f806d25210_0 .net/s "neuron_i", 7 0, v000001f806d23690_0;  alias, 1 drivers
v000001f806d23870_0 .net "nrst", 0 0, v000001f806d23c30_0;  alias, 1 drivers
v000001f806d237d0_0 .net "reLU_iv", 0 0, v000001f806d23af0_0;  alias, 1 drivers
v000001f806d23eb0_0 .var/s "reLU_od", 7 0;
v000001f806d24bd0_0 .var "reLU_ov", 0 0;
    .scope S_000001f80692ed50;
T_0 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806955280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f8069555a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f806956cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001f806954f60_0;
    %load/vec4 v000001f806956400_0;
    %pad/s 20;
    %load/vec4 v000001f8069550a0_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f8069555a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f8069555a0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f80692ed50;
T_1 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806955280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806955500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f806956cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f806956400_0;
    %assign/vec4 v000001f806955500_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806955500_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f806924290;
T_2 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806955be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f8069569a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f806955d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001f806955dc0_0;
    %load/vec4 v000001f806955960_0;
    %pad/s 20;
    %load/vec4 v000001f8069562c0_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f8069569a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f8069569a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f806924290;
T_3 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806955be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806955b40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f806955d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f806955960_0;
    %assign/vec4 v000001f806955b40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806955b40_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f806915210;
T_4 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806965aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806964e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f806964240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f8069649c0_0;
    %load/vec4 v000001f806956900_0;
    %pad/s 20;
    %load/vec4 v000001f8069644c0_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806964e20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806964e20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f806915210;
T_5 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806965aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f8069651e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f806964240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f806956900_0;
    %assign/vec4 v000001f8069651e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f8069651e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f8067e6070;
T_6 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806964060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806965820_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f8069655a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f806964600_0;
    %load/vec4 v000001f806963ca0_0;
    %pad/s 20;
    %load/vec4 v000001f8069646a0_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806965820_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806965820_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f8067e6070;
T_7 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806964060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806965280_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f8069655a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f806963ca0_0;
    %assign/vec4 v000001f806965280_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806965280_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f806d1ae80;
T_8 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f80694fc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f80694fe70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f80694fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f80694ffb0_0;
    %load/vec4 v000001f80694fa10_0;
    %pad/s 20;
    %load/vec4 v000001f806d1b260_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f80694fe70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f80694fe70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f806d1ae80;
T_9 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f80694fc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f80694fab0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f80694fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001f80694fa10_0;
    %assign/vec4 v000001f80694fab0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f80694fab0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f806d1a840;
T_10 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1cd40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1b3a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f806d1b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f806d1c0c0_0;
    %load/vec4 v000001f806d1bda0_0;
    %pad/s 20;
    %load/vec4 v000001f806d1c340_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806d1b3a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1b3a0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f806d1a840;
T_11 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1cd40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f806d1b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f806d1bda0_0;
    %assign/vec4 v000001f806d1b940_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b940_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f806d1a520;
T_12 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1cca0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f806d1cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001f806d1bd00_0;
    %load/vec4 v000001f806d1b580_0;
    %pad/s 20;
    %load/vec4 v000001f806d1b800_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806d1cca0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1cca0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f806d1a520;
T_13 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b8a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001f806d1cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001f806d1b580_0;
    %assign/vec4 v000001f806d1b8a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b8a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f806d1a9d0;
T_14 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b9e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1c200_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f806d1c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001f806d1c020_0;
    %load/vec4 v000001f806d1bee0_0;
    %pad/s 20;
    %load/vec4 v000001f806d1bbc0_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806d1c200_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1c200_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f806d1a9d0;
T_15 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b9e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b080_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f806d1c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001f806d1bee0_0;
    %assign/vec4 v000001f806d1b080_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1b080_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f806d1ab60;
T_16 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1c840_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001f806d1b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001f806d1c660_0;
    %load/vec4 v000001f806d1cac0_0;
    %pad/s 20;
    %load/vec4 v000001f806d1cc00_0;
    %pad/s 20;
    %mul;
    %add;
    %assign/vec4 v000001f806d1c840_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001f806d1c840_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f806d1ab60;
T_17 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1c160_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001f806d1b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001f806d1cac0_0;
    %assign/vec4 v000001f806d1c160_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d1c160_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f8069226a0;
T_18 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d20230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f806d1fc90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001f806d1fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001f806d1fc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f806d1fc90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f806d1fc90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001f806d21700;
T_19 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1fe70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000001f806d1ff10_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001f806d20af0_0;
    %parti/s 19, 38, 7;
    %assign/vec4 v000001f806d1ff10_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f806d21700;
T_20 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1fe70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f806d20c30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f806d20b90_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f806d20c30_0, 4, 5;
    %load/vec4 v000001f806d20c30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f806d20c30_0, 4, 5;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f806d21700;
T_21 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d1fe70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v000001f806d24c70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001f806d20b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.2, 8;
    %load/vec4 v000001f806d20af0_0;
    %parti/s 19, 0, 2;
    %load/vec4 v000001f806d20af0_0;
    %parti/s 19, 19, 6;
    %add;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %pushi/vec4 0, 0, 19;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f806d24c70_0, 4, 5;
    %load/vec4 v000001f806d20c30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %load/vec4 v000001f806d24c70_0;
    %parti/s 19, 0, 2;
    %load/vec4 v000001f806d1ff10_0;
    %add;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %pushi/vec4 0, 0, 19;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f806d24c70_0, 4, 5;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f806d21570;
T_22 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d24810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f806d23af0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d23690_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001f806d23a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f806d23af0_0, 0;
    %load/vec4 v000001f806d243b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 10, 0, 19;
    %pad/u 8;
    %assign/vec4 v000001f806d23690_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f806d23af0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d23690_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f806d21890;
T_23 ;
    %wait E_000001f806974b00;
    %load/vec4 v000001f806d23870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f806d24bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d23eb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001f806d237d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f806d24bd0_0, 0;
    %load/vec4 v000001f806d25210_0;
    %cmpi/u 0, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_23.4, 8;
    %load/vec4 v000001f806d25210_0;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %assign/vec4 v000001f806d23eb0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f806d24bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f806d23eb0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001f80697bba0;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v000001f806d24270_0;
    %inv;
    %store/vec4 v000001f806d24270_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_000001f80697bba0;
T_25 ;
    %vpi_call/w 3 77 "$display", "Starting Sim" {0 0 0};
    %vpi_call/w 3 78 "$dumpfile", "sim/vcd/layer_weight_stationary.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f80697bba0 {0 0 0};
    %vpi_call/w 3 80 "$display", "Testing assorted values" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f806d24270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f806d23c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f806d25490_0, 0, 1;
    %fork t_1, S_000001f806922510;
    %jmp t_0;
    .scope S_000001f806922510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f806955640_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001f806955640_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001f806955640_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v000001f806d23d70_0, 4, 8;
    %load/vec4 v000001f806955640_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001f806955640_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_000001f80697bba0;
t_0 %join;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f806d23c30_0, 0, 1;
    %delay 20000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f806d25490_0, 0, 1;
    %pushi/vec4 3, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 515, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66051, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 66048, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 65536, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f806d25490_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001f806d23d70_0, 0, 24;
    %delay 100000, 0;
    %vpi_call/w 3 109 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_ws_conv_bias_reLU.sv";
    ".\src\weight_stationary\SA_weight_stationary.sv";
    ".\src\weight_stationary\PE_weight_stationary.sv";
    ".\src\weight_stationary\weight_kernel_conv0.sv";
    ".\src\weight_stationary\bias_adder.sv";
    ".\src\weight_stationary\multiport_adder.sv";
    ".\src\weight_stationary\reLU.sv";
