Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun  5 08:11:28 2024
| Host         : DESKTOP-D756Q0H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  262         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (262)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (486)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (262)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLOCK100 (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: C2/b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (486)
--------------------------------------------------
 There are 486 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  500          inf        0.000                      0                  500           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           500 Endpoints
Min Delay           500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/R_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.181ns  (logic 8.773ns (39.551%)  route 13.408ns (60.449%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           1.045    17.435    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.559 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           4.622    22.181    C1/R[3]_i_1_n_0
    SLICE_X89Y141        FDRE                                         r  C1/R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/B_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.009ns  (logic 8.773ns (39.860%)  route 13.236ns (60.140%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.769    17.159    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.283 r  C1/B[3]_i_1/O
                         net (fo=4, routed)           4.726    22.009    C1/B[3]_i_1_n_0
    SLICE_X89Y141        FDRE                                         r  C1/B_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/G_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.006ns  (logic 8.773ns (39.866%)  route 13.233ns (60.134%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.766    17.156    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.280 r  C1/G[3]_i_1/O
                         net (fo=4, routed)           4.727    22.006    C1/G[3]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  C1/G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.865ns  (logic 8.773ns (40.123%)  route 13.092ns (59.877%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.766    17.156    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.280 r  C1/G[3]_i_1/O
                         net (fo=4, routed)           4.586    21.865    C1/G[3]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  C1/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/B_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.820ns  (logic 8.773ns (40.206%)  route 13.047ns (59.794%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.769    17.159    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.283 r  C1/B[3]_i_1/O
                         net (fo=4, routed)           4.537    21.820    C1/B[3]_i_1_n_0
    SLICE_X89Y141        FDRE                                         r  C1/B_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.817ns  (logic 8.773ns (40.211%)  route 13.044ns (59.789%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.766    17.156    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.280 r  C1/G[3]_i_1/O
                         net (fo=4, routed)           4.537    21.817    C1/G[3]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  C1/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.799ns  (logic 8.773ns (40.244%)  route 13.026ns (59.756%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           1.045    17.435    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.559 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           4.240    21.799    C1/R[3]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  C1/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.709ns  (logic 8.773ns (40.412%)  route 12.936ns (59.588%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           1.045    17.435    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.559 r  C1/R[3]_i_1/O
                         net (fo=4, routed)           4.150    21.709    C1/R[3]_i_1_n_0
    SLICE_X89Y133        FDRE                                         r  C1/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.676ns  (logic 8.773ns (40.473%)  route 12.903ns (59.527%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.766    17.156    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.280 r  C1/G[3]_i_1/O
                         net (fo=4, routed)           4.396    21.676    C1/G[3]_i_1_n_0
    SLICE_X89Y143        FDRE                                         r  C1/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/B_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.631ns  (logic 8.773ns (40.558%)  route 12.858ns (59.442%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE                         0.000     0.000 r  C1/HPOS_reg[7]/C
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/HPOS_reg[7]/Q
                         net (fo=27, routed)          2.129     2.585    C1/HPOS_reg[7]
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  C1/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     2.709    C1/i__carry__0_i_1__8_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.110 r  C1/DRAW_CIRC_out2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.110    C1/DRAW_CIRC_out2_inferred__0/i__carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.338 f  C1/DRAW_CIRC_out2_inferred__0/i__carry__1/CO[2]
                         net (fo=13, routed)          0.809     4.148    C1/DRAW_CIRC_out2_inferred__0/i__carry__1_n_1
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.313     4.461 r  C1/DRAW_CIRC_out1_i_1/O
                         net (fo=28, routed)          0.990     5.451    C1/DRAW_CIRC_out1_i_1_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036     9.487 r  C1/DRAW_CIRC_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.489    C1/DRAW_CIRC_out1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.007 f  C1/DRAW_CIRC_out0/P[1]
                         net (fo=1, routed)           0.872    11.879    C1/DRAW_CIRC_out0_n_104
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.003 r  C1/DRAW_CIRC_out_carry_i_1/O
                         net (fo=2, routed)           0.341    12.344    C1/DRAW_CIRC_out_carry_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.939 r  C1/DRAW_DOUGH1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.939    C1/DRAW_DOUGH1_carry_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  C1/DRAW_DOUGH1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    C1/DRAW_DOUGH1_carry__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.213 f  C1/DRAW_DOUGH1_carry__1/CO[1]
                         net (fo=1, routed)           0.457    13.670    C1/DRAW_DOUGH1_carry__1_n_2
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.332    14.002 r  C1/R[3]_i_20/O
                         net (fo=1, routed)           1.140    15.142    C1/R[3]_i_20_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.266 r  C1/R[3]_i_10/O
                         net (fo=1, routed)           0.999    16.266    C1/R[3]_i_10_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.390 r  C1/R[3]_i_3/O
                         net (fo=3, routed)           0.769    17.159    C1/R[3]_i_3_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I2_O)        0.124    17.283 r  C1/B[3]_i_1/O
                         net (fo=4, routed)           4.348    21.631    C1/B[3]_i_1_n_0
    SLICE_X89Y141        FDRE                                         r  C1/B_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D3/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D3/btn_sync_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  D3/btn_sync_0_reg/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  D3/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.119     0.247    D3/btn_sync_0
    SLICE_X7Y81          FDRE                                         r  D3/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D3/btn_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  D3/btn_sync_1_reg/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D3/btn_sync_1_reg/Q
                         net (fo=2, routed)           0.154     0.295    D3/btn_sync_1
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  D3/btn_state_i_1__1/O
                         net (fo=1, routed)           0.000     0.340    D3/btn_state_i_1__1_n_0
    SLICE_X7Y81          FDRE                                         r  D3/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/b_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  C2/b_reg/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/b_reg/Q
                         net (fo=2, routed)           0.168     0.309    C2/clk25
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  C2/b_i_1/O
                         net (fo=1, routed)           0.000     0.354    C2/b_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  C2/b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/btn_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  D1/btn_sync_1_reg/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  D1/btn_sync_1_reg/Q
                         net (fo=2, routed)           0.152     0.316    D1/btn_sync_1
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  D1/btn_state_i_1/O
                         net (fo=1, routed)           0.000     0.361    D1/btn_state_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  D1/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/HPOS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/HPOS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.159%)  route 0.182ns (49.841%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  C1/HPOS_reg[6]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/HPOS_reg[6]/Q
                         net (fo=28, routed)          0.182     0.323    C1/HPOS_reg[6]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.042     0.365 r  C1/HPOS[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    C1/p_0_in[6]
    SLICE_X7Y90          FDRE                                         r  C1/HPOS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/VPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/VPOS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  C1/VPOS_reg[7]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/VPOS_reg[7]/Q
                         net (fo=34, routed)          0.179     0.320    C1/VPOS_reg[7]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  C1/VPOS[7]_i_1/O
                         net (fo=1, routed)           0.000     0.365    C1/VPOS[7]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  C1/VPOS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/btn_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2/btn_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  D2/btn_state_reg/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D2/btn_state_reg/Q
                         net (fo=3, routed)           0.179     0.320    D2/debounced_DOWN
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  D2/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    D2/btn_state_i_1__0_n_0
    SLICE_X3Y84          FDRE                                         r  D2/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  D2/counter_reg[27]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D2/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    D2/counter_reg[27]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  D2/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.367    D2/counter_reg[24]_i_1__0_n_4
    SLICE_X1Y89          FDRE                                         r  D2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/VPOS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/VPOS_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  C1/VPOS_reg[7]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/VPOS_reg[7]/Q
                         net (fo=34, routed)          0.181     0.322    C1/VPOS_reg[7]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  C1/VPOS[9]_i_1/O
                         net (fo=1, routed)           0.000     0.367    C1/VPOS[9]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  C1/VPOS_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  D2/counter_reg[15]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D2/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     0.260    D2/counter_reg[15]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  D2/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    D2/counter_reg[12]_i_1__0_n_4
    SLICE_X1Y86          FDRE                                         r  D2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





