{"sha": "a12e9a5f69691674a10bf15f3d75df5e472b7181", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTEyZTlhNWY2OTY5MTY3NGExMGJmMTVmM2Q3NWRmNWU0NzJiNzE4MQ==", "commit": {"author": {"name": "DJ Delorie", "email": "dj@redhat.com", "date": "2009-07-01T20:07:41Z"}, "committer": {"name": "DJ Delorie", "email": "dj@gcc.gnu.org", "date": "2009-07-01T20:07:41Z"}, "message": "mep-ivc2.cpu (cmov, [...]): Add intrinsic names to VLIW variants.\n\n* config/mep/mep-ivc2.cpu (cmov, cmovc, cmovh): Add intrinsic names to VLIW variants.\n(ivc2rm, ivc2crn): Make data type consistent with non-VLIW variants.\n* config/mep/intrinsics.md: Regenerate.\n* config/mep/intrinsics.h: Regenerate.\n* config/mep/mep-intrin.h: Regenerate.\n\nFrom-SVN: r149151", "tree": {"sha": "872cc37fcb82252dadeaa2d680074e87d8e4e466", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/872cc37fcb82252dadeaa2d680074e87d8e4e466"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a12e9a5f69691674a10bf15f3d75df5e472b7181", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a12e9a5f69691674a10bf15f3d75df5e472b7181", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a12e9a5f69691674a10bf15f3d75df5e472b7181", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a12e9a5f69691674a10bf15f3d75df5e472b7181/comments", "author": null, "committer": null, "parents": [{"sha": "2a5bd62a7f71759e66631b7c89ea445ad8108df1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2a5bd62a7f71759e66631b7c89ea445ad8108df1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2a5bd62a7f71759e66631b7c89ea445ad8108df1"}], "stats": {"total": 1244, "additions": 620, "deletions": 624}, "files": [{"sha": "cdcc26990420f4e8f3b635485f086b0894f6f2d5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a12e9a5f69691674a10bf15f3d75df5e472b7181", "patch": "@@ -1,3 +1,11 @@\n+2009-07-01  DJ Delorie  <dj@redhat.com>\n+\n+\t* config/mep/mep-ivc2.cpu (cmov, cmovc, cmovh): Add intrinsic names to VLIW variants.\n+\t(ivc2rm, ivc2crn): Make data type consistent with non-VLIW variants.\n+\t* config/mep/intrinsics.md: Regenerate.\n+\t* config/mep/intrinsics.h: Regenerate.\n+\t* config/mep/mep-intrin.h: Regenerate.\n+\n 2009-07-01  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR debug/40462"}, {"sha": "ea4c8712cd4ec5c08d22e84a07a0c72e1ec772ed", "filename": "gcc/config/mep/intrinsics.h", "status": "modified", "additions": 0, "deletions": 6, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fintrinsics.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fintrinsics.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fintrinsics.h?ref=a12e9a5f69691674a10bf15f3d75df5e472b7181", "patch": "@@ -409,12 +409,6 @@ cp_data_bus_int mep_cdadd3 (cp_data_bus_int, cp_data_bus_int);\n cp_v2si mep_cpadd3_w (cp_v2si, cp_v2si);\n cp_v4hi mep_cpadd3_h (cp_v4hi, cp_v4hi);\n cp_v8qi mep_cpadd3_b (cp_v8qi, cp_v8qi);\n-void mep_cmovh_rn_crm_p0 (long, long);  // volatile\n-void mep_cmovh_crn_rm_p0 (long, long);  // volatile\n-void mep_cmovc_rn_ccrm_p0 (long, long); // volatile\n-void mep_cmovc_ccrn_rm_p0 (long, long); // volatile\n-void mep_cmov_rn_crm_p0 (long, long);   // volatile\n-void mep_cmov_crn_rm_p0 (long, long);   // volatile\n void mep_bsrv (void *);\n void mep_jsrv (long);\n void mep_synccp ();                     // volatile"}, {"sha": "756f555cc06d23788b97b7c517d26162e500be6d", "filename": "gcc/config/mep/intrinsics.md", "status": "modified", "additions": 313, "deletions": 313, "changes": 626, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fintrinsics.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fintrinsics.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fintrinsics.md?ref=a12e9a5f69691674a10bf15f3d75df5e472b7181", "patch": "@@ -24781,7 +24781,7 @@\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n         (unspec:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 4184))]\n+        ] 4172))]\n   \"CGEN_ENABLE_INSN_P (648)\"\n   \"cpmov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -24796,7 +24796,7 @@\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n         (unspec:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 4184))]\n+        ] 4172))]\n   \"CGEN_ENABLE_INSN_P (649)\"\n   \"cpmov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25224,7 +25224,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 4168))]\n+        ] 4156))]\n   \"CGEN_ENABLE_INSN_P (676)\"\n   \"cmovh\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25237,9 +25237,9 @@\n \n (define_insn \"cgen_intrinsic_cmovh_rn_crm_p0\"\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n-        (unspec_volatile:SI [\n+        (unspec:SI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 3556))]\n+        ] 4156))]\n   \"CGEN_ENABLE_INSN_P (677)\"\n   \"cmovh\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25255,7 +25255,7 @@\n         (unspec:DI [\n           (match_operand:DI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 4170))]\n+        ] 4158))]\n   \"CGEN_ENABLE_INSN_P (678)\"\n   \"cmovh\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25268,10 +25268,10 @@\n \n (define_insn \"cgen_intrinsic_cmovh_crn_rm_p0\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec_volatile:DI [\n+        (unspec:DI [\n           (match_operand:DI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3558))]\n+        ] 4158))]\n   \"CGEN_ENABLE_INSN_P (679)\"\n   \"cmovh\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25286,7 +25286,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"y\")\n-        ] 4172))]\n+        ] 4160))]\n   \"CGEN_ENABLE_INSN_P (680)\"\n   \"cmovc\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25301,7 +25301,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"y\")\n-        ] 3560))]\n+        ] 4160))]\n   \"CGEN_ENABLE_INSN_P (681)\"\n   \"cmovc\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25316,7 +25316,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=y\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 4174))]\n+        ] 4162))]\n   \"CGEN_ENABLE_INSN_P (682)\"\n   \"cmovc\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25331,7 +25331,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=y\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3562))]\n+        ] 4162))]\n   \"CGEN_ENABLE_INSN_P (683)\"\n   \"cmovc\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25346,7 +25346,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 4176))]\n+        ] 4164))]\n   \"CGEN_ENABLE_INSN_P (684)\"\n   \"cmov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25359,9 +25359,9 @@\n \n (define_insn \"cgen_intrinsic_cmov_rn_crm_p0\"\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n-        (unspec_volatile:SI [\n+        (unspec:SI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n-        ] 3564))]\n+        ] 4164))]\n   \"CGEN_ENABLE_INSN_P (685)\"\n   \"cmov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25377,7 +25377,7 @@\n         (unspec:DI [\n           (match_operand:DI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 4178))]\n+        ] 4166))]\n   \"CGEN_ENABLE_INSN_P (686)\"\n   \"cmov\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25390,9 +25390,9 @@\n \n (define_insn \"cgen_intrinsic_cmov_crn_rm_p0\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec_volatile:DI [\n+        (unspec:DI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3566))]\n+        ] 4166))]\n   \"CGEN_ENABLE_INSN_P (687)\"\n   \"cmov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25409,7 +25409,7 @@\n                             (match_operand:SI 0 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3568)\n+                          ] 3556)\n                           (const_int 0))\n                       (match_dup 0)\n                       (pc)))\n@@ -25418,13 +25418,13 @@\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3570))\n+        ] 3558))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3571))]\n+        ] 3559))]\n   \"CGEN_ENABLE_INSN_P (688)\"\n   \"bsrv\\\\t%l0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25441,19 +25441,19 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3572))\n+        ] 3560))\n    (set (reg:SI 17)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3574))\n+        ] 3562))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3575))]\n+        ] 3563))]\n   \"CGEN_ENABLE_INSN_P (689)\"\n   \"jsrv\\\\t%0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25467,7 +25467,7 @@\n (define_insn \"cgen_intrinsic_synccp\"\n   [(unspec_volatile [\n      (const_int 0)\n-   ] 3576)]\n+   ] 3564)]\n   \"CGEN_ENABLE_INSN_P (690)\"\n   \"synccp\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25486,7 +25486,7 @@\n                             (reg:SI 32)\n                             (reg:SI 42)\n                             (reg:SI 81)\n-                          ] 3578)\n+                          ] 3566)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -25508,7 +25508,7 @@\n                             (reg:SI 32)\n                             (reg:SI 42)\n                             (reg:SI 81)\n-                          ] 3580)\n+                          ] 3568)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -25530,7 +25530,7 @@\n                             (reg:SI 32)\n                             (reg:SI 42)\n                             (reg:SI 81)\n-                          ] 3582)\n+                          ] 3570)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -25552,7 +25552,7 @@\n                             (reg:SI 32)\n                             (reg:SI 42)\n                             (reg:SI 81)\n-                          ] 3584)\n+                          ] 3572)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -25573,14 +25573,14 @@\n           (match_operand:DI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3586))\n+        ] 3574))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3588))]\n+        ] 3576))]\n   \"CGEN_ENABLE_INSN_P (695)\"\n   \"lmcpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25599,7 +25599,7 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3590))]\n+        ] 3578))]\n   \"CGEN_ENABLE_INSN_P (696)\"\n   \"smcpm1\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25618,15 +25618,15 @@\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3592))\n+        ] 3580))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3594))]\n+        ] 3582))]\n   \"CGEN_ENABLE_INSN_P (697)\"\n   \"lwcpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25645,15 +25645,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3596))\n+        ] 3584))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3598))]\n+        ] 3586))]\n   \"CGEN_ENABLE_INSN_P (698)\"\n   \"swcpm1\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25672,15 +25672,15 @@\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3600))\n+        ] 3588))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3602))]\n+        ] 3590))]\n   \"CGEN_ENABLE_INSN_P (699)\"\n   \"lhcpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25699,15 +25699,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3604))\n+        ] 3592))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3606))]\n+        ] 3594))]\n   \"CGEN_ENABLE_INSN_P (700)\"\n   \"shcpm1\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25726,15 +25726,15 @@\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3608))\n+        ] 3596))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 3610))]\n+        ] 3598))]\n   \"CGEN_ENABLE_INSN_P (701)\"\n   \"lbcpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25753,15 +25753,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3612))\n+        ] 3600))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n-        ] 3614))]\n+        ] 3602))]\n   \"CGEN_ENABLE_INSN_P (702)\"\n   \"sbcpm1\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25779,14 +25779,14 @@\n           (match_operand:DI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3616))\n+        ] 3604))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3618))]\n+        ] 3606))]\n   \"CGEN_ENABLE_INSN_P (703)\"\n   \"lmcpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25805,7 +25805,7 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3620))]\n+        ] 3608))]\n   \"CGEN_ENABLE_INSN_P (704)\"\n   \"smcpm0\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25824,15 +25824,15 @@\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3622))\n+        ] 3610))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3624))]\n+        ] 3612))]\n   \"CGEN_ENABLE_INSN_P (705)\"\n   \"lwcpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25851,15 +25851,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3626))\n+        ] 3614))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3628))]\n+        ] 3616))]\n   \"CGEN_ENABLE_INSN_P (706)\"\n   \"swcpm0\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25878,15 +25878,15 @@\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3630))\n+        ] 3618))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3632))]\n+        ] 3620))]\n   \"CGEN_ENABLE_INSN_P (707)\"\n   \"lhcpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25905,15 +25905,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3634))\n+        ] 3622))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3636))]\n+        ] 3624))]\n   \"CGEN_ENABLE_INSN_P (708)\"\n   \"shcpm0\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25932,15 +25932,15 @@\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3638))\n+        ] 3626))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 3640))]\n+        ] 3628))]\n   \"CGEN_ENABLE_INSN_P (709)\"\n   \"lbcpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25959,15 +25959,15 @@\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3642))\n+        ] 3630))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n-        ] 3644))]\n+        ] 3632))]\n   \"CGEN_ENABLE_INSN_P (710)\"\n   \"sbcpm0\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -25983,12 +25983,12 @@\n         (unspec:DI [\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:DI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n-        ] 3646))\n+        ] 3634))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n-        ] 3648))]\n+        ] 3636))]\n   \"CGEN_ENABLE_INSN_P (711)\"\n   \"lmcpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26005,7 +26005,7 @@\n           (match_operand:DI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n-        ] 3650))]\n+        ] 3638))]\n   \"CGEN_ENABLE_INSN_P (712)\"\n   \"smcpa\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26022,13 +26022,13 @@\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3652))\n+        ] 3640))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (mem:SI (scratch:SI))\n-        ] 3654))]\n+        ] 3642))]\n   \"CGEN_ENABLE_INSN_P (713)\"\n   \"lwcpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26045,13 +26045,13 @@\n           (match_operand:SI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n-        ] 3656))\n+        ] 3644))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n-        ] 3658))]\n+        ] 3646))]\n   \"CGEN_ENABLE_INSN_P (714)\"\n   \"swcpa\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26068,13 +26068,13 @@\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3660))\n+        ] 3648))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (mem:SI (scratch:SI))\n-        ] 3662))]\n+        ] 3650))]\n   \"CGEN_ENABLE_INSN_P (715)\"\n   \"lhcpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26091,13 +26091,13 @@\n           (match_operand:SI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n-        ] 3664))\n+        ] 3652))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n-        ] 3666))]\n+        ] 3654))]\n   \"CGEN_ENABLE_INSN_P (716)\"\n   \"shcpa\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26114,13 +26114,13 @@\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3668))\n+        ] 3656))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (mem:SI (scratch:SI))\n-        ] 3670))]\n+        ] 3658))]\n   \"CGEN_ENABLE_INSN_P (717)\"\n   \"lbcpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26137,13 +26137,13 @@\n           (match_operand:SI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n-        ] 3672))\n+        ] 3660))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (match_dup 3)\n-        ] 3674))]\n+        ] 3662))]\n   \"CGEN_ENABLE_INSN_P (718)\"\n   \"sbcpa\\\\t%1,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26159,7 +26159,7 @@\n         (unspec:DI [\n           (match_operand:DI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3676))]\n+        ] 3664))]\n   \"CGEN_ENABLE_INSN_P (719)\"\n   \"lmcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26175,7 +26175,7 @@\n      (match_operand:DI 0 \"general_operand\" \"em\")\n      (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n      (match_operand:SI 2 \"general_operand\" \"r\")\n-   ] 3678)]\n+   ] 3666)]\n   \"CGEN_ENABLE_INSN_P (720)\"\n   \"smcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26192,7 +26192,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3680))]\n+        ] 3668))]\n   \"CGEN_ENABLE_INSN_P (721)\"\n   \"lwcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26209,7 +26209,7 @@\n           (match_operand:SI 0 \"general_operand\" \"em\")\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3682))]\n+        ] 3670))]\n   \"CGEN_ENABLE_INSN_P (722)\"\n   \"swcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26224,11 +26224,11 @@\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=em\")\n         (unspec:DI [\n           (match_operand:SI 2 \"general_operand\" \"1\")\n-        ] 3684))\n+        ] 3672))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n-        ] 3686))]\n+        ] 3674))]\n   \"CGEN_ENABLE_INSN_P (723)\"\n   \"lmcpi\\\\t%0,(%2+)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26244,7 +26244,7 @@\n         (unspec:SI [\n           (match_operand:DI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n-        ] 3688))]\n+        ] 3676))]\n   \"CGEN_ENABLE_INSN_P (724)\"\n   \"smcpi\\\\t%1,(%2+)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26260,12 +26260,12 @@\n         (unspec:SI [\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (mem:SI (scratch:SI))\n-        ] 3690))\n+        ] 3678))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (mem:SI (scratch:SI))\n-        ] 3692))]\n+        ] 3680))]\n   \"CGEN_ENABLE_INSN_P (725)\"\n   \"lwcpi\\\\t%0,(%2+)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26281,12 +26281,12 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"em\")\n           (match_operand:SI 2 \"general_operand\" \"0\")\n-        ] 3694))\n+        ] 3682))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3696))]\n+        ] 3684))]\n   \"CGEN_ENABLE_INSN_P (726)\"\n   \"swcpi\\\\t%1,(%2+)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26301,7 +26301,7 @@\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=em\")\n         (unspec:DI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3698))]\n+        ] 3686))]\n   \"CGEN_ENABLE_INSN_P (727)\"\n   \"lmcp\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26316,7 +26316,7 @@\n   [(unspec_volatile [\n      (match_operand:DI 0 \"general_operand\" \"em\")\n      (match_operand:SI 1 \"general_operand\" \"r\")\n-   ] 3700)]\n+   ] 3688)]\n   \"CGEN_ENABLE_INSN_P (728)\"\n   \"smcp\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26332,7 +26332,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3702))]\n+        ] 3690))]\n   \"CGEN_ENABLE_INSN_P (729)\"\n   \"lwcp\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26348,7 +26348,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"em\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3704))]\n+        ] 3692))]\n   \"CGEN_ENABLE_INSN_P (730)\"\n   \"swcp\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26364,7 +26364,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3706))]\n+        ] 3694))]\n   \"CGEN_ENABLE_INSN_P (731)\"\n   \"ssubu\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26380,7 +26380,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3708))]\n+        ] 3696))]\n   \"CGEN_ENABLE_INSN_P (732)\"\n   \"saddu\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26396,7 +26396,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3710))]\n+        ] 3698))]\n   \"CGEN_ENABLE_INSN_P (733)\"\n   \"ssub\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26412,7 +26412,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3712))]\n+        ] 3700))]\n   \"CGEN_ENABLE_INSN_P (734)\"\n   \"sadd\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26428,7 +26428,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3714))]\n+        ] 3702))]\n   \"CGEN_ENABLE_INSN_P (735)\"\n   \"clipu\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26444,7 +26444,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3716))]\n+        ] 3704))]\n   \"CGEN_ENABLE_INSN_P (736)\"\n   \"clip\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26460,7 +26460,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3718))]\n+        ] 3706))]\n   \"CGEN_ENABLE_INSN_P (737)\"\n   \"maxu\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26476,7 +26476,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3720))]\n+        ] 3708))]\n   \"CGEN_ENABLE_INSN_P (738)\"\n   \"minu\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26492,7 +26492,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3722))]\n+        ] 3710))]\n   \"CGEN_ENABLE_INSN_P (739)\"\n   \"max\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26508,7 +26508,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3724))]\n+        ] 3712))]\n   \"CGEN_ENABLE_INSN_P (740)\"\n   \"min\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26524,7 +26524,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3726))]\n+        ] 3714))]\n   \"CGEN_ENABLE_INSN_P (741)\"\n   \"ave\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26540,7 +26540,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3728))]\n+        ] 3716))]\n   \"CGEN_ENABLE_INSN_P (742)\"\n   \"abs\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26555,7 +26555,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3730))]\n+        ] 3718))]\n   \"CGEN_ENABLE_INSN_P (743)\"\n   \"ldz\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26570,7 +26570,7 @@\n   [(set (reg:SI 40)\n         (unspec_volatile:SI [\n           (reg:SI 40)\n-        ] 3732))]\n+        ] 3720))]\n   \"CGEN_ENABLE_INSN_P (744)\"\n   \"dbreak\"\n   [(set_attr \"may_trap\" \"yes\")\n@@ -26586,17 +26586,17 @@\n         (unspec:SI [\n           (reg:SI 41)\n           (reg:SI 40)\n-        ] 3734))\n+        ] 3722))\n    (set (reg:SI 40)\n         (unspec:SI [\n           (reg:SI 41)\n           (reg:SI 40)\n-        ] 3736))\n+        ] 3724))\n    (set (reg:SI 134)\n         (unspec:SI [\n           (reg:SI 41)\n           (reg:SI 40)\n-        ] 3737))]\n+        ] 3725))]\n   \"CGEN_ENABLE_INSN_P (745)\"\n   \"dret\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26612,27 +26612,27 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3738))\n+        ] 3726))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3740))\n+        ] 3728))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3741))\n+        ] 3729))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3742))\n+        ] 3730))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3743))]\n+        ] 3731))]\n   \"CGEN_ENABLE_INSN_P (746)\"\n   \"divu\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"yes\")\n@@ -26648,27 +26648,27 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3744))\n+        ] 3732))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3746))\n+        ] 3734))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3747))\n+        ] 3735))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3748))\n+        ] 3736))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3749))]\n+        ] 3737))]\n   \"CGEN_ENABLE_INSN_P (747)\"\n   \"div\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"yes\")\n@@ -26686,35 +26686,35 @@\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3750))\n+        ] 3738))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3752))\n+        ] 3740))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3753))\n+        ] 3741))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3754))\n+        ] 3742))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3755))]\n+        ] 3743))]\n   \"CGEN_ENABLE_INSN_P (748)\"\n   \"maddru\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26732,35 +26732,35 @@\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3756))\n+        ] 3744))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3758))\n+        ] 3746))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3759))\n+        ] 3747))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3760))\n+        ] 3748))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3761))]\n+        ] 3749))]\n   \"CGEN_ENABLE_INSN_P (749)\"\n   \"maddr\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26778,28 +26778,28 @@\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3762))\n+        ] 3750))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3763))\n+        ] 3751))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3764))\n+        ] 3752))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3765))]\n+        ] 3753))]\n   \"CGEN_ENABLE_INSN_P (750)\"\n   \"maddu\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26817,28 +26817,28 @@\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3766))\n+        ] 3754))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3767))\n+        ] 3755))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3768))\n+        ] 3756))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 24)\n           (reg:SI 23)\n-        ] 3769))]\n+        ] 3757))]\n   \"CGEN_ENABLE_INSN_P (751)\"\n   \"madd\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26854,27 +26854,27 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3770))\n+        ] 3758))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3772))\n+        ] 3760))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3773))\n+        ] 3761))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3774))\n+        ] 3762))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3775))]\n+        ] 3763))]\n   \"CGEN_ENABLE_INSN_P (752)\"\n   \"mulru\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26890,27 +26890,27 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3776))\n+        ] 3764))\n    (set (reg:SI 24)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3778))\n+        ] 3766))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3779))\n+        ] 3767))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3780))\n+        ] 3768))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3781))]\n+        ] 3769))]\n   \"CGEN_ENABLE_INSN_P (753)\"\n   \"mulr\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26926,22 +26926,22 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3782))\n+        ] 3770))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3783))\n+        ] 3771))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3784))\n+        ] 3772))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3785))]\n+        ] 3773))]\n   \"CGEN_ENABLE_INSN_P (754)\"\n   \"mulu\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26957,22 +26957,22 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3786))\n+        ] 3774))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3787))\n+        ] 3775))\n    (set (reg:SI 23)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3788))\n+        ] 3776))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3789))]\n+        ] 3777))]\n   \"CGEN_ENABLE_INSN_P (755)\"\n   \"mul\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -26987,7 +26987,7 @@\n   [(unspec_volatile [\n      (match_operand:SI 0 \"cgen_h_uint_4a1_immediate\" \"\")\n      (match_operand:SI 1 \"general_operand\" \"r\")\n-   ] 3790)]\n+   ] 3778)]\n   \"CGEN_ENABLE_INSN_P (756)\"\n   \"cache\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27003,12 +27003,12 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3792))\n+        ] 3780))\n    (set (mem:SI (scratch:SI))\n         (unspec:SI [\n           (match_dup 1)\n           (mem:SI (scratch:SI))\n-        ] 3794))]\n+        ] 3782))]\n   \"CGEN_ENABLE_INSN_P (757)\"\n   \"tas\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27025,7 +27025,7 @@\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_3a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3796))]\n+        ] 3784))]\n   \"CGEN_ENABLE_INSN_P (758)\"\n   \"btstm\\\\t$0,(%1),%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27042,7 +27042,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_uint_3a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3798))]\n+        ] 3786))]\n   \"CGEN_ENABLE_INSN_P (759)\"\n   \"bnotm\\\\t(%0),%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27059,7 +27059,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_uint_3a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3800))]\n+        ] 3788))]\n   \"CGEN_ENABLE_INSN_P (760)\"\n   \"bclrm\\\\t(%0),%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27076,7 +27076,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_uint_3a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3802))]\n+        ] 3790))]\n   \"CGEN_ENABLE_INSN_P (761)\"\n   \"bsetm\\\\t(%0),%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27091,7 +27091,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3804))]\n+        ] 3792))]\n   \"CGEN_ENABLE_INSN_P (762)\"\n   \"ldcb\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27106,7 +27106,7 @@\n   [(unspec_volatile [\n      (match_operand:SI 0 \"general_operand\" \"r\")\n      (match_operand:SI 1 \"cgen_h_uint_16a1_immediate\" \"\")\n-   ] 3806)]\n+   ] 3794)]\n   \"CGEN_ENABLE_INSN_P (763)\"\n   \"stcb\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27120,7 +27120,7 @@\n (define_insn \"cgen_intrinsic_syncm\"\n   [(unspec_volatile [\n      (const_int 0)\n-   ] 3808)]\n+   ] 3796)]\n   \"CGEN_ENABLE_INSN_P (764)\"\n   \"syncm\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27135,7 +27135,7 @@\n   [(set (pc)\n         (unspec_volatile:SI [\n           (const_int 0)\n-        ] 3810))]\n+        ] 3798))]\n   \"CGEN_ENABLE_INSN_P (765)\"\n   \"break\"\n   [(set_attr \"may_trap\" \"yes\")\n@@ -27151,7 +27151,7 @@\n         (unspec_volatile:SI [\n           (match_operand:SI 0 \"cgen_h_uint_2a1_immediate\" \"\")\n           (reg:SI 36)\n-        ] 3812))]\n+        ] 3800))]\n   \"CGEN_ENABLE_INSN_P (766)\"\n   \"swi\\\\t%0\"\n   [(set_attr \"may_trap\" \"yes\")\n@@ -27165,7 +27165,7 @@\n (define_insn \"cgen_intrinsic_sleep\"\n   [(unspec_volatile [\n      (const_int 0)\n-   ] 3814)]\n+   ] 3802)]\n   \"CGEN_ENABLE_INSN_P (767)\"\n   \"sleep\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27179,7 +27179,7 @@\n (define_insn \"cgen_intrinsic_halt\"\n   [(unspec_volatile [\n      (reg:SI 32)\n-   ] 3816)]\n+   ] 3804)]\n   \"CGEN_ENABLE_INSN_P (768)\"\n   \"halt\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27197,7 +27197,7 @@\n           (reg:SI 42)\n           (reg:SI 39)\n           (reg:SI 35)\n-        ] 3818))]\n+        ] 3806))]\n   \"CGEN_ENABLE_INSN_P (769)\"\n   \"reti\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27212,7 +27212,7 @@\n   [(set (reg:SI 32)\n         (unspec_volatile:SI [\n           (reg:SI 32)\n-        ] 3820))]\n+        ] 3808))]\n   \"CGEN_ENABLE_INSN_P (770)\"\n   \"ei\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27227,7 +27227,7 @@\n   [(set (reg:SI 32)\n         (unspec_volatile:SI [\n           (reg:SI 32)\n-        ] 3822))]\n+        ] 3810))]\n   \"CGEN_ENABLE_INSN_P (771)\"\n   \"di\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27244,7 +27244,7 @@\n           (match_operand:SI 1 \"general_operand\" \"c\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3824))]\n+        ] 3812))]\n   \"CGEN_ENABLE_INSN_P (772)\"\n   \"ldc\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27259,7 +27259,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (reg:SI 24)\n-        ] 3826))]\n+        ] 3814))]\n   \"CGEN_ENABLE_INSN_P (773)\"\n   \"ldc\\\\t%0,$lo\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27274,7 +27274,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (reg:SI 23)\n-        ] 3828))]\n+        ] 3816))]\n   \"CGEN_ENABLE_INSN_P (774)\"\n   \"ldc\\\\t%0,$hi\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27289,7 +27289,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (reg:SI 17)\n-        ] 3830))]\n+        ] 3818))]\n   \"CGEN_ENABLE_INSN_P (775)\"\n   \"ldc\\\\t%0,$lp\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27304,7 +27304,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=c\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3832))]\n+        ] 3820))]\n   \"CGEN_ENABLE_INSN_P (776)\"\n   \"stc\\\\t%1,%0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27319,11 +27319,11 @@\n   [(set (reg:SI 24)\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n-        ] 3834))\n+        ] 3822))\n    (set (reg:SI 135)\n         (unspec:SI [\n           (match_dup 0)\n-        ] 3835))]\n+        ] 3823))]\n   \"CGEN_ENABLE_INSN_P (777)\"\n   \"stc\\\\t%0,$lo\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27338,11 +27338,11 @@\n   [(set (reg:SI 23)\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n-        ] 3836))\n+        ] 3824))\n    (set (reg:SI 136)\n         (unspec:SI [\n           (match_dup 0)\n-        ] 3837))]\n+        ] 3825))]\n   \"CGEN_ENABLE_INSN_P (778)\"\n   \"stc\\\\t%0,$hi\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27357,11 +27357,11 @@\n   [(set (reg:SI 17)\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n-        ] 3838))\n+        ] 3826))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n-        ] 3839))]\n+        ] 3827))]\n   \"CGEN_ENABLE_INSN_P (779)\"\n   \"stc\\\\t%0,$lp\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27378,37 +27378,37 @@\n           (match_operand:SI 0 \"immediate_operand\" \"\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3840))\n+        ] 3828))\n    (set (reg:SI 137)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3841))\n+        ] 3829))\n    (set (reg:SI 21)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3842))\n+        ] 3830))\n    (set (reg:SI 138)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3843))\n+        ] 3831))\n    (set (reg:SI 20)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3844))\n+        ] 3832))\n    (set (reg:SI 139)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3845))]\n+        ] 3833))]\n   \"CGEN_ENABLE_INSN_P (780)\"\n   \"erepeat\\\\t%l0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27426,42 +27426,42 @@\n           (match_operand:SI 1 \"immediate_operand\" \"\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3846))\n+        ] 3834))\n    (set (reg:SI 137)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3847))\n+        ] 3835))\n    (set (reg:SI 21)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3848))\n+        ] 3836))\n    (set (reg:SI 138)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3849))\n+        ] 3837))\n    (set (reg:SI 20)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3850))\n+        ] 3838))\n    (set (reg:SI 139)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3851))]\n+        ] 3839))]\n   \"CGEN_ENABLE_INSN_P (781)\"\n   \"repeat\\\\t%0,%l1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27478,7 +27478,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n           (reg:SI 17)\n-        ] 3852))]\n+        ] 3840))]\n   \"CGEN_ENABLE_INSN_P (782)\"\n   \"ret\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27495,19 +27495,19 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3854))\n+        ] 3842))\n    (set (reg:SI 17)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3856))\n+        ] 3844))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3857))]\n+        ] 3845))]\n   \"CGEN_ENABLE_INSN_P (783)\"\n   \"jsr\\\\t%0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27524,7 +27524,7 @@\n                             (match_operand:SI 0 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3858)\n+                          ] 3846)\n                           (const_int 0))\n                       (match_dup 0)\n                       (pc)))]\n@@ -27544,7 +27544,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3860))]\n+        ] 3848))]\n   \"CGEN_ENABLE_INSN_P (785)\"\n   \"jmp\\\\t%0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27561,7 +27561,7 @@\n                             (match_operand:SI 0 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3866)\n+                          ] 3854)\n                           (const_int 0))\n                       (match_dup 0)\n                       (pc)))\n@@ -27570,13 +27570,13 @@\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3868))\n+        ] 3856))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3869))]\n+        ] 3857))]\n   \"CGEN_ENABLE_INSN_P (786)\"\n   \"bsr\\\\t%l0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27593,7 +27593,7 @@\n                             (match_operand:SI 0 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3862)\n+                          ] 3850)\n                           (const_int 0))\n                       (match_dup 0)\n                       (pc)))\n@@ -27602,13 +27602,13 @@\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3864))\n+        ] 3852))\n    (set (reg:SI 133)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n           (reg:SI 42)\n-        ] 3865))]\n+        ] 3853))]\n   \"CGEN_ENABLE_INSN_P (787)\"\n   \"bsr\\\\t%l0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27627,7 +27627,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3870)\n+                          ] 3858)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27649,7 +27649,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3872)\n+                          ] 3860)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27671,7 +27671,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3874)\n+                          ] 3862)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27693,7 +27693,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3876)\n+                          ] 3864)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27715,7 +27715,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3878)\n+                          ] 3866)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27737,7 +27737,7 @@\n                             (match_operand:SI 2 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3880)\n+                          ] 3868)\n                           (const_int 0))\n                       (match_dup 2)\n                       (pc)))]\n@@ -27758,7 +27758,7 @@\n                             (match_operand:SI 1 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3882)\n+                          ] 3870)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -27779,7 +27779,7 @@\n                             (match_operand:SI 1 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3884)\n+                          ] 3872)\n                           (const_int 0))\n                       (match_dup 1)\n                       (pc)))]\n@@ -27799,7 +27799,7 @@\n                             (match_operand:SI 0 \"immediate_operand\" \"\")\n                             (reg:SI 32)\n                             (reg:SI 42)\n-                          ] 3886)\n+                          ] 3874)\n                           (const_int 0))\n                       (match_dup 0)\n                       (pc)))]\n@@ -27819,7 +27819,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (reg:SI 18)\n-        ] 3888))]\n+        ] 3876))]\n   \"CGEN_ENABLE_INSN_P (797)\"\n   \"fsft\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27835,7 +27835,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3890))]\n+        ] 3878))]\n   \"CGEN_ENABLE_INSN_P (798)\"\n   \"sll3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27851,7 +27851,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3892))]\n+        ] 3880))]\n   \"CGEN_ENABLE_INSN_P (799)\"\n   \"sll\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27867,7 +27867,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3894))]\n+        ] 3882))]\n   \"CGEN_ENABLE_INSN_P (800)\"\n   \"srl\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27883,7 +27883,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3896))]\n+        ] 3884))]\n   \"CGEN_ENABLE_INSN_P (801)\"\n   \"sra\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27899,7 +27899,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3898))]\n+        ] 3886))]\n   \"CGEN_ENABLE_INSN_P (802)\"\n   \"sll\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27915,7 +27915,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3900))]\n+        ] 3888))]\n   \"CGEN_ENABLE_INSN_P (803)\"\n   \"srl\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27931,7 +27931,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3902))]\n+        ] 3890))]\n   \"CGEN_ENABLE_INSN_P (804)\"\n   \"sra\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27947,7 +27947,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3904))]\n+        ] 3892))]\n   \"CGEN_ENABLE_INSN_P (805)\"\n   \"xor3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27963,7 +27963,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3906))]\n+        ] 3894))]\n   \"CGEN_ENABLE_INSN_P (806)\"\n   \"and3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27979,7 +27979,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3908))]\n+        ] 3896))]\n   \"CGEN_ENABLE_INSN_P (807)\"\n   \"or3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -27995,7 +27995,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3910))]\n+        ] 3898))]\n   \"CGEN_ENABLE_INSN_P (808)\"\n   \"nor\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28011,7 +28011,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3912))]\n+        ] 3900))]\n   \"CGEN_ENABLE_INSN_P (809)\"\n   \"xor\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28027,7 +28027,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3914))]\n+        ] 3902))]\n   \"CGEN_ENABLE_INSN_P (810)\"\n   \"and\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28043,7 +28043,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3916))]\n+        ] 3904))]\n   \"CGEN_ENABLE_INSN_P (811)\"\n   \"or\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28059,7 +28059,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3918))]\n+        ] 3906))]\n   \"CGEN_ENABLE_INSN_P (812)\"\n   \"sltu3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28075,7 +28075,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_sint_16a1_immediate\" \"\")\n-        ] 3920))]\n+        ] 3908))]\n   \"CGEN_ENABLE_INSN_P (813)\"\n   \"slt3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28091,7 +28091,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_sint_16a1_immediate\" \"\")\n-        ] 3922))]\n+        ] 3910))]\n   \"CGEN_ENABLE_INSN_P (814)\"\n   \"add3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28107,7 +28107,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3924))]\n+        ] 3912))]\n   \"CGEN_ENABLE_INSN_P (815)\"\n   \"sl2ad3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28123,7 +28123,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3926))]\n+        ] 3914))]\n   \"CGEN_ENABLE_INSN_P (816)\"\n   \"sl1ad3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28139,7 +28139,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3928))]\n+        ] 3916))]\n   \"CGEN_ENABLE_INSN_P (817)\"\n   \"sltu3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28155,7 +28155,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n-        ] 3930))]\n+        ] 3918))]\n   \"CGEN_ENABLE_INSN_P (818)\"\n   \"slt3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28171,7 +28171,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3932))]\n+        ] 3920))]\n   \"CGEN_ENABLE_INSN_P (819)\"\n   \"sltu3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28187,7 +28187,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3934))]\n+        ] 3922))]\n   \"CGEN_ENABLE_INSN_P (820)\"\n   \"slt3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28202,7 +28202,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3936))]\n+        ] 3924))]\n   \"CGEN_ENABLE_INSN_P (821)\"\n   \"neg\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28218,7 +28218,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3938))]\n+        ] 3926))]\n   \"CGEN_ENABLE_INSN_P (822)\"\n   \"sbvck3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28234,7 +28234,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3940))]\n+        ] 3928))]\n   \"CGEN_ENABLE_INSN_P (823)\"\n   \"sub\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28250,7 +28250,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3942))]\n+        ] 3930))]\n   \"CGEN_ENABLE_INSN_P (824)\"\n   \"advck3\\\\t$0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28266,7 +28266,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_uint_5a4_immediate\" \"\")\n           (reg:SI 15)\n-        ] 3944))]\n+        ] 3932))]\n   \"CGEN_ENABLE_INSN_P (825)\"\n   \"add3\\\\t%0,$sp,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28282,7 +28282,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_sint_6a1_immediate\" \"\")\n-        ] 3946))]\n+        ] 3934))]\n   \"CGEN_ENABLE_INSN_P (826)\"\n   \"add\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28298,7 +28298,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3948))]\n+        ] 3936))]\n   \"CGEN_ENABLE_INSN_P (827)\"\n   \"add3\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28313,7 +28313,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3950))]\n+        ] 3938))]\n   \"CGEN_ENABLE_INSN_P (828)\"\n   \"movh\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28328,7 +28328,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 3952))]\n+        ] 3940))]\n   \"CGEN_ENABLE_INSN_P (829)\"\n   \"movu\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28343,7 +28343,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=t\")\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_uint_24a1_immediate\" \"\")\n-        ] 3954))]\n+        ] 3942))]\n   \"CGEN_ENABLE_INSN_P (830)\"\n   \"movu\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28358,7 +28358,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_sint_8a1_immediate\" \"\")\n-        ] 3958))]\n+        ] 3946))]\n   \"CGEN_ENABLE_INSN_P (831)\"\n   \"mov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28373,7 +28373,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n-        ] 3956))]\n+        ] 3944))]\n   \"CGEN_ENABLE_INSN_P (832)\"\n   \"mov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28388,7 +28388,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3960))]\n+        ] 3948))]\n   \"CGEN_ENABLE_INSN_P (833)\"\n   \"mov\\\\t%0,%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28404,12 +28404,12 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"cgen_h_sint_2a1_immediate\" \"\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3962))\n+        ] 3950))\n    (set (reg:SI 140)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n-        ] 3963))]\n+        ] 3951))]\n   \"CGEN_ENABLE_INSN_P (834)\"\n   \"ssarb\\\\t%0(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28424,7 +28424,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n-        ] 3964))]\n+        ] 3952))]\n   \"CGEN_ENABLE_INSN_P (835)\"\n   \"extuh\\\\t%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28439,7 +28439,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n-        ] 3966))]\n+        ] 3954))]\n   \"CGEN_ENABLE_INSN_P (836)\"\n   \"extub\\\\t%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28454,7 +28454,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n-        ] 3968))]\n+        ] 3956))]\n   \"CGEN_ENABLE_INSN_P (837)\"\n   \"exth\\\\t%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28469,7 +28469,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n-        ] 3970))]\n+        ] 3958))]\n   \"CGEN_ENABLE_INSN_P (838)\"\n   \"extb\\\\t%1\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28485,7 +28485,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"cgen_h_uint_22a4_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 3972))]\n+        ] 3960))]\n   \"CGEN_ENABLE_INSN_P (839)\"\n   \"lw\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28501,7 +28501,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_uint_22a4_immediate\" \"\")\n-        ] 3974))]\n+        ] 3962))]\n   \"CGEN_ENABLE_INSN_P (840)\"\n   \"sw\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28518,7 +28518,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3976))]\n+        ] 3964))]\n   \"CGEN_ENABLE_INSN_P (841)\"\n   \"lhu\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28535,7 +28535,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3978))]\n+        ] 3966))]\n   \"CGEN_ENABLE_INSN_P (842)\"\n   \"lbu\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28552,7 +28552,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3980))]\n+        ] 3968))]\n   \"CGEN_ENABLE_INSN_P (843)\"\n   \"lw\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28569,7 +28569,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3982))]\n+        ] 3970))]\n   \"CGEN_ENABLE_INSN_P (844)\"\n   \"lh\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28586,7 +28586,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 3984))]\n+        ] 3972))]\n   \"CGEN_ENABLE_INSN_P (845)\"\n   \"lb\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28603,7 +28603,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3986))]\n+        ] 3974))]\n   \"CGEN_ENABLE_INSN_P (846)\"\n   \"sw\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28620,7 +28620,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3988))]\n+        ] 3976))]\n   \"CGEN_ENABLE_INSN_P (847)\"\n   \"sh\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28637,7 +28637,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 3990))]\n+        ] 3978))]\n   \"CGEN_ENABLE_INSN_P (848)\"\n   \"sb\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28654,7 +28654,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_6a2_immediate\" \"\")\n           (reg:SI 13)\n           (mem:SI (scratch:SI))\n-        ] 3992))]\n+        ] 3980))]\n   \"CGEN_ENABLE_INSN_P (849)\"\n   \"lhu\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28671,7 +28671,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_7a1_immediate\" \"\")\n           (reg:SI 13)\n           (mem:SI (scratch:SI))\n-        ] 3994))]\n+        ] 3982))]\n   \"CGEN_ENABLE_INSN_P (850)\"\n   \"lbu\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28688,7 +28688,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_5a4_immediate\" \"\")\n           (reg:SI 13)\n           (mem:SI (scratch:SI))\n-        ] 3996))]\n+        ] 3984))]\n   \"CGEN_ENABLE_INSN_P (851)\"\n   \"lw\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28705,7 +28705,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_6a2_immediate\" \"\")\n           (reg:SI 13)\n           (mem:SI (scratch:SI))\n-        ] 3998))]\n+        ] 3986))]\n   \"CGEN_ENABLE_INSN_P (852)\"\n   \"lh\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28722,7 +28722,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_7a1_immediate\" \"\")\n           (reg:SI 13)\n           (mem:SI (scratch:SI))\n-        ] 4000))]\n+        ] 3988))]\n   \"CGEN_ENABLE_INSN_P (853)\"\n   \"lb\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28739,7 +28739,7 @@\n           (match_operand:SI 0 \"general_operand\" \"t\")\n           (match_operand:SI 1 \"cgen_h_uint_5a4_immediate\" \"\")\n           (reg:SI 13)\n-        ] 4002))]\n+        ] 3990))]\n   \"CGEN_ENABLE_INSN_P (854)\"\n   \"sw\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28756,7 +28756,7 @@\n           (match_operand:SI 0 \"general_operand\" \"t\")\n           (match_operand:SI 1 \"cgen_h_uint_6a2_immediate\" \"\")\n           (reg:SI 13)\n-        ] 4004))]\n+        ] 3992))]\n   \"CGEN_ENABLE_INSN_P (855)\"\n   \"sh\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28773,7 +28773,7 @@\n           (match_operand:SI 0 \"general_operand\" \"t\")\n           (match_operand:SI 1 \"cgen_h_uint_7a1_immediate\" \"\")\n           (reg:SI 13)\n-        ] 4006))]\n+        ] 3994))]\n   \"CGEN_ENABLE_INSN_P (856)\"\n   \"sb\\\\t%0,%1($tp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28790,7 +28790,7 @@\n           (match_operand:SI 1 \"cgen_h_uint_5a4_immediate\" \"\")\n           (reg:SI 15)\n           (mem:SI (scratch:SI))\n-        ] 4008))]\n+        ] 3996))]\n   \"CGEN_ENABLE_INSN_P (857)\"\n   \"lw\\\\t%0,%1($sp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28807,7 +28807,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"cgen_h_uint_5a4_immediate\" \"\")\n           (reg:SI 15)\n-        ] 4010))]\n+        ] 3998))]\n   \"CGEN_ENABLE_INSN_P (858)\"\n   \"sw\\\\t%0,%1($sp)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28823,7 +28823,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4012))]\n+        ] 4000))]\n   \"CGEN_ENABLE_INSN_P (859)\"\n   \"lhu\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28839,7 +28839,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4014))]\n+        ] 4002))]\n   \"CGEN_ENABLE_INSN_P (860)\"\n   \"lbu\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28855,7 +28855,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4016))]\n+        ] 4004))]\n   \"CGEN_ENABLE_INSN_P (861)\"\n   \"lw\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28871,7 +28871,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4018))]\n+        ] 4006))]\n   \"CGEN_ENABLE_INSN_P (862)\"\n   \"lh\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28887,7 +28887,7 @@\n         (unspec:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4020))]\n+        ] 4008))]\n   \"CGEN_ENABLE_INSN_P (863)\"\n   \"lb\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28903,7 +28903,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 4022))]\n+        ] 4010))]\n   \"CGEN_ENABLE_INSN_P (864)\"\n   \"sw\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28919,7 +28919,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 4024))]\n+        ] 4012))]\n   \"CGEN_ENABLE_INSN_P (865)\"\n   \"sh\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28935,7 +28935,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 4026))]\n+        ] 4014))]\n   \"CGEN_ENABLE_INSN_P (866)\"\n   \"sb\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28951,7 +28951,7 @@\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"cgen_h_uint_20a1_immediate\" \"\")\n-        ] 4028))]\n+        ] 4016))]\n   \"CGEN_ENABLE_INSN_P (867)\"\n   \"dsp1\\\\t%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28965,7 +28965,7 @@\n (define_insn \"cgen_intrinsic_dsp0\"\n   [(unspec_volatile [\n      (match_operand:SI 0 \"cgen_h_uint_24a1_immediate\" \"\")\n-   ] 4030)]\n+   ] 4018)]\n   \"CGEN_ENABLE_INSN_P (868)\"\n   \"dsp0\\\\t%0\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28982,7 +28982,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (match_operand:SI 3 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 4032))]\n+        ] 4020))]\n   \"CGEN_ENABLE_INSN_P (869)\"\n   \"dsp\\\\t%1,%2,%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -28999,7 +28999,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (match_operand:SI 3 \"cgen_h_uint_16a1_immediate\" \"\")\n-        ] 4034))]\n+        ] 4022))]\n   \"CGEN_ENABLE_INSN_P (870)\"\n   \"uci\\\\t%1,%2,%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29018,15 +29018,15 @@\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 4036))\n+        ] 4024))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 4038))]\n+        ] 4026))]\n   \"CGEN_ENABLE_INSN_P (871)\"\n   \"lhucpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29045,15 +29045,15 @@\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 4040))\n+        ] 4028))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 31)\n           (reg:SI 30)\n           (mem:SI (scratch:SI))\n-        ] 4042))]\n+        ] 4030))]\n   \"CGEN_ENABLE_INSN_P (872)\"\n   \"lbucpm1\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29072,15 +29072,15 @@\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 4044))\n+        ] 4032))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 4046))]\n+        ] 4034))]\n   \"CGEN_ENABLE_INSN_P (873)\"\n   \"lhucpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29099,15 +29099,15 @@\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 4048))\n+        ] 4036))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (reg:SI 29)\n           (reg:SI 28)\n           (mem:SI (scratch:SI))\n-        ] 4050))]\n+        ] 4038))]\n   \"CGEN_ENABLE_INSN_P (874)\"\n   \"lbucpm0\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29124,13 +29124,13 @@\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 4052))\n+        ] 4040))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (mem:SI (scratch:SI))\n-        ] 4054))]\n+        ] 4042))]\n   \"CGEN_ENABLE_INSN_P (875)\"\n   \"lhucpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29147,13 +29147,13 @@\n           (match_operand:SI 2 \"general_operand\" \"1\")\n           (match_operand:SI 3 \"cgen_h_sint_10a1_immediate\" \"\")\n           (mem:SI (scratch:SI))\n-        ] 4056))\n+        ] 4044))\n    (set (match_operand:SI 1 \"nonimmediate_operand\" \"=r\")\n         (unspec:SI [\n           (match_dup 2)\n           (match_dup 3)\n           (mem:SI (scratch:SI))\n-        ] 4058))]\n+        ] 4046))]\n   \"CGEN_ENABLE_INSN_P (876)\"\n   \"lbucpa\\\\t%0,(%2+),%3\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29170,7 +29170,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4060))]\n+        ] 4048))]\n   \"CGEN_ENABLE_INSN_P (877)\"\n   \"lhucp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29187,7 +29187,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4062))]\n+        ] 4050))]\n   \"CGEN_ENABLE_INSN_P (878)\"\n   \"lhcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29204,7 +29204,7 @@\n           (match_operand:SI 0 \"general_operand\" \"em\")\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 4064))]\n+        ] 4052))]\n   \"CGEN_ENABLE_INSN_P (879)\"\n   \"shcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29221,7 +29221,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4066))]\n+        ] 4054))]\n   \"CGEN_ENABLE_INSN_P (880)\"\n   \"lbucp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29238,7 +29238,7 @@\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (mem:SI (scratch:SI))\n-        ] 4068))]\n+        ] 4056))]\n   \"CGEN_ENABLE_INSN_P (881)\"\n   \"lbcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29255,7 +29255,7 @@\n           (match_operand:SI 0 \"general_operand\" \"em\")\n           (match_operand:SI 1 \"cgen_h_sint_12a1_immediate\" \"\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n-        ] 4070))]\n+        ] 4058))]\n   \"CGEN_ENABLE_INSN_P (882)\"\n   \"sbcp\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29272,7 +29272,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (match_operand:SI 3 \"general_operand\" \"r\")\n-        ] 4072))]\n+        ] 4060))]\n   \"CGEN_ENABLE_INSN_P (883)\"\n   \"casw3\\\\t%1,%2,(%3)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29289,7 +29289,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (match_operand:SI 3 \"general_operand\" \"r\")\n-        ] 4074))]\n+        ] 4062))]\n   \"CGEN_ENABLE_INSN_P (884)\"\n   \"cash3\\\\t%1,%2,(%3)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29306,7 +29306,7 @@\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (match_operand:SI 3 \"general_operand\" \"r\")\n-        ] 4076))]\n+        ] 4064))]\n   \"CGEN_ENABLE_INSN_P (885)\"\n   \"casb3\\\\t%1,%2,(%3)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29322,7 +29322,7 @@\n      (match_operand:SI 0 \"cgen_h_uint_4a1_immediate\" \"\")\n      (match_operand:SI 1 \"cgen_h_sint_16a1_immediate\" \"\")\n      (match_operand:SI 2 \"general_operand\" \"r\")\n-   ] 4078)]\n+   ] 4066)]\n   \"CGEN_ENABLE_INSN_P (886)\"\n   \"pref\\\\t%0,%1(%2)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29337,7 +29337,7 @@\n   [(unspec_volatile [\n      (match_operand:SI 0 \"cgen_h_uint_4a1_immediate\" \"\")\n      (match_operand:SI 1 \"general_operand\" \"r\")\n-   ] 4080)]\n+   ] 4068)]\n   \"CGEN_ENABLE_INSN_P (887)\"\n   \"pref\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29352,7 +29352,7 @@\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n         (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 4082))]\n+        ] 4070))]\n   \"CGEN_ENABLE_INSN_P (888)\"\n   \"ldcb\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -29367,7 +29367,7 @@\n   [(unspec_volatile [\n      (match_operand:SI 0 \"general_operand\" \"r\")\n      (match_operand:SI 1 \"general_operand\" \"r\")\n-   ] 4084)]\n+   ] 4072)]\n   \"CGEN_ENABLE_INSN_P (889)\"\n   \"stcb\\\\t%0,(%1)\"\n   [(set_attr \"may_trap\" \"no\")"}, {"sha": "74f330d167f749f1cd445b6768e07ea2d3f3801d", "filename": "gcc/config/mep/mep-intrin.h", "status": "modified", "additions": 291, "deletions": 297, "changes": 588, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fmep-intrin.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fmep-intrin.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fmep-intrin.h?ref=a12e9a5f69691674a10bf15f3d75df5e472b7181", "patch": "@@ -18,75 +18,75 @@\n \n #ifndef __MEP__\n enum {\n-  mep_fcmpleis = 597,\n-  mep_fcmplis = 599,\n-  mep_fcmpes = 601,\n-  mep_fcmpules = 603,\n-  mep_fcmpuls = 605,\n-  mep_fcmpues = 607,\n-  mep_fcmpus = 609,\n-  mep_fcvtsw = 611,\n-  mep_ftruncws = 613,\n-  mep_fnegs = 615,\n-  mep_fabss = 617,\n-  mep_fsqrts = 619,\n-  mep_fdivs = 621,\n-  mep_fmuls = 623,\n-  mep_fsubs = 625,\n-  mep_fadds = 627,\n-  mep_fmovs = 629,\n-  mep_cextb = 630,\n-  mep_cexth = 631,\n-  mep_cextub = 632,\n-  mep_cextuh = 633,\n-  mep_xmula0 = 634,\n-  mep_cmula0 = 635,\n-  mep_cneg = 636,\n-  mep_cmovh2 = 638,\n-  mep_cmovh1 = 639,\n-  mep_cmovc2 = 640,\n-  mep_cmovc1 = 641,\n-  mep_cmov2 = 642,\n-  mep_cmov1 = 643,\n-  mep_cmovi = 644,\n-  mep_cpmov = 646,\n-  mep_cmov = 647,\n-  mep_csrai3 = 648,\n-  mep_csrai = 650,\n-  mep_csra3 = 652,\n-  mep_csra = 654,\n-  mep_csrli3 = 656,\n-  mep_csrli = 658,\n-  mep_csrl3 = 660,\n-  mep_csrl = 662,\n-  mep_cslli3 = 664,\n-  mep_cslli = 666,\n-  mep_csll3 = 668,\n-  mep_csll = 670,\n-  mep_cxori3 = 672,\n-  mep_cxori = 674,\n-  mep_cxor3 = 676,\n-  mep_cxor = 678,\n-  mep_cnori3 = 680,\n-  mep_cnori = 682,\n-  mep_cnor3 = 684,\n-  mep_cnor = 686,\n-  mep_cori3 = 688,\n-  mep_cori = 690,\n-  mep_cor3 = 692,\n-  mep_cor = 694,\n-  mep_candi3 = 696,\n-  mep_candi = 698,\n-  mep_cand3 = 700,\n-  mep_cand = 702,\n-  mep_csubi3 = 704,\n-  mep_csubi = 706,\n-  mep_csub3 = 708,\n-  mep_csub = 710,\n-  mep_caddi3 = 712,\n-  mep_caddi = 714,\n-  mep_cadd3 = 716,\n-  mep_cadd = 718\n+  mep_fcmpleis = 591,\n+  mep_fcmplis = 593,\n+  mep_fcmpes = 595,\n+  mep_fcmpules = 597,\n+  mep_fcmpuls = 599,\n+  mep_fcmpues = 601,\n+  mep_fcmpus = 603,\n+  mep_fcvtsw = 605,\n+  mep_ftruncws = 607,\n+  mep_fnegs = 609,\n+  mep_fabss = 611,\n+  mep_fsqrts = 613,\n+  mep_fdivs = 615,\n+  mep_fmuls = 617,\n+  mep_fsubs = 619,\n+  mep_fadds = 621,\n+  mep_fmovs = 623,\n+  mep_cextb = 624,\n+  mep_cexth = 625,\n+  mep_cextub = 626,\n+  mep_cextuh = 627,\n+  mep_xmula0 = 628,\n+  mep_cmula0 = 629,\n+  mep_cneg = 630,\n+  mep_cmovh2 = 632,\n+  mep_cmovh1 = 633,\n+  mep_cmovc2 = 634,\n+  mep_cmovc1 = 635,\n+  mep_cmov2 = 636,\n+  mep_cmov1 = 637,\n+  mep_cmovi = 638,\n+  mep_cpmov = 640,\n+  mep_cmov = 641,\n+  mep_csrai3 = 642,\n+  mep_csrai = 644,\n+  mep_csra3 = 646,\n+  mep_csra = 648,\n+  mep_csrli3 = 650,\n+  mep_csrli = 652,\n+  mep_csrl3 = 654,\n+  mep_csrl = 656,\n+  mep_cslli3 = 658,\n+  mep_cslli = 660,\n+  mep_csll3 = 662,\n+  mep_csll = 664,\n+  mep_cxori3 = 666,\n+  mep_cxori = 668,\n+  mep_cxor3 = 670,\n+  mep_cxor = 672,\n+  mep_cnori3 = 674,\n+  mep_cnori = 676,\n+  mep_cnor3 = 678,\n+  mep_cnor = 680,\n+  mep_cori3 = 682,\n+  mep_cori = 684,\n+  mep_cor3 = 686,\n+  mep_cor = 688,\n+  mep_candi3 = 690,\n+  mep_candi = 692,\n+  mep_cand3 = 694,\n+  mep_cand = 696,\n+  mep_csubi3 = 698,\n+  mep_csubi = 700,\n+  mep_csub3 = 702,\n+  mep_csub = 704,\n+  mep_caddi3 = 706,\n+  mep_caddi = 708,\n+  mep_cadd3 = 710,\n+  mep_cadd = 712\n };\n #endif /* ! defined (__MEP__) */\n \n@@ -591,12 +591,6 @@ const char *const cgen_intrinsics[] = {\n   \"mep_cpadd3_w\",\n   \"mep_cpadd3_h\",\n   \"mep_cpadd3_b\",\n-  \"mep_cmovh_rn_crm_p0\",\n-  \"mep_cmovh_crn_rm_p0\",\n-  \"mep_cmovc_rn_ccrm_p0\",\n-  \"mep_cmovc_ccrn_rm_p0\",\n-  \"mep_cmov_rn_crm_p0\",\n-  \"mep_cmov_crn_rm_p0\",\n   \"mep_bsrv\",\n   \"mep_jsrv\",\n   \"mep_synccp\",\n@@ -6757,7 +6751,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_V8QI, 1 }, { 0, 0, cgen_regnum_operand_type_V8QI, 0 } },\n     4 },\n-  { 646,\n+  { 640,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cpmov_C3,\n@@ -6766,7 +6760,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n     4 },\n-  { 646,\n+  { 640,\n     ISA_EXT1|ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cpmov_P0S_P1,\n@@ -7009,7 +7003,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_V4UHI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 638,\n+  { 632,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmovh_rn_crm,\n@@ -7018,16 +7012,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n     4 },\n-  { 389,\n+  { 632,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmovh_rn_crm_p0,\n     2,\n     0,\n     { 0, 1 },\n-    { { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 }, { 32, 48, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n+    { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n     4 },\n-  { 639,\n+  { 633,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmovh_crn_rm,\n@@ -7036,16 +7030,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 390,\n+  { 633,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmovh_crn_rm_p0,\n     2,\n     0,\n     { 0, 0, 1 },\n-    { { 32, 48, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 } },\n+    { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 640,\n+  { 634,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmovc_rn_ccrm,\n@@ -7054,16 +7048,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 } },\n     4 },\n-  { 391,\n+  { 634,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmovc_rn_ccrm_p0,\n     2,\n     0,\n     { 0, 1 },\n-    { { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 }, { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 } },\n+    { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 } },\n     4 },\n-  { 641,\n+  { 635,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmovc_ccrn_rm,\n@@ -7072,16 +7066,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 392,\n+  { 635,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmovc_ccrn_rm_p0,\n     2,\n     0,\n     { 0, 1 },\n-    { { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 }, { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 } },\n+    { { 64, 80, cgen_regnum_operand_type_DEFAULT, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 642,\n+  { 636,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmov_rn_crm,\n@@ -7090,16 +7084,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n     4 },\n-  { 393,\n+  { 636,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmov_rn_crm_p0,\n     2,\n     0,\n     { 0, 1 },\n-    { { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 }, { 32, 48, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n+    { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 } },\n     4 },\n-  { 643,\n+  { 637,\n     ISA_EXT1,\n     GROUP_NORMAL,\n     CODE_FOR_cgen_intrinsic_cmov_crn_rm,\n@@ -7108,16 +7102,16 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 394,\n+  { 637,\n     ISA_EXT1,\n     GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cmov_crn_rm_p0,\n     2,\n     0,\n     { 0, 1 },\n-    { { 32, 48, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 16, 0, cgen_regnum_operand_type_DEFAULT, 0 } },\n+    { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 395,\n+  { 389,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bsrv,\n@@ -7126,7 +7120,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 396,\n+  { 390,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_jsrv,\n@@ -7135,7 +7129,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 397,\n+  { 391,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_synccp,\n@@ -7144,7 +7138,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 398,\n+  { 392,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bcpaf,\n@@ -7153,7 +7147,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 399,\n+  { 393,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bcpat,\n@@ -7162,7 +7156,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 400,\n+  { 394,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bcpne,\n@@ -7171,7 +7165,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 401,\n+  { 395,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bcpeq,\n@@ -7180,7 +7174,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 402,\n+  { 396,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcpm1,\n@@ -7189,7 +7183,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 403,\n+  { 397,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcpm1,\n@@ -7198,7 +7192,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 404,\n+  { 398,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcpm1,\n@@ -7207,7 +7201,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 405,\n+  { 399,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcpm1,\n@@ -7216,7 +7210,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 406,\n+  { 400,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhcpm1,\n@@ -7225,7 +7219,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 407,\n+  { 401,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_shcpm1,\n@@ -7234,7 +7228,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 408,\n+  { 402,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbcpm1,\n@@ -7243,7 +7237,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 409,\n+  { 403,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sbcpm1,\n@@ -7252,7 +7246,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 410,\n+  { 404,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcpm0,\n@@ -7261,7 +7255,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 411,\n+  { 405,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcpm0,\n@@ -7270,7 +7264,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 412,\n+  { 406,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcpm0,\n@@ -7279,7 +7273,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 413,\n+  { 407,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcpm0,\n@@ -7288,7 +7282,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 414,\n+  { 408,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhcpm0,\n@@ -7297,7 +7291,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 415,\n+  { 409,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_shcpm0,\n@@ -7306,7 +7300,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 416,\n+  { 410,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbcpm0,\n@@ -7315,7 +7309,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 417,\n+  { 411,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sbcpm0,\n@@ -7324,7 +7318,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 418,\n+  { 412,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcpa,\n@@ -7333,7 +7327,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 419,\n+  { 413,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcpa,\n@@ -7342,7 +7336,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 420,\n+  { 414,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcpa,\n@@ -7351,7 +7345,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 421,\n+  { 415,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcpa,\n@@ -7360,7 +7354,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 422,\n+  { 416,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhcpa,\n@@ -7369,7 +7363,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 423,\n+  { 417,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_shcpa,\n@@ -7378,7 +7372,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 424,\n+  { 418,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbcpa,\n@@ -7387,7 +7381,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 425,\n+  { 419,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sbcpa,\n@@ -7396,7 +7390,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 426,\n+  { 420,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcp16,\n@@ -7405,7 +7399,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 427,\n+  { 421,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcp16,\n@@ -7414,7 +7408,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 428,\n+  { 422,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcp16,\n@@ -7423,7 +7417,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 429,\n+  { 423,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcp16,\n@@ -7432,7 +7426,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 430,\n+  { 424,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcpi,\n@@ -7441,7 +7435,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 } },\n     2 },\n-  { 431,\n+  { 425,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcpi,\n@@ -7450,7 +7444,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 } },\n     2 },\n-  { 432,\n+  { 426,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcpi,\n@@ -7459,7 +7453,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 } },\n     2 },\n-  { 433,\n+  { 427,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcpi,\n@@ -7468,7 +7462,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 } },\n     2 },\n-  { 434,\n+  { 428,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lmcp,\n@@ -7477,7 +7471,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 435,\n+  { 429,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_smcp,\n@@ -7486,7 +7480,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_CP_DATA_BUS_INT, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 436,\n+  { 430,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lwcp,\n@@ -7495,7 +7489,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 437,\n+  { 431,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swcp,\n@@ -7504,7 +7498,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 438,\n+  { 432,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ssubu,\n@@ -7513,7 +7507,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 439,\n+  { 433,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_saddu,\n@@ -7522,7 +7516,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 440,\n+  { 434,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ssub,\n@@ -7531,7 +7525,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 441,\n+  { 435,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sadd,\n@@ -7540,7 +7534,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 442,\n+  { 436,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_clipu,\n@@ -7549,7 +7543,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 443,\n+  { 437,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_clip,\n@@ -7558,7 +7552,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 444,\n+  { 438,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_maxu,\n@@ -7567,7 +7561,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 445,\n+  { 439,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_minu,\n@@ -7576,7 +7570,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 446,\n+  { 440,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_max,\n@@ -7585,7 +7579,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 447,\n+  { 441,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_min,\n@@ -7594,7 +7588,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 448,\n+  { 442,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ave,\n@@ -7603,7 +7597,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 449,\n+  { 443,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_abs,\n@@ -7612,7 +7606,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 450,\n+  { 444,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldz,\n@@ -7621,7 +7615,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 451,\n+  { 445,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_dbreak,\n@@ -7630,7 +7624,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 452,\n+  { 446,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_dret,\n@@ -7639,7 +7633,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 453,\n+  { 447,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_divu,\n@@ -7648,7 +7642,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 454,\n+  { 448,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_div,\n@@ -7657,7 +7651,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 455,\n+  { 449,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_maddru,\n@@ -7666,7 +7660,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 456,\n+  { 450,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_maddr,\n@@ -7675,7 +7669,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 457,\n+  { 451,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_maddu,\n@@ -7684,7 +7678,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 458,\n+  { 452,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_madd,\n@@ -7693,7 +7687,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 459,\n+  { 453,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_mulru,\n@@ -7702,7 +7696,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 460,\n+  { 454,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_mulr,\n@@ -7711,7 +7705,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 461,\n+  { 455,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_mulu,\n@@ -7720,7 +7714,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 462,\n+  { 456,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_mul,\n@@ -7729,7 +7723,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 463,\n+  { 457,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cache,\n@@ -7738,7 +7732,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 464,\n+  { 458,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_tas,\n@@ -7747,7 +7741,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 465,\n+  { 459,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_btstm,\n@@ -7756,7 +7750,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 466,\n+  { 460,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bnotm,\n@@ -7765,7 +7759,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_POINTER, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 467,\n+  { 461,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bclrm,\n@@ -7774,7 +7768,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_POINTER, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 468,\n+  { 462,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bsetm,\n@@ -7783,7 +7777,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_POINTER, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 469,\n+  { 463,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldcb,\n@@ -7792,7 +7786,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 470,\n+  { 464,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stcb,\n@@ -7801,7 +7795,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 471,\n+  { 465,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_syncm,\n@@ -7810,7 +7804,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 472,\n+  { 466,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_break,\n@@ -7819,7 +7813,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 473,\n+  { 467,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_swi,\n@@ -7828,7 +7822,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 474,\n+  { 468,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sleep,\n@@ -7837,7 +7831,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 475,\n+  { 469,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_halt,\n@@ -7846,7 +7840,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 476,\n+  { 470,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_reti,\n@@ -7855,7 +7849,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 477,\n+  { 471,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ei,\n@@ -7864,7 +7858,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 478,\n+  { 472,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_di,\n@@ -7873,7 +7867,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 479,\n+  { 473,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldc,\n@@ -7882,7 +7876,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 32, 16, cgen_regnum_operand_type_DEFAULT, 0 } },\n     2 },\n-  { 480,\n+  { 474,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldc_lo,\n@@ -7891,7 +7885,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 481,\n+  { 475,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldc_hi,\n@@ -7900,7 +7894,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 482,\n+  { 476,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldc_lp,\n@@ -7909,7 +7903,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 483,\n+  { 477,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stc,\n@@ -7918,7 +7912,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 1, 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 32, 16, cgen_regnum_operand_type_DEFAULT, 0 } },\n     2 },\n-  { 484,\n+  { 478,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stc_lo,\n@@ -7927,7 +7921,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 485,\n+  { 479,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stc_hi,\n@@ -7936,7 +7930,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 486,\n+  { 480,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stc_lp,\n@@ -7945,7 +7939,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 487,\n+  { 481,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_erepeat,\n@@ -7954,7 +7948,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 488,\n+  { 482,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_repeat,\n@@ -7963,7 +7957,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 489,\n+  { 483,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ret,\n@@ -7972,7 +7966,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_DEFAULT, 0} },\n     2 },\n-  { 490,\n+  { 484,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_jsr,\n@@ -7981,7 +7975,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 491,\n+  { 485,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_jmp24,\n@@ -7990,7 +7984,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 492,\n+  { 486,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_jmp,\n@@ -7999,7 +7993,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 494,\n+  { 488,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bsr12,\n@@ -8008,7 +8002,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     2 },\n-  { 493,\n+  { 487,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bsr24,\n@@ -8017,7 +8011,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 495,\n+  { 489,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bne,\n@@ -8026,7 +8020,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 496,\n+  { 490,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_beq,\n@@ -8035,7 +8029,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 497,\n+  { 491,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bgei,\n@@ -8044,7 +8038,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 498,\n+  { 492,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_blti,\n@@ -8053,7 +8047,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 499,\n+  { 493,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bnei,\n@@ -8062,7 +8056,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 500,\n+  { 494,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_beqi,\n@@ -8071,7 +8065,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     4 },\n-  { 501,\n+  { 495,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bnez,\n@@ -8080,7 +8074,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     2 },\n-  { 502,\n+  { 496,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_beqz,\n@@ -8089,7 +8083,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     2 },\n-  { 503,\n+  { 497,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_bra,\n@@ -8098,7 +8092,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LABEL, 0 } },\n     2 },\n-  { 504,\n+  { 498,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_fsft,\n@@ -8107,7 +8101,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 505,\n+  { 499,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sll3,\n@@ -8116,7 +8110,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 506,\n+  { 500,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_slli,\n@@ -8125,7 +8119,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 507,\n+  { 501,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_srli,\n@@ -8134,7 +8128,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 508,\n+  { 502,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_srai,\n@@ -8143,7 +8137,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 509,\n+  { 503,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sll,\n@@ -8152,7 +8146,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 510,\n+  { 504,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_srl,\n@@ -8161,7 +8155,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 511,\n+  { 505,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sra,\n@@ -8170,7 +8164,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 512,\n+  { 506,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_xor3,\n@@ -8179,7 +8173,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 513,\n+  { 507,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_and3,\n@@ -8188,7 +8182,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 514,\n+  { 508,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_or3,\n@@ -8197,7 +8191,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 515,\n+  { 509,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_nor,\n@@ -8206,7 +8200,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 516,\n+  { 510,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_xor,\n@@ -8215,7 +8209,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 517,\n+  { 511,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_and,\n@@ -8224,7 +8218,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 518,\n+  { 512,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_or,\n@@ -8233,7 +8227,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 519,\n+  { 513,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sltu3x,\n@@ -8242,7 +8236,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 520,\n+  { 514,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_slt3x,\n@@ -8251,7 +8245,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 521,\n+  { 515,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_add3x,\n@@ -8260,7 +8254,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 522,\n+  { 516,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sl2ad3,\n@@ -8269,7 +8263,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 523,\n+  { 517,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sl1ad3,\n@@ -8278,7 +8272,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 524,\n+  { 518,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sltu3i,\n@@ -8287,7 +8281,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 525,\n+  { 519,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_slt3i,\n@@ -8296,7 +8290,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 526,\n+  { 520,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sltu3,\n@@ -8305,7 +8299,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 527,\n+  { 521,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_slt3,\n@@ -8314,7 +8308,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 528,\n+  { 522,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_neg,\n@@ -8323,7 +8317,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 529,\n+  { 523,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sbvck3,\n@@ -8332,7 +8326,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 530,\n+  { 524,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sub,\n@@ -8341,7 +8335,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 531,\n+  { 525,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_advck3,\n@@ -8350,7 +8344,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 532,\n+  { 526,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_add3i,\n@@ -8359,7 +8353,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 533,\n+  { 527,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_add,\n@@ -8368,7 +8362,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 534,\n+  { 528,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_add3,\n@@ -8377,7 +8371,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 535,\n+  { 529,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_movh,\n@@ -8386,7 +8380,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 536,\n+  { 530,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_movu16,\n@@ -8395,7 +8389,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 537,\n+  { 531,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_movu24,\n@@ -8404,7 +8398,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 539,\n+  { 533,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_movi8,\n@@ -8413,7 +8407,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 538,\n+  { 532,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_movi16,\n@@ -8422,7 +8416,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 540,\n+  { 534,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_mov,\n@@ -8431,7 +8425,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 541,\n+  { 535,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ssarb,\n@@ -8440,7 +8434,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 542,\n+  { 536,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_extuh,\n@@ -8449,7 +8443,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 543,\n+  { 537,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_extub,\n@@ -8458,7 +8452,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 544,\n+  { 538,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_exth,\n@@ -8467,7 +8461,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 545,\n+  { 539,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_extb,\n@@ -8476,7 +8470,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 } },\n     2 },\n-  { 546,\n+  { 540,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lw24,\n@@ -8485,7 +8479,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 547,\n+  { 541,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sw24,\n@@ -8494,7 +8488,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 548,\n+  { 542,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhu16,\n@@ -8503,7 +8497,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 549,\n+  { 543,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbu16,\n@@ -8512,7 +8506,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 550,\n+  { 544,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lw16,\n@@ -8521,7 +8515,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 551,\n+  { 545,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lh16,\n@@ -8530,7 +8524,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 552,\n+  { 546,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lb16,\n@@ -8539,7 +8533,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 553,\n+  { 547,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sw16,\n@@ -8548,7 +8542,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 554,\n+  { 548,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sh16,\n@@ -8557,7 +8551,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 555,\n+  { 549,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sb16,\n@@ -8566,7 +8560,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 556,\n+  { 550,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhu_tp,\n@@ -8575,7 +8569,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 557,\n+  { 551,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbu_tp,\n@@ -8584,7 +8578,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 558,\n+  { 552,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lw_tp,\n@@ -8593,7 +8587,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 559,\n+  { 553,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lh_tp,\n@@ -8602,7 +8596,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 560,\n+  { 554,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lb_tp,\n@@ -8611,7 +8605,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 561,\n+  { 555,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sw_tp,\n@@ -8620,7 +8614,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 562,\n+  { 556,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sh_tp,\n@@ -8629,7 +8623,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 563,\n+  { 557,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sb_tp,\n@@ -8638,7 +8632,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 564,\n+  { 558,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lw_sp,\n@@ -8647,7 +8641,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 565,\n+  { 559,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sw_sp,\n@@ -8656,7 +8650,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     2 },\n-  { 566,\n+  { 560,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhu,\n@@ -8665,7 +8659,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 567,\n+  { 561,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbu,\n@@ -8674,7 +8668,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 568,\n+  { 562,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lw,\n@@ -8683,7 +8677,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 569,\n+  { 563,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lh,\n@@ -8692,7 +8686,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 570,\n+  { 564,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lb,\n@@ -8701,7 +8695,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 571,\n+  { 565,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sw,\n@@ -8710,7 +8704,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 572,\n+  { 566,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sh,\n@@ -8719,7 +8713,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 573,\n+  { 567,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sb,\n@@ -8728,7 +8722,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 574,\n+  { 568,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_dsp1,\n@@ -8737,7 +8731,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 575,\n+  { 569,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_dsp0,\n@@ -8746,7 +8740,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 576,\n+  { 570,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_dsp,\n@@ -8755,7 +8749,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 577,\n+  { 571,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_uci,\n@@ -8764,7 +8758,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 578,\n+  { 572,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhucpm1,\n@@ -8773,7 +8767,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 579,\n+  { 573,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbucpm1,\n@@ -8782,7 +8776,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 580,\n+  { 574,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhucpm0,\n@@ -8791,7 +8785,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 581,\n+  { 575,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbucpm0,\n@@ -8800,7 +8794,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 582,\n+  { 576,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhucpa,\n@@ -8809,7 +8803,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 583,\n+  { 577,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbucpa,\n@@ -8818,7 +8812,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 584,\n+  { 578,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhucp,\n@@ -8827,7 +8821,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 585,\n+  { 579,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lhcp,\n@@ -8836,7 +8830,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 586,\n+  { 580,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_shcp,\n@@ -8845,7 +8839,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 587,\n+  { 581,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbucp,\n@@ -8854,7 +8848,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 588,\n+  { 582,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_lbcp,\n@@ -8863,7 +8857,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 589,\n+  { 583,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_sbcp,\n@@ -8872,7 +8866,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_SI, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 590,\n+  { 584,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_casw3,\n@@ -8881,7 +8875,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 591,\n+  { 585,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_cash3,\n@@ -8890,7 +8884,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 592,\n+  { 586,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_casb3,\n@@ -8899,7 +8893,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 } },\n     4 },\n-  { 593,\n+  { 587,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_prefd,\n@@ -8908,7 +8902,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1, 2 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     4 },\n-  { 594,\n+  { 588,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_pref,\n@@ -8917,7 +8911,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 0 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 595,\n+  { 589,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_ldcb_r,\n@@ -8926,7 +8920,7 @@ const struct cgen_insn cgen_insns[] = {\n     { 0, 1 },\n     { { 0, 0, cgen_regnum_operand_type_LONG, 1 }, { 0, 0, cgen_regnum_operand_type_POINTER, 0 } },\n     2 },\n-  { 596,\n+  { 590,\n     ISA_MEP|ISA_EXT1,\n     GROUP_NORMAL|GROUP_VLIW,\n     CODE_FOR_cgen_intrinsic_stcb_r,"}, {"sha": "b8bf67e2672b26dd3afeaa99b8b54de52ed3843d", "filename": "gcc/config/mep/mep-ivc2.cpu", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a12e9a5f69691674a10bf15f3d75df5e472b7181/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu?ref=a12e9a5f69691674a10bf15f3d75df5e472b7181", "patch": "@@ -314,8 +314,8 @@\n \t\t    (ifield f-ivc2-ccrn-lo))))\n   )\n \n-(dnop ivc2rm   \"reg Rm\"                  (all-mep-isas (CDATA REGNUM)) h-gpr  f-ivc2-crm)\n-(dnop ivc2crn  \"copro Rn (0-31, 64-bit\"  (all-mep-isas (CDATA REGNUM)) h-cr64 f-ivc2-crnx)\n+(dnop ivc2rm   \"reg Rm\"                  (all-mep-isas) h-gpr  f-ivc2-crm)\n+(dnop ivc2crn  \"copro Rn (0-31, 64-bit\"  (all-mep-isas (CDATA CP_DATA_BUS_INT)) h-cr64 f-ivc2-crnx)\n (dnop ivc2ccrn \"copro control reg CCRn\"  (all-mep-isas (CDATA REGNUM)) h-ccr-ivc2  f-ivc2-ccrn)\n (dnop ivc2c3ccrn \"copro control reg CCRn\"  (all-mep-isas (CDATA REGNUM)) h-ccr-ivc2  f-ivc2-ccrn-c3)\n \n@@ -393,7 +393,7 @@\n ; nnnnmmmm 11110000 0000N000 0000\tcmov =crn,rm\n (dni cmov-crn-rm-p0\n      \"cmov CRn,Rm\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmov1\"))\n      \"cmov $ivc2crn,$ivc2rm\"\n      (+ ivc2crn ivc2rm (f-ivc2-cmov1 #xf00) (f-21 0) (f-ivc2-cmov2 #x00) (f-ivc2-cmov3 0))\n      (set ivc2crn ivc2rm)\n@@ -403,7 +403,7 @@\n ; nnnnmmmm 11110000 0000N001 0000\tcmov =rm,crn\n (dni cmov-rn-crm-p0\n      \"cmov Rm,CRn\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmov2\"))\n      \"cmov $ivc2rm,$ivc2crn\"\n      (+ ivc2crn ivc2rm (f-ivc2-cmov1 #xf00) (f-21 0) (f-ivc2-cmov2 #x10) (f-ivc2-cmov3 0))\n      (set ivc2rm ivc2crn)\n@@ -413,7 +413,7 @@\n ; nnnnmmmm 11110000 0000NN10 0000\tcmovc =ccrn,rm\n (dni cmovc-ccrn-rm-p0\n      \"cmovc CCRn,Rm\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmovc1\"))\n      \"cmovc $ivc2ccrn,$ivc2rm\"\n      (+ ivc2ccrn ivc2rm (f-ivc2-cmov1 #xf00) (f-ivc2-cmov2 #x20) (f-ivc2-cmov3 0))\n      (set ivc2ccrn ivc2rm)\n@@ -423,7 +423,7 @@\n ; nnnnmmmm 11110000 0000NN11 0000\tcmovc =rm,ccrn\n (dni cmovc-rn-ccrm-p0\n      \"cmovc Rm,CCRn\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmovc2\"))\n      \"cmovc $ivc2rm,$ivc2ccrn\"\n      (+ ivc2ccrn ivc2rm (f-ivc2-cmov1 #xf00) (f-ivc2-cmov2 #x30) (f-ivc2-cmov3 0))\n      (set ivc2rm ivc2ccrn)\n@@ -433,7 +433,7 @@\n ; nnnnmmmm 11110001 0000N000 0000\tcmovh =crn,rm\t\t\n (dni cmovh-crn-rm-p0\n      \"cmovh CRn,Rm\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmovh1\"))\n      \"cmovh $ivc2crn,$ivc2rm\"\n      (+ ivc2crn ivc2rm (f-ivc2-cmov1 #xf10) (f-21 0) (f-ivc2-cmov2 #x00) (f-ivc2-cmov3 0))\n      (set ivc2crn (or (sll (zext DI ivc2rm) 32) (and DI ivc2crn #xffffffff)))\n@@ -443,7 +443,7 @@\n ; nnnnmmmm 11110001 0000N001 0000\tcmovh =rm,crn\n (dni cmovh-rn-crm-p0\n      \"cmovh Rm,CRn\"\n-     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0))\n+     (OPTIONAL_CP_INSN ivc2-p0-isa (SLOTS P0) (INTRINSIC \"cmovh2\"))\n      \"cmovh $ivc2rm,$ivc2crn\"\n      (+ ivc2crn ivc2rm (f-ivc2-cmov1 #xf10) (f-21 0) (f-ivc2-cmov2 #x10) (f-ivc2-cmov3 0))\n      (set ivc2rm (srl ivc2crn 32))"}]}