[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/surelog.log".
Running: cd "${SURELOG_DIR}/tests/LowMemPkg"; "${SURELOG_DIR}/build/bin/ubuntu-gcc_release/surelog" -o "${SURELOG_DIR}/build/regression/LowMemPkg" -nostdout -batch ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/mp_parser/pp_batch.txt
Surelog preproc status: 0
Running: cd "${SURELOG_DIR}/tests/LowMemPkg"; "${SURELOG_DIR}/build/bin/ubuntu-gcc_release/surelog" -o "${SURELOG_DIR}/build/regression/LowMemPkg" -nostdout -batch ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/mp_preprocess/parser_batch.txt
Surelog parsing status: 0
AST_DEBUG_BEGIN
Count: 16
LIB: work
FILE: ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv
n<> u<15> t<Top_level_rule> c<1> l<19:1> el<23:1>
  n<> u<1> t<Null_rule> p<15> s<14> l<19:1> el<19:1>
  n<> u<14> t<Source_text> p<15> c<13> l<19:1> el<22:11>
    n<> u<13> t<Description> p<14> c<12> l<19:1> el<22:11>
      n<> u<12> t<Package_declaration> p<13> c<2> l<19:1> el<22:11>
        n<> u<2> t<PACKAGE> p<12> s<3> l<19:1> el<19:8>
        n<wddr_pkg> u<3> t<STRING_CONST> p<12> s<10> l<19:9> el<19:17>
        n<> u<10> t<Package_item> p<12> c<9> s<11> l<20:1> el<20:24>
          n<> u<9> t<Package_or_generate_item_declaration> p<10> c<8> l<20:1> el<20:24>
            n<> u<8> t<Data_declaration> p<9> c<7> l<20:1> el<20:24>
              n<> u<7> t<Type_declaration> p<8> c<5> l<20:1> el<20:24>
                n<> u<5> t<Data_type> p<7> c<4> s<6> l<20:9> el<20:14>
                  n<> u<4> t<IntVec_TypeLogic> p<5> l<20:9> el<20:14>
                n<my_logic> u<6> t<STRING_CONST> p<7> l<20:15> el<20:23>
        n<> u<11> t<ENDPACKAGE> p<12> l<22:1> el<22:11>
AST_DEBUG_END
PARSER CACHE USED FOR: ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv
AST_DEBUG_BEGIN
Count: 40
LIB: work
FILE: ${SURELOG_DIR}/tests/LowMemPkg/dut.sv
INCL f<22>: ${SURELOG_DIR}/tests/LowMemPkg/pack_incl.svh
n<> u<39> t<Top_level_rule> c<1> f<22> l<3:1> el<9:1>
  n<> u<1> t<Null_rule> p<39> s<38> f<22> l<3:1> el<3:1>
  n<> u<38> t<Source_text> p<39> c<8> f<22> l<3:1> el<8:10>
    n<> u<8> t<Description> p<38> c<7> s<37> f<22> l<3:1> el<3:20>
      n<> u<7> t<Package_item> p<8> c<6> f<22> l<3:1> el<3:20>
        n<> u<6> t<Package_or_generate_item_declaration> p<7> c<5> f<22> l<3:1> el<3:20>
          n<> u<5> t<Data_declaration> p<6> c<4> f<22> l<3:1> el<3:20>
            n<> u<4> t<Package_import_declaration> p<5> c<3> f<22> l<3:1> el<3:20>
              n<> u<3> t<Package_import_item> p<4> c<2> f<22> l<3:8> el<3:19>
                n<wddr_pkg> u<2> t<STRING_CONST> p<3> f<22> l<3:8> el<3:16>
    n<> u<37> t<Description> p<38> c<36> l<4:1> el<8:10>
      n<> u<36> t<Module_declaration> p<37> c<13> l<4:1> el<8:10>
        n<> u<13> t<Module_nonansi_header> p<36> c<9> s<21> l<4:1> el<4:14>
          n<module> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
          n<top> u<10> t<STRING_CONST> p<13> s<11> l<4:8> el<4:11>
          n<> u<11> t<Package_import_declaration_list> p<13> s<12> l<4:11> el<4:11>
          n<> u<12> t<Port_list> p<13> l<4:11> el<4:13>
        n<> u<21> t<Module_item> p<36> c<20> s<34> l<5:4> el<5:15>
          n<> u<20> t<Port_declaration> p<21> c<19> l<5:4> el<5:14>
            n<> u<19> t<Interface_port_declaration> p<20> c<15> l<5:4> el<5:14>
              n<my_logic> u<15> t<Interface_identifier> p<19> c<14> s<18> l<5:4> el<5:12>
                n<my_logic> u<14> t<STRING_CONST> p<15> l<5:4> el<5:12>
              n<> u<18> t<Interface_identifier_list> p<19> c<17> l<5:13> el<5:14>
                n<a> u<17> t<Interface_identifier> p<18> c<16> l<5:13> el<5:14>
                  n<a> u<16> t<STRING_CONST> p<17> l<5:13> el<5:14>
        n<> u<34> t<Module_item> p<36> c<33> s<35> l<6:4> el<6:12>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<6:4> el<6:12>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<6:4> el<6:12>
              n<> u<31> t<Module_common_item> p<32> c<30> l<6:4> el<6:12>
                n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<6:4> el<6:12>
                  n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<6:4> el<6:12>
                    n<> u<28> t<Data_declaration> p<29> c<27> l<6:4> el<6:12>
                      n<> u<27> t<Variable_declaration> p<28> c<23> l<6:4> el<6:12>
                        n<> u<23> t<Data_type> p<27> c<22> s<26> l<6:4> el<6:9>
                          n<> u<22> t<IntVec_TypeLogic> p<23> l<6:4> el<6:9>
                        n<> u<26> t<Variable_decl_assignment_list> p<27> c<25> l<6:10> el<6:11>
                          n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<6:10> el<6:11>
                            n<b> u<24> t<STRING_CONST> p<25> l<6:10> el<6:11>
        n<> u<35> t<ENDMODULE> p<36> l<8:1> el<8:10>
AST_DEBUG_END
PARSER CACHE USED FOR: ${SURELOG_DIR}/tests/LowMemPkg/dut.sv
[WRN:PA0205] ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv:19:1: No timescale set for "wddr_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/LowMemPkg/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LowMemPkg/dut.sv:4:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
Design                                                 1
Identifier                                             4
ImportTypespec                                         1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Package                                                1
RefTypespec                                            3
SourceFile                                             3
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiIncludes:
  \_SourceFile: (pack_incl.svh), file:${SURELOG_DIR}/tests/LowMemPkg/pack_incl.svh, line:2:1, endln:2:25
    |vpiParent:
    \_SourceFile: , file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv
    |vpiName:pack_incl.svh
|vpiAllPackages:
\_Package: wddr_pkg (wddr_pkg), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (wddr_pkg)
    |vpiName:wddr_pkg
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: wddr_pkg (wddr_pkg), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiTypedef:
  \_TypedefTypespec: (wddr_pkg::my_logic), line:20:15, endln:20:23
    |vpiParent:
    \_Package: wddr_pkg (wddr_pkg), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
    |vpiName:
    \_Identifier: (wddr_pkg::my_logic)
      |vpiName:wddr_pkg::my_logic
    |vpiTypedefAlias:
    \_RefTypespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
      |vpiParent:
      \_TypedefTypespec: (wddr_pkg::my_logic), line:20:15, endln:20:23
      |vpiFullName:wddr_pkg::my_logic
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (wddr_pkg::my_logic), line:20:15, endln:20:23
  |vpiDefName:wddr_pkg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:5:13, endln:5:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.my_logic), line:5:4, endln:5:12
      |vpiParent:
      \_LogicNet: (work@top.a), line:5:13, endln:5:14
      |vpiName:my_logic
      |vpiFullName:work@top.a.my_logic
      |vpiActual:
      \_TypedefTypespec: (wddr_pkg::my_logic), line:20:15, endln:20:23
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:6:10, endln:6:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:6:4, endln:6:9
      |vpiParent:
      \_LogicNet: (work@top.b), line:6:10, endln:6:11
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:5:13, endln:5:14
  |vpiNet:
  \_LogicNet: (work@top.b), line:6:10, endln:6:11
|vpiTypedef:
\_ImportTypespec: (wddr_pkg), line:3:8, endln:3:19
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (wddr_pkg)
    |vpiName:wddr_pkg
  |vpiImportTypespecItem:
  \_Constant: , line:3:8, endln:3:19
    |vpiParent:
    \_ImportTypespec: (wddr_pkg), line:3:8, endln:3:19
    |vpiDecompile:*
    |vpiSize:8
    |STRING:*
    |vpiConstType:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
