0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/kyle/Desktop/simple_rtl/simple_rtl.sim/sim/behav/glbl.v,1492045073,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv,1494892661,systemVerilog,,,,main_testbench,,xil_defaultlib,,,,,,
C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sources_1/new/registers.sv,1494892454,systemVerilog,,,,registers,,xil_defaultlib,,,,,,
