<html><head><style>
span.c1 {
  background-color: #FFFFFF;
  font-family: "Courier New";
}
span.c2 {
  background-color: #BFBFBF;
  font-family: "Courier New";
}
span.attn {
  background-color: #FF0000;
  font-family: "Courier New";
}
</style></head><body><h1>Assertion&nbsp;coverage&nbsp;for&nbsp;top_test.assrt</h1><h2>module&nbsp;assertion</h2><table cellspacing="0" cellpadding="0"><tr><td>Name&nbsp;</td><td>Kind&nbsp;</td><td>Attempts&nbsp;</td><td>Passes&nbsp;</td><td>Fails&nbsp;</td><td>Vacuous&nbsp;passes&nbsp;</td><td>Disables&nbsp;</td></tr><tr><td><span class="c2">asrt_mem_addr_stable</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">3200193</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">&nbsp;800002</span></td><td><span class="c2">4208454</span></td></tr><tr><td><span class="c1">asrt_mem_instr_stable</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208651</span></td><td><span class="c1">4000195</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">4208456</span></td></tr><tr><td><span class="c2">asrt_mem_la_addr_use</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">&nbsp;776726</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">7431899</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;24</span></td></tr><tr><td><span class="c1">asrt_mem_la_read_active</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208649</span></td><td><span class="c1">&nbsp;744420</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">7464209</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20</span></td></tr><tr><td><span class="c2">asrt_mem_la_read_use</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">&nbsp;744420</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">7464209</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20</span></td></tr><tr><td><span class="c1">asrt_mem_la_wdata_use</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208649</span></td><td><span class="c1">&nbsp;&nbsp;50525</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">8157415</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;709</span></td></tr><tr><td><span class="c2">asrt_mem_la_write_active</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">&nbsp;744420</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">7464209</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20</span></td></tr><tr><td><span class="c1">asrt_mem_la_wstrb_use</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208649</span></td><td><span class="c1">&nbsp;&nbsp;55582</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">8153043</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;24</span></td></tr><tr><td><span class="c2">asrt_mem_valid_use</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">3200191</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">&nbsp;800004</span></td><td><span class="c2">4208454</span></td></tr><tr><td><span class="c1">asrt_mem_wdata_stable</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208649</span></td><td><span class="c1">3199865</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">&nbsp;799920</span></td><td><span class="c1">4208864</span></td></tr><tr><td><span class="c2">asrt_mem_wstrb_stable</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">3200193</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">&nbsp;800002</span></td><td><span class="c2">4208454</span></td></tr><tr><td><span class="c1">asrt_pcpi_insn_stable</span></td><td><span class="c1">assert</span></td><td><span class="c1">8208649</span></td><td><span class="c1">3200185</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">&nbsp;800000</span></td><td><span class="c1">4208464</span></td></tr><tr><td><span class="c2">asrt_pcpi_rs2_stable</span></td><td><span class="c2">assert</span></td><td><span class="c2">8208649</span></td><td><span class="c2">2728041</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">&nbsp;681987</span></td><td><span class="c2">4798621</span></td></tr></table></body></html>