#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000041202d0 .scope module, "TB" "TB" 2 1;
 .timescale -9 -12;
v0000000004120c10_0 .net "CLK", 0 0, v0000000004120ad0_0;  1 drivers
v0000000004120cb0_0 .net "D", 0 0, v0000000004120b70_0;  1 drivers
v0000000004120d50_0 .net "Q", 0 0, v0000000004116590_0;  1 drivers
S_0000000004120670 .scope module, "Flipflop_1" "FlipFlop" 2 4, 3 2 0, S_00000000041202d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v000000000411e400_0 .net "CLK", 0 0, v0000000004120ad0_0;  alias, 1 drivers
v000000000411d1a0_0 .var/real "Capacitance", 0 0;
v00000000041207f0_0 .var/i "Counter", 31 0;
v0000000004116450_0 .net "D", 0 0, v0000000004120b70_0;  alias, 1 drivers
v00000000041164f0_0 .var/real "Power", 0 0;
v0000000004116590_0 .var "Q", 0 0;
v0000000004116630_0 .var/i "Voltage", 31 0;
E_00000000041191e0 .event edge, v0000000004116630_0, v000000000411d1a0_0, v00000000041207f0_0;
E_0000000004119220 .event edge, v0000000004116590_0;
E_00000000041193e0 .event posedge, v000000000411e400_0;
S_00000000041166d0 .scope module, "Tester_1" "Tester" 2 5, 4 1 0, S_00000000041202d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /OUTPUT 1 "CLK"
v0000000004120ad0_0 .var "CLK", 0 0;
v0000000004120b70_0 .var "D", 0 0;
    .scope S_0000000004120670;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000004116630_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000004120670;
T_1 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v000000000411d1a0_0;
    %end;
    .thread T_1;
    .scope S_0000000004120670;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000041207f0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000004120670;
T_3 ;
    %wait E_00000000041193e0;
    %load/vec4 v0000000004116450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 7300, 0;
    %load/vec4 v0000000004116450_0;
    %assign/vec4 v0000000004116590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %delay 7700, 0;
    %load/vec4 v0000000004116450_0;
    %assign/vec4 v0000000004116590_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000004120670;
T_4 ;
    %wait E_00000000041193e0;
    %load/vec4 v0000000004116450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %delay 3500, 0;
    %load/vec4 v0000000004116450_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 3 29 "$monitor", "Error SetupTime" {0 0 0};
T_4.2 ;
T_4.0 ;
    %load/vec4 v0000000004116450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %delay 3000, 0;
    %load/vec4 v0000000004116450_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 3 34 "$monitor", "Error SetupTime" {0 0 0};
T_4.6 ;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000004120670;
T_5 ;
    %wait E_0000000004119220;
    %load/vec4 v00000000041207f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000041207f0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000004120670;
T_6 ;
    %wait E_00000000041191e0;
    %load/vec4 v0000000004116630_0;
    %load/vec4 v0000000004116630_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000411d1a0_0;
    %mul/wr;
    %load/vec4 v00000000041207f0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000041164f0_0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000041166d0;
T_7 ;
    %delay 15000, 0;
    %load/vec4 v0000000004120ad0_0;
    %inv;
    %assign/vec4 v0000000004120ad0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000041166d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004120ad0_0, 0, 1;
    %vpi_call 4 14 "$display", "Prueba 1, D=0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004120b70_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 4 18 "$display", "Prueba 2, D=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004120b70_0, 0;
    %delay 20000, 0;
    %vpi_call 4 22 "$monitor", "Resultado final de la prueba en tiempo de: %g ps, D: %b, Q: %d, Numero de cambios: %g, Potencia consumida: %g", $time, v0000000004120b70_0, v0000000004116590_0, v00000000041207f0_0, v00000000041164f0_0 {0 0 0};
    %vpi_call 4 23 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000041202d0;
T_9 ;
    %vpi_call 2 10 "$dumpfile", "FlipFlop.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$display", "CLK     D    Q" {0 0 0};
    %vpi_call 2 14 "$monitor", " %b      %b    %b", v0000000004120c10_0, v0000000004120cb0_0, v0000000004120d50_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TB.v";
    "FlipFlop.v";
    "Tester.v";
