xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Sep 23, 2024 at 13:42:36 UTC
xrun
	-f run.f
		-64
		-uvmhome /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d
		+UVM_VERBOSITY=UVM_LOW
		+UVM_TESTNAME=test_uvc_integration
		-timescale 1ns/100ps
		-incdir ../../yapp/sv
		-incdir ../../channel/sv
		-incdir ../../hbus/sv
		-incdir ../../clock_and_reset/sv
		../../yapp/sv/yapp_pkg.sv
		../../yapp/sv/yapp_if.sv
		../../channel/sv/channel_pkg.sv
		../../channel/sv/channel_if.sv
		../../hbus/sv/hbus_pkg.sv
		../../hbus/sv/hbus_if.sv
		../../clock_and_reset/sv/clock_and_reset_pkg.sv
		../../clock_and_reset/sv/clock_and_reset_if.sv
		clkgen.sv
		tb_top.sv
		hw_top.sv
		../../router_rtl/yapp_router.sv

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d
file: ../../clock_and_reset/sv/clock_and_reset_pkg.sv
package clock_and_reset_pkg;
                          |
xmvlog: *W,TSNSPK (../../clock_and_reset/sv/clock_and_reset_pkg.sv,3|26): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
file: tb_top.sv
	module worklib.tb_top:sv
		errors: 0, warnings: 0
file: hw_top.sv
	module worklib.hw_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x78f7eddb
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		clock_and_reset_pkg
		yapp_pkg
		channel_pkg
		hbus_pkg
		tb_top
		hw_top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fifo:sv <0x3be12133>
			streams:  11, words:  5521
		worklib.port_fsm:sv <0x092bd148>
			streams:  32, words: 20372
		worklib.host_ctl:sv <0x521eaa2c>
			streams:  20, words: 14640
		worklib.yapp_router:sv <0x77ab6e02>
			streams:  18, words:  4417
		worklib.clkgen:sv <0x75e64219>
			streams:   2, words:   875
		worklib.tb_top:sv <0x15221407>
			streams:  86, words: 68976
		worklib.clock_and_reset_pkg:sv <0x1db74ccb>
			streams: 523, words: 609013
		worklib.channel_pkg:sv <0x795eaee2>
			streams: 598, words: 752716
		worklib.clock_and_reset_if:sv <0x50de3479>
			streams:   9, words:  2099
		worklib.hw_top:sv <0x6b0fcd41>
			streams:  23, words:  5568
		worklib.hbus_if:sv <0x7f4e0d8f>
			streams: 837, words: 992802
		worklib.channel_if:sv <0x0becbf30>
			streams:   5, words:  8240
		worklib.yapp_if:sv <0x3f693b34>
			streams: 734, words: 856726
		worklib.cdns_uvm_pkg:sv <0x1b4f1e8d>
			streams: 172, words: 248139
		worklib.cdns_uvmapi:svp <0x0745dd90>
			streams:  27, words: 28687
		worklib.cdns_assert2uvm_pkg:sv <0x2d6d1166>
			streams:   3, words:  1654
		worklib.uvm_pkg:sv <0x65785331>
			streams: 4542, words: 6810932
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        9       7
		Interfaces:                     6       4
		Verilog packages:               8       8
		Resolved nets:                  0       1
		Registers:                 18,444  11,451
		Scalar wires:                  63       -
		Vectored wires:                34       -
		Named events:                   5      13
		Always blocks:                 20      16
		Initial blocks:               461     213
		Parallel blocks:               39      40
		Cont. assignments:             19      42
		Pseudo assignments:            26       -
		Assertions:                     4       4
		Covergroup Instances:           0       2
		Compilation units:              1       1
		SV Class declarations:        249     363
		SV Class specializations:     561     561
		Process Clocks:                14       4
		Simulation timescale:       100ps
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
SVSEED default: 1
xcelium> source /tools/cadence/XCELIUM/24.03.004/tools/xcelium/files/xmsimrc
xcelium> source /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (24.03-s004)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test_uvc_integration...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                           Type                       Size  Value     
--------------------------------------------------------------------------
uvm_test_top                   test_uvc_integration       -     @2850     
  tb                           router_tb                  -     @2953     
    chan0                      channel_env                -     @3067     
      rx_agent                 channel_rx_agent           -     @3220     
        driver                 channel_rx_driver          -     @3926     
          rsp_port             uvm_analysis_port          -     @4077     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @4028     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @3214     
          item_collected_port  uvm_analysis_port          -     @3307     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h0       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @3284     
          rsp_export           uvm_analysis_export        -     @3397     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @3947     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h0       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    chan1                      channel_env                -     @3044     
      rx_agent                 channel_rx_agent           -     @4131     
        driver                 channel_rx_driver          -     @4820     
          rsp_port             uvm_analysis_port          -     @4965     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @4917     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h1       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @4128     
          item_collected_port  uvm_analysis_port          -     @4215     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h1       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @4195     
          rsp_export           uvm_analysis_export        -     @4300     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @4840     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h1       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    chan2                      channel_env                -     @3096     
      rx_agent                 channel_rx_agent           -     @5017     
        driver                 channel_rx_driver          -     @5706     
          rsp_port             uvm_analysis_port          -     @5851     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @5803     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h2       
          recording_detail     integral                   32    'd1       
        monitor                channel_rx_monitor         -     @5014     
          item_collected_port  uvm_analysis_port          -     @5101     
            recording_detail   integral                   32    'd1       
          channel_id           integral                   32    'h2       
          checks_enable        integral                   1     'h1       
          coverage_enable      integral                   1     'h1       
          recording_detail     integral                   32    'd1       
        sequencer              channel_rx_sequencer       -     @5081     
          rsp_export           uvm_analysis_export        -     @5186     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @5726     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      channel_id               integral                   32    'h2       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    clock_and_reset            clock_and_reset_env        -     @2985     
      agent                    clock_and_reset_agent      -     @5902     
        driver                 clock_and_reset_driver     -     @5933     
          rsp_port             uvm_analysis_port          -     @6034     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @5983     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        sequencer              clock_and_reset_sequencer  -     @6013     
          rsp_export           uvm_analysis_export        -     @6123     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @6671     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    hbus                       hbus_env                   -     @3173     
      masters[0]               hbus_master_agent          -     @6807     
        driver                 hbus_master_driver         -     @7426     
          rsp_port             uvm_analysis_port          -     @7577     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @7528     
            recording_detail   integral                   32    'd1       
          random_delay         integral                   1     'h0       
          master_id            integral                   32    'h0       
          recording_detail     integral                   32    'd1       
        sequencer              hbus_master_sequencer      -     @6838     
          rsp_export           uvm_analysis_export        -     @6899     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @7447     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        monitor                hbus_monitor               -     @6721     
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        master_id              integral                   32    'h0       
        recording_detail       integral                   32    'd1       
      monitor                  hbus_monitor               -     @6721     
        item_collected_port    uvm_analysis_port          -     @6773     
          recording_detail     integral                   32    'd1       
        checks_enable          integral                   1     'h1       
        coverage_enable        integral                   1     'h1       
        recording_detail       integral                   32    'd1       
      num_masters              integral                   32    'h1       
      num_slaves               integral                   32    'h0       
      checks_enable            integral                   1     'h1       
      coverage_enable          integral                   1     'h1       
      recording_detail         integral                   32    'd1       
    yapp                       yapp_env                   -     @2984     
      tx_agent                 yapp_tx_agent              -     @7629     
        driver                 yapp_tx_driver             -     @8278     
          rsp_port             uvm_analysis_port          -     @8429     
            recording_detail   integral                   32    'd1       
          seq_item_port        uvm_seq_item_pull_port     -     @8380     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
        monitor                yapp_tx_monitor            -     @7661     
          recording_detail     integral                   32    'd1       
        sequencer              yapp_tx_sequencer          -     @7659     
          rsp_export           uvm_analysis_export        -     @7749     
            recording_detail   integral                   32    'd1       
          seq_item_export      uvm_seq_item_pull_imp      -     @8299     
            recording_detail   integral                   32    'd1       
          recording_detail     integral                   32    'd1       
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       integral                   32    'd1       
      recording_detail         integral                   32    'd1       
    recording_detail           integral                   32    'd1       
--------------------------------------------------------------------------

SDI/Verilog Transaction Recording Facility Version 24.03-s004
UVM_INFO ../../yapp/sv/yapp_tx_seqs.sv(313) @ 0: uvm_test_top.tb.yapp.tx_agent.sequencer@@test_uvc_seq [test_uvc_seq] Executing TEST_OVC_SEQ
UVM_INFO ../../hbus/sv/hbus_master_seqs.sv(196) @ 0: uvm_test_top.tb.hbus.masters[0].sequencer@@hbus_small_packet_seq [hbus_small_packet_seq] Executing sequence
UVM_INFO ../../channel/sv/channel_rx_seqs.sv(33) @ 0: uvm_test_top.tb.chan2.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
UVM_INFO ../../channel/sv/channel_rx_seqs.sv(33) @ 0: uvm_test_top.tb.chan1.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
UVM_INFO ../../channel/sv/channel_rx_seqs.sv(33) @ 0: uvm_test_top.tb.chan0.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
UVM_INFO ../../hbus/sv/hbus_master_seqs.sv(133) @ 0: uvm_test_top.tb.hbus.masters[0].sequencer@@hbus_small_packet_seq.hbus_seq [hbus_set_yapp_regs_seq] Executing sequence
UVM_INFO ../../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @9144     
  haddr               integral              16    'h1000    
  hdata               integral              8     'h14      
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    650       
  end_time            time                  64    750       
------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
------------------------------------------------------------
Name                  Type                  Size  Value     
------------------------------------------------------------
tr_collect            hbus_transaction      -     @9144     
  haddr               integral              16    'h1001    
  hdata               integral              8     'h1       
  hwr_rd              hbus_read_write_enum  1     HBUS_WRITE
  wait_between_cycle  integral              32    'h0       
  begin_time          time                  64    850       
  end_time            time                  64    950       
------------------------------------------------------------

UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(62) @ 950: uvm_test_top.tb.yapp.tx_agent.monitor [yapp_tx_monitor] Packet Collected :
---------------------------------------------------
Name            Type               Size  Value     
---------------------------------------------------
pkt             short_yapp_packet  -     @8926     
  length        integral           6     'h1       
  addr          integral           2     'h0       
  payload       da(integral)       1     -         
    [0]         integral           8     'h0       
  parity        integral           8     'b1       
  parity_type   parity_t           1     BAD_PARITY
  packet_delay  integral           32    'h0       
  begin_time    time               64    750       
  end_time      time               64    950       
---------------------------------------------------

*** ROUTER (DUT) Parity Error Identified: Expected:01 Computed:04 ***
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(144) @ 2050: uvm_test_top.tb.chan0.rx_agent.monitor [channel_rx_monitor] Channel_0 Packet collected :
--------------------------------------------------
Name              Type            Size  Value     
--------------------------------------------------
packet_collected  channel_packet  -     @8928     
  length          integral        6     'h1       
  addr            integral        2     'h0       
  payload         da(integral)    1     -         
    [0]           integral        8     'h0       
  parity          integral        8     'h1       
  parity_type     parity_e        1     BAD_PARITY
  packet_delay    integral        32    'd0       
  begin_time      time            64    1750      
  end_time        time            64    2050      
--------------------------------------------------

UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(62) @ 2350: uvm_test_top.tb.yapp.tx_agent.monitor [yapp_tx_monitor] Packet Collected :
---------------------------------------------------
Name            Type               Size  Value     
---------------------------------------------------
pkt             short_yapp_packet  -     @8799     
  length        integral           6     'h2       
  addr          integral           2     'h0       
  payload       da(integral)       2     -         
    [0]         integral           8     'h0       
    [1]         integral           8     'h1       
  parity        integral           8     'b10      
  parity_type   parity_t           1     BAD_PARITY
  packet_delay  integral           32    'h0       
  begin_time    time               64    2050      
  end_time      time               64    2350      
---------------------------------------------------

*** ROUTER (DUT) Parity Error Identified: Expected:02 Computed:09 ***
UVM_INFO /tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2900: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 2900: uvm_test_top.tb.chan0.rx_agent.driver [channel_rx_driver] Report: Channel_0 RX Driver Sent 2 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 2900: uvm_test_top.tb.chan0.rx_agent.monitor [channel_rx_monitor] Report: Channel_0 Monitor Collected 1 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 2900: uvm_test_top.tb.chan1.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 2900: uvm_test_top.tb.chan1.rx_agent.monitor [channel_rx_monitor] Report: Channel_1 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 2900: uvm_test_top.tb.chan2.rx_agent.driver [channel_rx_driver] Report: Channel_2 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 2900: uvm_test_top.tb.chan2.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 Monitor Collected 0 Packets
UVM_INFO ../../hbus/sv/hbus_monitor.sv(132) @ 2900: uvm_test_top.tb.hbus.monitor [hbus_monitor] Report: HBUS Monitor Collected 2 WRITE and 0 READ Transactions
UVM_INFO ../../yapp/sv/yapp_tx_driver.sv(86) @ 2900: uvm_test_top.tb.yapp.tx_agent.driver [yapp_tx_driver] Report: YAPP TX driver sent 2 packets
UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(78) @ 2900: uvm_test_top.tb.yapp.tx_agent.monitor [yapp_tx_monitor] Report: YAPP Monitor Collected 2 Packets

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   26
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
[channel_rx_driver]     3
[channel_rx_monitor]     4
[channel_rx_resp_seq]     3
[clock_and_reset_sequence]     1
[hbus_monitor]     5
[hbus_set_yapp_regs_seq]     1
[hbus_small_packet_seq]     1
[test_uvc_seq]     1
[yapp_tx_driver]     1
[yapp_tx_monitor]     3
Simulation complete via $finish(1) at time 290 NS + 49
/tools/cadence/XCELIUM/24.03.004/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s004: Exiting on Sep 23, 2024 at 13:42:46 UTC  (total: 00:00:10)
