==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:60:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:60:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 89276 ; free virtual = 179809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 89276 ; free virtual = 179809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 944.848 ; gain = 524.070 ; free physical = 89215 ; free virtual = 179752
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 944.848 ; gain = 524.070 ; free physical = 89213 ; free virtual = 179752
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [XFORM 203-131] Reshaping array 'dense_1_input.V' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:62) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 5 process function(s): 
	 'window.entry156'
	 'Block__proc'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:25:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:23:26 ; elapsed = 00:23:34 . Memory (MB): peak = 1535.867 ; gain = 1115.090 ; free physical = 88629 ; free virtual = 179173
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:25:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:27:48 ; elapsed = 00:27:56 . Memory (MB): peak = 1535.867 ; gain = 1115.090 ; free physical = 88606 ; free virtual = 179152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry156' to 'window_entry156'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1676.84 seconds; current allocated memory: 726.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 726.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 726.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 726.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 726.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 726.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 726.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 726.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.41 seconds; current allocated memory: 764.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 58.5 seconds; current allocated memory: 818.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.55 seconds; current allocated memory: 820.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 821.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.92 seconds; current allocated memory: 852.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.01 seconds; current allocated memory: 900.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.17 seconds; current allocated memory: 901.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 905.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 11.11 seconds; current allocated memory: 908.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry156'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 908.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 908.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_12s_12s_16_1_1' to 'window_mul_mul_12bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_12bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 908.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 39951 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 228.33 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 66.04 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 80.7 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/dense_1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry156_U0' to 'start_for_window_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dense_large_1_U0' to 'start_for_dense_ldEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 58.64 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 233.70 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_V_c1_U(fifo_w2160_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_V_c_U(fifo_w2160_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/digi2win.h:23:5: error: unknown type name 'layer1_t'
    layer1_t layer_1_out[180]
    ^
firmware/nnet_utils/digi2win.h:30:33: error: no matching function for call to 'get3DImageIndexWindow'
                int index_win = get3DImageIndexWindow(win_nlayer, win_ieta, win_nstrip);
                                ^~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/digi2win.h:16:5: note: candidate template ignored: couldn't infer template argument 'data_T'
int get3DImageIndexWindow(int layer, int roll, int strip) {
    ^
firmware/nnet_utils/digi2win.h:34:33: error: no matching function for call to 'get3DImageIndex'
                    int index = get3DImageIndex(win_nlayer, test_ieta, test_nstrip);
                                ^~~~~~~~~~~~~~~
firmware/nnet_utils/digi2win.h:6:5: note: candidate template ignored: couldn't infer template argument 'data_T'
int get3DImageIndex(int layer, int roll, int strip) {
    ^
firmware/nnet_utils/digi2win.h:37:17: error: use of undeclared identifier 'layer5_out'; did you mean 'layer_1_out'?
                layer5_out[index_win] = float(has_hit);
                ^~~~~~~~~~
                layer_1_out
firmware/nnet_utils/digi2win.h:23:14: note: 'layer_1_out' declared here
    layer1_t layer_1_out[180]
             ^
In file included from firmware/window.cpp:1:
firmware/window.cpp:53:13: error: redefinition of 'dense_1_input' with a different type
    input_t dense_1_input[180];
            ^
firmware/window.cpp:25:10: note: previous definition is here
    digi dense_1_input[18432],
         ^
firmware/window.cpp:55:32: error: unexpected type name 'digi': expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                               ^
firmware/window.cpp:73:2: error: expected '}'
}
 ^
firmware/nnet_utils/digi2win.h:4:16: note: to match this '{'
namespace nnet {
               ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/digi2win.h:23:5: error: unknown type name 'layer1_t'
    layer1_t layer_1_out[180]
    ^
firmware/nnet_utils/digi2win.h:37:17: error: use of undeclared identifier 'layer5_out'; did you mean 'layer_1_out'?
                layer5_out[index_win] = float(has_hit);
                ^~~~~~~~~~
                layer_1_out
firmware/nnet_utils/digi2win.h:23:14: note: 'layer_1_out' declared here
    layer1_t layer_1_out[180]
             ^
In file included from firmware/window.cpp:1:
firmware/window.cpp:53:13: error: redefinition of 'dense_1_input' with a different type
    input_t dense_1_input[180];
            ^
firmware/window.cpp:25:10: note: previous definition is here
    digi dense_1_input[18432],
         ^
firmware/window.cpp:55:17: error: unexpected type name 'digi': expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                ^
firmware/window.cpp:55:23: error: unexpected type name 'input_t': expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                      ^
firmware/window.cpp:55:36: error: expected ')'
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                                   ^
firmware/window.cpp:55:31: note: to match this '('
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                              ^
firmware/window.cpp:55:52: error: expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                                                   ^
firmware/window.cpp:73:2: error: expected '}'
}
 ^
firmware/nnet_utils/digi2win.h:4:16: note: to match this '{'
namespace nnet {
               ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/digi2win.h:23:5: error: unknown type name 'layer1_t'
    layer1_t layer_1_out[180]
    ^
In file included from firmware/window.cpp:1:
firmware/window.cpp:53:13: error: redefinition of 'dense_1_input' with a different type
    input_t dense_1_input[180];
            ^
firmware/window.cpp:25:10: note: previous definition is here
    digi dense_1_input[18432],
         ^
firmware/window.cpp:55:17: error: unexpected type name 'digi': expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                ^
firmware/window.cpp:55:23: error: unexpected type name 'input_t': expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                      ^
firmware/window.cpp:55:36: error: expected ')'
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                                   ^
firmware/window.cpp:55:31: note: to match this '('
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                              ^
firmware/window.cpp:55:52: error: expected expression
 nnet::digi2win<digi, input_t>(digi, dense_1_input);
                                                   ^
firmware/window.cpp:73:2: error: expected '}'
}
 ^
firmware/nnet_utils/digi2win.h:4:16: note: to match this '{'
namespace nnet {
               ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:70:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:70:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:76:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:63:5
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 86830 ; free virtual = 179311
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 86830 ; free virtual = 179312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 86783 ; free virtual = 179265
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:32) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 86783 ; free virtual = 179264
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'win_digi'  accessed through non-constant indices on dimension 1 (firmware/window.cpp:64:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'win_digi'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:72) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:32) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/window.cpp:63) to a process function for dataflow in function 'window'.
WARNING: [XFORM 203-713] All the elements of global array 'dense_1_input.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 7 process function(s): 
	 'window.entry160'
	 'Block_.preheader.preheader187_proc'
	 'nnet::digi2win'
	 'Loop_1_proc'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:30:44) to (firmware/nnet_utils/nnet_digi2win.h:39:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:25)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:22:39 ; elapsed = 00:22:46 . Memory (MB): peak = 1535.867 ; gain = 1115.090 ; free physical = 86233 ; free virtual = 178718
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader187_proc' to 'Block_.preheader.pre' (firmware/window.cpp:37:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_1_input.V' (firmware/window.cpp:64:9)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:27:41 ; elapsed = 00:27:48 . Memory (MB): peak = 1663.867 ; gain = 1243.090 ; free physical = 86023 ; free virtual = 178512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry160' to 'window_entry160'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1669.43 seconds; current allocated memory: 899.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 899.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 899.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 899.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 899.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 899.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 908.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 49.66 seconds; current allocated memory: 985.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.25 seconds; current allocated memory: 985.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 987.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 987.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 987.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_2', firmware/nnet_utils/nnet_dense_large.h:76->firmware/nnet_utils/nnet_dense_large.h:274) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.78 seconds; current allocated memory: 1023.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 390.73 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 345.64 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.2 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.29 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 281.58 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 265.29 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.32 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 24.92 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry160' is 18437 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry160'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_1_1_1' to 'window_mux_2568_1bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win' is 18616 from HDL expression: (~((ap_start == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_1bkb': 360 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 10.14 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mux_1808_1_1_1' to 'window_mux_1808_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mux_1808_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 58.61 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_11ns_12s_16_1_1' to 'window_mul_mul_11dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_11dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 69606 from HDL expression: (1'b1 == ap_CS_fsm_state379)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 105.02 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 364.26 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 79.12 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'window_dense_1_input_V' to 'window_dense_1_ineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry160_U0' to 'start_for_window_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_digi2win_U0' to 'start_for_digi2wig8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 297.89 seconds; current allocated memory: 2.307 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.14 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO window_dense_1_ineOg_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'window_dense_1_ineOg_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_0_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_1_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_2_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_3_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_4_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_5_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_6_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_7_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_8_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_9_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_10_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_11_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_12_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_13_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_14_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_15_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_16_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_17_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_18_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_19_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_20_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_21_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_22_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_23_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_24_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_25_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_26_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_27_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_28_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_29_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_30_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_31_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_32_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_33_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_34_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_35_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_36_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_37_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_38_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_39_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_40_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_41_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_42_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_43_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_44_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_45_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_46_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_47_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_48_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_49_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_50_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_51_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_52_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_53_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_54_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_55_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_56_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_57_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_58_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_59_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_60_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_61_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_62_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_63_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_64_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_65_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_66_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_67_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_68_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_69_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_70_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_71_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_72_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_73_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_74_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_75_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_76_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_77_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_78_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_79_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_80_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_81_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_82_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_83_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_84_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_85_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_86_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_87_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_88_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_89_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_90_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_91_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_92_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_93_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_94_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_95_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_96_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_97_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_98_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_99_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_100_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_101_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_102_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_103_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_104_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_105_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_106_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_107_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_108_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_109_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_110_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_111_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_112_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_113_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_114_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_115_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_116_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_117_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_118_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_119_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_120_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_121_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_122_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_123_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_124_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_125_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_126_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_127_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_128_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_129_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_130_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_131_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_132_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_133_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_134_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_135_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_136_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_137_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_138_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_139_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_140_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_141_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_142_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_143_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_144_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_145_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_146_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_147_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_148_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_149_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_150_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_151_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_152_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_153_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_154_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_155_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_156_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_157_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_158_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_159_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_160_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_161_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_162_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_163_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_164_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_165_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_166_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_167_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_168_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_169_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_170_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_171_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_172_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_173_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_174_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_175_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_176_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_177_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_178_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_digi_179_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:70:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:70:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:76:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:63:5
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 73086 ; free virtual = 169137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 73086 ; free virtual = 169137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 73029 ; free virtual = 169080
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:32) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 73029 ; free virtual = 169080
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'win_digi'  accessed through non-constant indices on dimension 1 (firmware/window.cpp:64:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 72358 ; free virtual = 169139
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 72358 ; free virtual = 169139
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 72297 ; free virtual = 169078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 72298 ; free virtual = 169079
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:29) in function 'nnet::digi2win' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:29) in function 'nnet::digi2win' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-180] Applying partition directive (firmware/nnet_utils/nnet_digi2win.h:27:1) and reshape directive (firmware/window.cpp:32:1) on the same variable 'digi' (firmware/window.cpp:25) may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 72172 ; free virtual = 168954
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 72173 ; free virtual = 168954
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 72112 ; free virtual = 168894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 944.875 ; gain = 524.098 ; free physical = 72113 ; free virtual = 168894
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_input.V' (firmware/window.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_input.V' (firmware/window.cpp:59) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_digi2win.h:41:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:68) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 6 process function(s): 
	 'window.entry701'
	 'Block__proc'
	 'nnet::digi2win'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:26:38 ; elapsed = 00:26:45 . Memory (MB): peak = 1967.871 ; gain = 1547.094 ; free physical = 71129 ; free virtual = 167941
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:32:25 ; elapsed = 00:32:32 . Memory (MB): peak = 1967.871 ; gain = 1547.094 ; free physical = 71086 ; free virtual = 167898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry701' to 'window_entry701'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1955.3 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 313.54 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.93 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 772.53 seconds; current allocated memory: 1.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 308.59 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 292.55 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.69 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 183.96 seconds; current allocated memory: 1.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 300.05 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 285.06 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.75 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 26.42 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry701' is 18437 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry701'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_5_1_1' to 'window_mux_2568_5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_1_1_1' to 'window_mux_2568_1cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win' is 18617 from HDL expression: (~((digi_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_1cud': 540 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_5bkb': 540 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 23.89 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_11ns_12s_16_1_1' to 'window_mul_mul_11dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_11dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 190.75 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 89.74 seconds; current allocated memory: 3.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 320.55 seconds; current allocated memory: 3.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 79.25 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry701_U0' to 'start_for_window_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_digi2win_U0' to 'start_for_digi2wifYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 314.39 seconds; current allocated memory: 3.621 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.14 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_0_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_1_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_2_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_3_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_4_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_5_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_6_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_7_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_8_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_9_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_10_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_11_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_12_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_13_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_14_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_15_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_16_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_17_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_18_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_19_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_20_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_21_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_22_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_23_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_24_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_25_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_26_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_27_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_28_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_29_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_30_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_31_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_32_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_33_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_34_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_35_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_36_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_37_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_38_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_39_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_40_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_41_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_42_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_43_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_44_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_45_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_46_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_47_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_48_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_49_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_50_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_51_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_52_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_53_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_54_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_55_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_56_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_57_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_58_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_59_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_60_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_61_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_62_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_63_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_64_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_65_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_66_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_67_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_68_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_69_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_70_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_71_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_72_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_73_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_74_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_75_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_76_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_77_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_78_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_79_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_80_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_81_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_82_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_83_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_84_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_85_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_86_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_87_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_88_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_89_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_90_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_91_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_92_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_93_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_94_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_95_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_96_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_97_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_98_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_99_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_100_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_101_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_102_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_103_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_104_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_105_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_106_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_107_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_108_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_109_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_110_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_111_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_112_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_113_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_114_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_115_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_116_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_117_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_118_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_119_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_120_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_121_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_122_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_123_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_124_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_125_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_126_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_127_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_128_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_129_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_130_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_131_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_132_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_133_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_134_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_135_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_136_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_137_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_138_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_139_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_140_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_141_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_142_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_143_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_144_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_145_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_146_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_147_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_148_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_149_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_150_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_151_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_152_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_153_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_154_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_155_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_156_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_157_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_158_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_159_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_160_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_161_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_162_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_163_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_164_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_165_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_166_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_167_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_168_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_169_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_170_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_171_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_172_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_173_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_174_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_175_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_176_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_177_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_178_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_179_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w12_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 53462 ; free virtual = 164508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 53462 ; free virtual = 164508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 53416 ; free virtual = 164462
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 53416 ; free virtual = 164462
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_input.V' (firmware/window.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_input.V' (firmware/window.cpp:59) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_digi2win.h:41:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:68) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 6 process function(s): 
	 'window.entry701'
	 'Block__proc'
	 'nnet::digi2win'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:32:09 ; elapsed = 00:32:17 . Memory (MB): peak = 1975.871 ; gain = 1555.094 ; free physical = 55188 ; free virtual = 166177
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:37:41 ; elapsed = 00:37:50 . Memory (MB): peak = 1975.871 ; gain = 1555.094 ; free physical = 55100 ; free virtual = 166089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry701' to 'window_entry701'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2273.1 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 301.83 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 168.45 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 716.76 seconds; current allocated memory: 1.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 282.08 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 267.16 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.97 seconds; current allocated memory: 1.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 273.74 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 259.56 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 33.53 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 24.36 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry701' is 18437 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry701'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_5_1_1' to 'window_mux_2568_5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_1_1_1' to 'window_mux_2568_1cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win' is 18617 from HDL expression: (~((digi_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_1cud': 540 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_5bkb': 540 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 25.01 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_11ns_12s_16_1_1' to 'window_mul_mul_11dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_11dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 176.6 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 86.87 seconds; current allocated memory: 3.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 293.09 seconds; current allocated memory: 3.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 75.6 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry701_U0' to 'start_for_window_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_digi2win_U0' to 'start_for_digi2wifYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 290.31 seconds; current allocated memory: 3.621 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.14 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_0_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_1_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_2_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_3_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_4_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_5_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_6_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_7_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_8_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_9_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_10_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_11_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_12_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_13_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_14_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_15_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_16_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_17_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_18_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_19_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_20_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_21_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_22_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_23_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_24_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_25_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_26_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_27_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_28_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_29_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_30_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_31_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_32_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_33_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_34_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_35_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_36_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_37_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_38_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_39_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_40_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_41_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_42_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_43_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_44_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_45_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_46_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_47_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_48_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_49_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_50_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_51_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_52_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_53_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_54_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_55_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_56_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_57_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_58_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_59_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_60_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_61_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_62_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_63_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_64_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_65_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_66_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_67_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_68_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_69_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_70_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_71_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_72_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_73_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_74_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_75_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_76_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_77_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_78_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_79_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_80_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_81_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_82_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_83_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_84_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_85_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_86_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_87_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_88_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_89_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_90_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_91_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_92_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_93_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_94_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_95_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_96_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_97_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_98_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_99_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_100_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_101_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_102_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_103_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_104_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_105_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_106_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_107_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_108_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_109_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_110_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_111_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_112_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_113_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_114_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_115_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_116_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_117_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_118_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_119_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_120_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_121_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_122_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_123_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_124_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_125_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_126_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_127_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_128_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_129_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_130_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_131_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_132_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_133_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_134_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_135_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_136_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_137_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_138_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_139_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_140_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_141_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_142_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_143_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_144_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_145_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_146_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_147_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_148_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_149_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_150_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_151_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_152_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_153_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_154_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_155_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_156_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_157_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_158_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_159_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_160_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_161_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_162_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_163_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_164_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_165_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_166_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_167_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_168_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_169_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_170_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_171_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_172_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_173_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_174_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_175_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_176_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_177_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_178_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_179_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w12_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:72:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 58765 ; free virtual = 171182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 58765 ; free virtual = 171182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 58719 ; free virtual = 171136
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 58719 ; free virtual = 171136
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' completely with a factor of 3.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:27) in function 'nnet::digi2win' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_input.V' (firmware/window.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_input.V' (firmware/window.cpp:59) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_digi2win.h:41:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:68) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win' (firmware/nnet_utils/nnet_digi2win.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 6 process function(s): 
	 'window.entry701'
	 'Block__proc'
	 'nnet::digi2win'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:18:31) to (firmware/nnet_utils/nnet_digi2win.h:41:17) in function 'nnet::digi2win'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:25:54 ; elapsed = 00:26:01 . Memory (MB): peak = 1967.871 ; gain = 1547.094 ; free physical = 57773 ; free virtual = 170190
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:31:23 ; elapsed = 00:31:31 . Memory (MB): peak = 1967.871 ; gain = 1547.094 ; free physical = 57716 ; free virtual = 170133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry701' to 'window_entry701'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1894.02 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 299.48 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.4 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 798.27 seconds; current allocated memory: 1.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 281.82 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 264.7 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 187.47 seconds; current allocated memory: 1.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 272 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 254.66 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 32.69 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 24.06 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry701' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry701' is 18437 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry701'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_5_1_1' to 'window_mux_2568_5bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_mux_2568_1_1_1' to 'window_mux_2568_1cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win' is 18617 from HDL expression: (~((digi_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_1cud': 540 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_mux_2568_5bkb': 540 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 23.79 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_11ns_12s_16_1_1' to 'window_mul_mul_11dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_11dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 172.79 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 85.57 seconds; current allocated memory: 3.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 285.77 seconds; current allocated memory: 3.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 76.3 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry701_U0' to 'start_for_window_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_digi2win_U0' to 'start_for_digi2wifYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 293.26 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.14 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_0_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_1_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_2_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_3_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_4_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_5_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_6_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_7_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_8_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_9_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_10_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_11_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_12_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_13_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_14_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_15_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_16_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_17_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_18_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_19_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_20_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_21_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_22_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_23_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_24_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_25_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_26_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_27_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_28_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_29_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_30_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_31_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_32_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_33_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_34_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_35_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_36_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_37_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_38_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_39_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_40_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_41_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_42_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_43_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_44_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_45_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_46_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_47_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_48_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_49_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_50_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_51_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_52_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_53_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_54_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_55_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_56_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_57_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_58_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_59_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_60_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_61_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_62_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_63_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_64_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_65_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_66_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_67_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_68_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_69_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_70_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_71_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_72_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_73_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_74_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_75_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_76_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_77_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_78_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_79_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_80_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_81_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_82_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_83_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_84_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_85_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_86_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_87_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_88_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_89_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_90_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_91_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_92_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_93_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_94_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_95_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_96_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_97_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_98_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_99_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_100_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_101_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_102_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_103_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_104_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_105_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_106_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_107_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_108_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_109_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_110_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_111_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_112_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_113_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_114_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_115_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_116_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_117_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_118_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_119_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_120_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_121_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_122_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_123_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_124_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_125_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_126_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_127_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_128_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_129_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_130_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_131_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_132_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_133_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_134_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_135_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_136_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_137_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_138_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_139_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_140_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_141_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_142_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_143_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_144_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_145_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_146_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_147_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_148_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_149_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_150_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_151_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_152_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_153_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_154_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_155_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_156_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_157_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_158_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_159_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_160_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_161_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_162_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_163_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_164_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_165_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_166_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_167_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_168_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_169_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_170_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_171_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_172_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_173_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_174_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_175_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_176_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_177_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_178_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_179_V_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w12_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:68:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:68:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:74:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:74:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 25627 ; free virtual = 153789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 25627 ; free virtual = 153789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 25569 ; free virtual = 153730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::findMax<bool>' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:65) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:69) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 25567 ; free virtual = 153729
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:52:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::findMax<bool>' (firmware/nnet_utils/nnet_digi2win.h:22).
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:60) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 3.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:68:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:68:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:74:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:74:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 25624 ; free virtual = 153780
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 25624 ; free virtual = 153781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 25567 ; free virtual = 153724
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::findMax<bool>' (firmware/nnet_utils/nnet_digi2win.h:34) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:65) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:69) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 25567 ; free virtual = 153724
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:52:21).
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:60) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_digi2win.h:61) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 10.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:39:17: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                max[0] = current_nhits;
                ^~~
                fmax
/usr/include/bits/mathcalls.h:339:15: note: 'fmax' declared here
extern double fmax (double __x, double __y) throw () __attribute__ ((__const__)); extern double __fmax (double __x, double __y) throw () __attribute__ ((__const__));
              ^
In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:39:17: error: subscript of pointer to function type 'double (double, double) throw()'
                max[0] = current_nhits;
                ^~~
firmware/nnet_utils/nnet_digi2win.h:40:17: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                max[1] = nstrip;
                ^~~
                fmax
/usr/include/bits/mathcalls.h:339:15: note: 'fmax' declared here
extern double fmax (double __x, double __y) throw () __attribute__ ((__const__)); extern double __fmax (double __x, double __y) throw () __attribute__ ((__const__));
              ^
In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:40:17: error: subscript of pointer to function type 'double (double, double) throw()'
                max[1] = nstrip;
                ^~~
firmware/nnet_utils/nnet_digi2win.h:41:17: error: use of undeclared identifier 'max'; did you mean 'fmax'?
                max[2] = ieta;
                ^~~
                fmax
/usr/include/bits/mathcalls.h:339:15: note: 'fmax' declared here
extern double fmax (double __x, double __y) throw () __attribute__ ((__const__)); extern double __fmax (double __x, double __y) throw () __attribute__ ((__const__));
              ^
In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:41:17: error: subscript of pointer to function type 'double (double, double) throw()'
                max[2] = ieta;
                ^~~
firmware/nnet_utils/nnet_digi2win.h:45:12: error: use of undeclared identifier 'max'; did you mean 'fmax'?
    return max;
           ^~~
           fmax
/usr/include/bits/mathcalls.h:339:15: note: 'fmax' declared here
extern double fmax (double __x, double __y) throw () __attribute__ ((__const__)); extern double __fmax (double __x, double __y) throw () __attribute__ ((__const__));
              ^
In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:45:12: error: cannot initialize return object of type 'int *' with an lvalue of type 'double (double, double) throw()'
    return max;
           ^~~
In file included from firmware/window.cpp:1:
firmware/window.cpp:61:13: error: no matching function for call to 'findMax'
 int* max = nnet::findMax(digi, max);
            ^~~~~~~~~~~~~
firmware/nnet_utils/nnet_digi2win.h:22:6: note: candidate function template not viable: requires 1 argument, but 2 were provided
int* findMax(data_T digi[18432]) {
     ^
9 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 200-40] In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:43:12: warning: address of stack memory associated with local variable 'max_coor' returned [-Wreturn-stack-address]
    return max_coor;
           ^~~~~~~~
firmware/nnet_utils/nnet_digi2win.h:43:12: warning: address of stack memory associated with local variable 'max_coor' returned [-Wreturn-stack-address]
    return max_coor;
           ^~~~~~~~
firmware/window.cpp:61:18: note: in instantiation of function template specialization 'nnet::findMax<bool>' requested here
 int* max_coor = nnet::findMax(digi);
                 ^
2 warnings generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:67:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:67:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:73:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:73:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 20813 ; free virtual = 153512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 20813 ; free virtual = 153512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::findMax<bool>' into 'window' (firmware/window.cpp:61).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 20758 ; free virtual = 153458
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndexWindow' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:64) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 944.855 ; gain = 524.078 ; free physical = 20758 ; free virtual = 153458
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_digi2win.h:51:21).
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_digi2win.h:26) in function 'window' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:59) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_digi2win.h:60) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_digi2win.h:61) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 6.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_input.V' (firmware/window.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_input.V' (firmware/window.cpp:59) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_digi2win.h:71:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:69) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'max_coor' should be updated in process function 'Loop_memset_max_coor_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 7 process function(s): 
	 'window.entry164'
	 'Block__proc'
	 'Loop_memset_max_coor_proc'
	 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) to (firmware/nnet_utils/nnet_digi2win.h:66:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 9721 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::get3DImageIndex' into 'Loop_memset_max_coor_proc' (firmware/nnet_utils/nnet_digi2win.h:32->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:47:42 ; elapsed = 01:47:52 . Memory (MB): peak = 2543.871 ; gain = 2123.094 ; free physical = 19084 ; free virtual = 151890
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::get3DImageIndexWindow' (firmware/nnet_utils/nnet_digi2win.h:64:37) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::get3DImageIndex' to 'get3DImageIndex' (firmware/nnet_utils/nnet_digi2win.h:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:22:21)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_max_coor_proc' to 'Loop_memset_max_coor' (firmware/nnet_utils/nnet_digi2win.h:15:51)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:25:32)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:37:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:38:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:39:17)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:22:21) as the option is not applicable to function pipelining.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 02:06:39 ; elapsed = 02:06:50 . Memory (MB): peak = 2543.871 ; gain = 2123.094 ; free physical = 19085 ; free virtual = 151891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry164' to 'window_entry164'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7610.54 seconds; current allocated memory: 856.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 856.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 856.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 856.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 856.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 856.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_max_coor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 857.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.74 seconds; current allocated memory: 859.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get3DImageIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'get3DImageIndex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.76 seconds; current allocated memory: 859.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 859.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'digi2win'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('max_coor_load', firmware/nnet_utils/nnet_digi2win.h:56->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) on array 'max_coor' within the first 0 cycles (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('max_coor_load_1', firmware/nnet_utils/nnet_digi2win.h:62->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) on array 'max_coor' within the first cycle (II = 2).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.73 seconds; current allocated memory: 896.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 226.85 seconds; current allocated memory: 947.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 227.72 seconds; current allocated memory: 954.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 954.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 658.22 seconds; current allocated memory: 986.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 249.74 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 234.92 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.22 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.17 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 246.66 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 231 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.77 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 28.59 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry164' is 18437 from HDL expression: (~((ap_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry164'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_max_coor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_memset_max_coor' is 36868 from HDL expression: (~((ap_done_reg == 1'b1) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_max_coor'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get3DImageIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get3DImageIndex'.
INFO: [HLS 200-111]  Elapsed time: 10.47 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_uitofp_32ns_32_2_1' to 'window_uitofp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_fpext_32ns_64_2_1' to 'window_fpext_32nscud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win' is 1105921 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'window_fpext_32nscud': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_uitofp_32nbkb': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 6.33 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_12s_12s_16_1_1' to 'window_mul_mul_12dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_12dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 255.38 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 85.71 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 271.49 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 86.66 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry164_U0' to 'start_for_window_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 272.15 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.78 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO window_max_coor_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'window_max_coor_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c51_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_29_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_30_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_31_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_32_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_33_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_34_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_35_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_36_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_37_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_38_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_39_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_40_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_41_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_42_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_43_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_44_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_45_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_46_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_47_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_48_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_49_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_50_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_51_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_52_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_53_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_54_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_55_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_56_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_57_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_58_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_59_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_60_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_61_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_62_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_63_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_64_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_65_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_66_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_67_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_68_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_69_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_70_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_71_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_72_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_73_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_74_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_75_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_76_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_77_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_78_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_79_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_80_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_81_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_82_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_83_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_84_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_85_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_86_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_87_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_88_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_89_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_90_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_91_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_92_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_93_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_94_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_95_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_96_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_97_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_98_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_99_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_100_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_101_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_102_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_103_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_104_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_105_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_106_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_107_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_108_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_109_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_110_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_111_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_112_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_113_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_114_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_115_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_116_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_117_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_118_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_119_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_120_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_121_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_122_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_123_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_124_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_125_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_126_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_127_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_128_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_129_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_130_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_131_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_132_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_133_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_134_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_135_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_136_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_137_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_138_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_139_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_140_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_141_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_142_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_143_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_144_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_145_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_146_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_147_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_148_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_149_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_150_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_151_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_152_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_153_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_154_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_155_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_156_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_157_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_158_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_159_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_160_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_161_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_162_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_163_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_164_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_165_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_166_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_167_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_168_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_169_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_170_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_171_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_172_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_173_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_174_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_175_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_176_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_177_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_178_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_179_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_U(fifo_w11_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 200-40] In file included from firmware/window.cpp:1:
In file included from firmware/window.cpp:22:
In file included from firmware/parameters.h:21:
firmware/nnet_utils/nnet_digi2win.h:45:12: warning: address of stack memory associated with local variable 'max_coor' returned [-Wreturn-stack-address]
    return max_coor;
           ^~~~~~~~
firmware/nnet_utils/nnet_digi2win.h:45:12: warning: address of stack memory associated with local variable 'max_coor' returned [-Wreturn-stack-address]
    return max_coor;
           ^~~~~~~~
firmware/window.cpp:61:18: note: in instantiation of function template specialization 'nnet::findMax<bool>' requested here
 int* max_coor = nnet::findMax(digi);
                 ^
2 warnings generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_digi2win.h:26:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_digi2win.h:58:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:67:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:67:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:73:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:73:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 17693 ; free virtual = 150919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 17692 ; free virtual = 150918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::findMax<bool>' into 'window' (firmware/window.cpp:61).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 944.859 ; gain = 524.082 ; free physical = 17638 ; free virtual = 150864
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 944.859 ; gain = 524.082 ; free physical = 17636 ; free virtual = 150862
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_digi2win.h:26) in function 'window' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_digi2win.h:30) in function 'window' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (firmware/nnet_utils/nnet_digi2win.h:32) in function 'window' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3240.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_digi2win.h:61) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_digi2win.h:63) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_digi2win.h:65) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 6.
INFO: [XFORM 203-131] Reshaping array 'digi' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 3240.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_input.V' (firmware/window.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_input.V' (firmware/window.cpp:59) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_digi2win.h:76:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:69) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'max_coor' should be updated in process function 'Loop_memset_max_coor_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >', detected/extracted 1 process function(s): 
	 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 7 process function(s): 
	 'window.entry163'
	 'Block__proc'
	 'Loop_memset_max_coor_proc'
	 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) to (firmware/nnet_utils/nnet_digi2win.h:71:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_digi2win.h:76:21) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 9721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 9721 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...3240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 02:49:24 ; elapsed = 02:50:13 . Memory (MB): peak = 2551.871 ; gain = 2131.094 ; free physical = 14814 ; free virtual = 148952
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::get3DImageIndexWindow' (firmware/nnet_utils/nnet_digi2win.h:69:37) in function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::get3DImageIndex' to 'get3DImageIndex' (firmware/nnet_utils/nnet_digi2win.h:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >_Block__proc' to 'digi2win_Block__proc' (firmware/nnet_utils/nnet_digi2win.h:53:21)
WARNING: [XFORM 203-631] Renaming function 'nnet::digi2win<bool, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'digi2win' (firmware/nnet_utils/nnet_digi2win.h:22:21)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'Loop_memset_max_coor_proc' to 'Loop_memset_max_coor' (firmware/nnet_utils/nnet_digi2win.h:22:38)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:25:29)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:39:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_coor' (firmware/nnet_utils/nnet_digi2win.h:41:17)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 03:17:41 ; elapsed = 03:18:35 . Memory (MB): peak = 2551.871 ; gain = 2131.094 ; free physical = 14799 ; free virtual = 148938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry163' to 'window_entry163'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'digi2win_Block__proc' to 'digi2win_Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11915.4 seconds; current allocated memory: 856.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 856.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 856.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 856.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 856.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 856.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get3DImageIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 857.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 857.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_max_coor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.71675ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_memset_max_coor' consists of the following:
	'call' operation ('index_0_1_i', firmware/nnet_utils/nnet_digi2win.h:34->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) to 'get3DImageIndex' [58]  (3.14 ns)
	'select' operation ('select_ln35_6', firmware/nnet_utils/nnet_digi2win.h:35->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [61]  (0.278 ns)
	'add' operation ('add_ln35_5', firmware/nnet_utils/nnet_digi2win.h:35->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [65]  (0.261 ns)
	'select' operation ('select_ln35_7', firmware/nnet_utils/nnet_digi2win.h:35->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [66]  (0.351 ns)
	'add' operation ('add_ln35_6', firmware/nnet_utils/nnet_digi2win.h:35->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [69]  (0.336 ns)
	'select' operation ('select_ln35_8', firmware/nnet_utils/nnet_digi2win.h:35->firmware/window.cpp:61->firmware/nnet_utils/nnet_digi2win.h:22->firmware/window.cpp:61) [70]  (0.351 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 859.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.24 seconds; current allocated memory: 862.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.37 seconds; current allocated memory: 888.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 351.93 seconds; current allocated memory: 931.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 343.91 seconds; current allocated memory: 937.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 939.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.18 seconds; current allocated memory: 945.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 945.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.94 seconds; current allocated memory: 976.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 349.2 seconds; current allocated memory: 1022.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 334.77 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 371.82 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 346.17 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 48.66 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry3' is 18436 from HDL expression: (~((real_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 38.07 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'window_entry163' is 18437 from HDL expression: (~((ap_start == 1'b0) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry163'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get3DImageIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get3DImageIndex'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_max_coor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_memset_max_coor' is 36868 from HDL expression: (~((ap_done_reg == 1'b1) | (digi_out_full_n == 1'b0) | (digi_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_max_coor'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_uitofp_32ns_32_2_1' to 'window_uitofp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'window_fpext_32ns_64_2_1' to 'window_fpext_32nscud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'digi2win_Block_proc' is 18492 from HDL expression: ((digi_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'window_fpext_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'window_uitofp_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win_Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 33.62 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digi2win' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'digi2win'.
INFO: [HLS 200-111]  Elapsed time: 362.82 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_12s_12s_16_1_1' to 'window_mul_mul_12dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_12dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 106.13 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 352.94 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 38880 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 118.43 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/digi' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry163_U0' to 'start_for_window_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 381.2 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.01 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO window_max_coor_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'window_max_coor_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c1_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digi_c654_U(fifo_w18432_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_29_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_30_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_31_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_32_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_33_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_34_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_35_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_36_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_37_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_38_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_39_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_40_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_41_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_42_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_43_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_44_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_45_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_46_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_47_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_48_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_49_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_50_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_51_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_52_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_53_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_54_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_55_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_56_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_57_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_58_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_59_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_60_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_61_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_62_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_63_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_64_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_65_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_66_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_67_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_68_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_69_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_70_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_71_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_72_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_73_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_74_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_75_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_76_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_77_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_78_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_79_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_80_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_81_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_82_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_83_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_84_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_85_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_86_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_87_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_88_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_89_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_90_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_91_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_92_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_93_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_94_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_95_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_96_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_97_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_98_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_99_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_100_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_101_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_102_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_103_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_104_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_105_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_106_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_107_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_108_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_109_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_110_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_111_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_112_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_113_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_114_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_115_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_116_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_117_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_118_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_119_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_120_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_121_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_122_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_123_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_124_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_125_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_126_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_127_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_128_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_129_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_130_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_131_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_132_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_133_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_134_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_135_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_136_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_137_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_138_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_139_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_140_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_141_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_142_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_143_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_144_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_145_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_146_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_147_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_148_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_149_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_150_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_151_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_152_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_153_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_154_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_155_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_156_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_157_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_158_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_159_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_160_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_161_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_162_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_163_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_164_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_165_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_166_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_167_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_168_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_169_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_170_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_171_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_172_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_173_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_174_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_175_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_176_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_177_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_178_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_179_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
