$date
	Sat Oct 21 09:14:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Lab3_111062109_FIFO_8_t $end
$var wire 1 ! error $end
$var wire 8 " dout [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % ren $end
$var reg 1 & rst_n $end
$var reg 1 ' wen $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 8 ( din [7:0] $end
$var wire 1 % ren $end
$var wire 1 & rst_n $end
$var wire 1 ' wen $end
$var reg 8 ) dontcare [7:0] $end
$var reg 8 * dout [7:0] $end
$var reg 1 ! error $end
$var reg 1 + full $end
$var reg 3 , read_pointer [2:0] $end
$var reg 3 - write_pointer [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
x+
bx *
bx )
b0 (
0'
0&
1%
b0 $
0#
bx "
x!
$end
#5000
0+
b0 "
b0 *
0!
b0 ,
b0 -
1#
#10000
0#
1&
#15000
bx "
bx *
1!
1#
#20000
0#
b111000 $
b111000 (
0%
1'
#25000
0!
b1 -
1#
#30000
0#
b1011 $
b1011 (
#35000
b10 -
1#
#40000
0#
b101010 $
b101010 (
#45000
b11 -
1#
#50000
0#
b1010 $
b1010 (
#55000
b100 -
1#
#60000
0#
b10111 $
b10111 (
#65000
b101 -
1#
#70000
0#
b10100 $
b10100 (
#75000
b110 -
1#
#80000
0#
b110 $
b110 (
#85000
b111 -
1#
#90000
0#
b1010101 $
b1010101 (
#95000
1+
b0 -
1#
#100000
0#
1%
b101101 $
b101101 (
#105000
0+
b1 ,
b111000 "
b111000 *
1#
#110000
0#
0%
b1100 $
b1100 (
#115000
1+
bx "
bx *
b1 -
1#
#120000
0#
b1001101 $
b1001101 (
#125000
1!
1#
#130000
0#
0'
#135000
0!
1#
#140000
0#
