(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (StartBool_3 Bool) (Start_12 (_ BitVec 8)) (StartBool_1 Bool) (Start_11 (_ BitVec 8)) (Start_13 (_ BitVec 8)) (StartBool_2 Bool) (Start_14 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_1 (_ BitVec 8)))
  ((Start (_ BitVec 8) (#b00000000 y (bvnot Start) (bvneg Start) (bvand Start_1 Start_1) (bvudiv Start_1 Start_2) (bvshl Start Start_1)))
   (StartBool Bool (false (not StartBool_3) (or StartBool_3 StartBool_3)))
   (StartBool_3 Bool (false))
   (Start_12 (_ BitVec 8) (x (bvnot Start) (bvneg Start_12) (bvor Start_5 Start_13) (bvmul Start Start_8) (bvudiv Start_8 Start_9) (bvlshr Start_4 Start_9) (ite StartBool_1 Start_10 Start_7)))
   (StartBool_1 Bool (false true (bvult Start_2 Start_4)))
   (Start_11 (_ BitVec 8) (#b00000000 x y (bvor Start_13 Start_8) (bvudiv Start_12 Start_4) (bvurem Start_3 Start_13) (bvshl Start_4 Start_2)))
   (Start_13 (_ BitVec 8) (#b00000001 (bvneg Start_14) (bvand Start Start_3) (bvor Start_12 Start_8) (bvadd Start_5 Start_2) (bvurem Start_14 Start_9) (bvlshr Start_2 Start_1) (ite StartBool_2 Start_3 Start_1)))
   (StartBool_2 Bool (false (bvult Start_5 Start_5)))
   (Start_14 (_ BitVec 8) (#b00000001 (bvnot Start_4) (bvneg Start_11) (bvand Start_10 Start_13) (bvudiv Start_7 Start_6) (bvurem Start_12 Start_6)))
   (Start_2 (_ BitVec 8) (#b00000001 (bvnot Start_3) (bvneg Start_4) (bvand Start_1 Start_4) (bvor Start_5 Start_4) (bvadd Start_2 Start) (bvmul Start_5 Start_4) (bvlshr Start_4 Start_2)))
   (Start_5 (_ BitVec 8) (#b00000001 (bvnot Start_5) (bvneg Start_5) (bvand Start_1 Start_3) (bvmul Start_4 Start_1) (bvudiv Start_1 Start_4) (bvurem Start_5 Start_1) (bvshl Start_6 Start_5) (ite StartBool Start_2 Start_1)))
   (Start_6 (_ BitVec 8) (#b00000001 (bvnot Start_4) (bvor Start_2 Start_6) (bvudiv Start_6 Start_3) (bvurem Start_1 Start_6) (bvshl Start_3 Start_3) (bvlshr Start_6 Start_1) (ite StartBool_1 Start_5 Start)))
   (Start_7 (_ BitVec 8) (#b00000000 #b10100101 x (bvnot Start_6) (bvneg Start_5) (bvand Start_1 Start_4) (bvor Start_2 Start_5) (bvlshr Start_8 Start_6) (ite StartBool_2 Start_1 Start)))
   (Start_4 (_ BitVec 8) (#b00000001 x (bvnot Start_3) (bvneg Start_7) (bvand Start_8 Start_5) (bvmul Start_8 Start_1) (bvudiv Start_4 Start_7)))
   (Start_8 (_ BitVec 8) (y #b00000001 x #b00000000 #b10100101 (bvneg Start_8) (bvand Start_7 Start_4) (bvadd Start_6 Start) (bvudiv Start_9 Start_3) (bvurem Start_1 Start_10)))
   (Start_10 (_ BitVec 8) (#b00000001 y #b00000000 #b10100101 (bvnot Start_5) (bvand Start Start_1) (bvor Start_3 Start) (bvurem Start Start_5) (bvlshr Start_10 Start_2)))
   (Start_9 (_ BitVec 8) (x #b00000001 y #b00000000 (bvneg Start_8) (bvand Start_9 Start_10) (bvor Start_7 Start_7) (bvadd Start Start_1) (bvudiv Start Start_5) (bvurem Start_2 Start) (bvshl Start_1 Start_10)))
   (Start_3 (_ BitVec 8) (#b10100101 (bvnot Start_1) (bvneg Start_6) (bvand Start_1 Start_2) (bvor Start_3 Start_1) (bvudiv Start Start_10) (bvurem Start_8 Start_7) (bvshl Start_9 Start_10) (bvlshr Start_2 Start_10)))
   (Start_1 (_ BitVec 8) (#b00000000 (bvneg Start_5) (bvurem Start_11 Start_4) (bvlshr Start_12 Start_10) (ite StartBool Start Start_2)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvor (bvneg y) #b00000001)))

(check-synth)
