Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jun 19 20:15:50 2017
| Host         : ariel-GT70 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 118
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 1          |
| TIMING-7  | Warning  | No common node between related clocks          | 1          |
| TIMING-15 | Warning  | Large hold violation on inter-clock path       | 2          |
| TIMING-16 | Warning  | Large setup violation                          | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 48         |
| TIMING-20 | Warning  | Non-clocked latch                              | 64         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of -322.556 ns between design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] (clocked by clk_fpga_1) and design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D (clocked by clk_fpga_0) that results in large hold timing violation(s) of -9.586 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of -322.556 ns between design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] (clocked by clk_fpga_1) and design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D (clocked by clk_fpga_0) that results in large hold timing violation(s) of -9.586 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -9.795 ns between design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] (clocked by clk_fpga_1) and design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -9.796 ns between design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] (clocked by clk_fpga_1) and design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/delay_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/delay_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/I2S_Transmitter/shift_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/toggle_lrclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/Inst_Shift_Register_ParallelLoad/tmp_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/delay_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/I2S_Transmitter_block/delay_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_reg__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/toggle_lrclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[0] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[10] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[11] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[12] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[13] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[14] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[15] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[16] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[17] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[18] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[19] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[1] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[20] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[21] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[22] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[23] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[24] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[25] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[26] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[27] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[28] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[29] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[2] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[30] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[31] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[3] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[4] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[5] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[6] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[7] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[8] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[9] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/sound_reg_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[0] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[10] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[11] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[12] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[13] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[14] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[15] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[16] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[17] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[18] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[19] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[1] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[20] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[21] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[22] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[23] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[24] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[25] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[26] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[27] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[28] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[29] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[2] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[30] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[31] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[3] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[4] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[5] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[6] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[7] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[8] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[9] cannot be properly analyzed as its control pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/sound_reg_reg[9]/G is not reached by a timing clock
Related violations: <none>


