# ALU-using-Verilog
This project implements a high-performance and area-optimized Arithmetic Logic Unit (ALU) designed in Verilog HDL.The design focuses on achieving low latency and minimal hardware resource utilization through optimized RTL coding and efficient use of combinational logic. 
