{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "in":["Record",{"arg_1":["Array",1,["Array",1,["Array",16,"BitIn"]]]}],
          "out":["Array",1,["Array",1,"Bit"]]
        }],
        "instances":{
          "const15__148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],15]}
          },
          "neq_147_148_149":{
            "genref":"coreir.neq",
            "genargs":{"width":["Int",16]}
          },
          "pt_hw_output_1_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,"Bit"]]]}
          }
        },
        "connections":[
          ["const15__148.out","neq_147_148_149.in1"],
          ["neq_147_148_149.in0","self.in.arg_1.0.0"],
          ["neq_147_148_149.out","pt_hw_output_1_stencil.in.0.0"],
          ["pt_hw_output_1_stencil.out","self.out"]
        ]
      }
    }
  }
}
}