Analysis & Elaboration report for verlichting
Sat May 23 14:28:28 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Analysis & Elaboration Settings
  4. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                               ;
+-------------------------------+----------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat May 23 14:28:28 2009        ;
; Quartus II Version            ; 8.0 Build 231 07/10/2008 SP 1 SJ Web Edition ;
; Revision Name                 ; verlichting                                  ;
; Top-level Entity Name         ; verlichting                                  ;
; Family                        ; MAX II                                       ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                        ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EPM2210F324C3      ;                    ;
; Top-level entity name                                        ; verlichting        ; verlichting        ;
; Family name                                                  ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 23 14:28:24 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verlichting -c verlichting --analysis_and_elaboration
Info: Found 2 design units, including 1 entities, in source file ../klok/klok.vhd
    Info: Found design unit 1: klok-gedrag
    Info: Found entity 1: klok
Info: Found 2 design units, including 1 entities, in source file ../decoder/decoder.vhd
    Info: Found design unit 1: decoder-gedrag
    Info: Found entity 1: decoder
Info: Found 2 design units, including 1 entities, in source file ../tienteller/tienteller.vhd
    Info: Found design unit 1: tienteller-gedrag
    Info: Found entity 1: tienteller
Info: Found 2 design units, including 1 entities, in source file ../Knipperen/knipperen.vhd
    Info: Found design unit 1: knipperen-gedrag
    Info: Found entity 1: knipperen
Info: Found 2 design units, including 1 entities, in source file ../branden/branden.vhd
    Info: Found design unit 1: branden-gedrag
    Info: Found entity 1: branden
Info: Found 2 design units, including 1 entities, in source file verlichting.vhd
    Info: Found design unit 1: verlichting-gedrag
    Info: Found entity 1: verlichting
Info: Elaborating entity "verlichting" for the top level hierarchy
Info: Elaborating entity "klok" for hierarchy "klok:cl"
Info: Elaborating entity "decoder" for hierarchy "decoder:ASCII"
Info: Elaborating entity "branden" for hierarchy "branden:Knop1"
Info: Elaborating entity "tienteller" for hierarchy "branden:Knop1|tienteller:teller"
Info: Elaborating entity "knipperen" for hierarchy "knipperen:Knop8"
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sat May 23 14:28:29 2009
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


