[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=150
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=90
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=80
OBJECT_NAME_COLUMN_WIDTH=120
OBJECT_VALUE_COLUMN_WIDTH=279
OBJECT_DATA_TYPE_COLUMN_WIDTH=88
[Object Radixes]
RADIX_0=dec /IIR1stOrder_test/PID/b1_PD;
RADIX_1=dec /IIR1stOrder_test/PID/a1_PI;
RADIX_2=dec /IIR1stOrder_test/PID/b1_PI;
RADIX_3=dec /IIR1stOrder_test/PID/b0_PI;
RADIX_4=dec /IIR1stOrder_test/PID/a1_PD;
