<?xml version="1.0" encoding="UTF-8"?>
<BPSClockInteractionReport>
    <ClockGroups>
        <ClockGroup Name="pclk_0_group">
            <Clock Name="pclk_0" FileID="0" LineNum="41"/>
            <Clock Name="design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1" FileID="1" LineNum="85"/>
        </ClockGroup>
        <ClockGroup Name="sys_clock_group">
            <Clock Name="sys_clock" FileID="0" LineNum="43"/>
            <Clock Name="design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0" FileID="2" LineNum="103"/>
            <Clock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" FileID="2" LineNum="104"/>
            <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out" FileID="3" LineNum="249"/>
            <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" FileID="3" LineNum="216"/>
            <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" FileID="3" LineNum="246"/>
            <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in" FileID="3" LineNum="247"/>
        </ClockGroup>
    </ClockGroups>
    <ClockInteractions>
        <Clock Name="pclk_0" FileID="0" LineNum="41">
            <ToClock Name="design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
        </Clock>
        <Clock Name="sys_clock" FileID="0" LineNum="43">
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" FileID="2" LineNum="104">
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="1" NumUnSynch="0" Derived="no" Equivalent="no" Recommendation="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 interacts with clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r1" FileID="4" LineNum="149" Synchronized="yes"/>
                </Destinations>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" FileID="3" LineNum="216">
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" NumSynch="1" NumUnSynch="0" Derived="no" Equivalent="no" Recommendation="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i interacts with clock design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r1\" FileID="4" LineNum="218" Synchronized="yes"/>
                </Destinations>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" NumSynch="0" NumUnSynch="1" Derived="no" Equivalent="no" Recommendation="">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.first_rising_ps_clk_r" FileID="3" LineNum="643" Synchronized="no"/>
                </Destinations>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" FileID="3" LineNum="246">
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="0" NumUnSynch="1" Derived="no" Equivalent="no" Recommendation="">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_hi0_r" FileID="3" LineNum="647" Synchronized="no"/>
                </Destinations>
            </ToClock>
        </Clock>
    </ClockInteractions>
    <ClockGroupInteractions>
        <Clock Name="pclk_0" FileID="0" LineNum="41">
            <ToClock Name="design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
        </Clock>
        <Clock Name="sys_clock" FileID="0" LineNum="43">
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in" NumSynch="0" NumUnSynch="0" Derived="yes" Equivalent="no" Recommendation="">
                <Destinations/>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" FileID="2" LineNum="104">
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="1" NumUnSynch="0" Derived="no" Equivalent="no" Recommendation="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 interacts with clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r1" FileID="4" LineNum="149" Synchronized="yes"/>
                </Destinations>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" FileID="3" LineNum="216">
            <ToClock Name="design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0" NumSynch="1" NumUnSynch="0" Derived="no" Equivalent="no" Recommendation="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i interacts with clock design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r1\" FileID="4" LineNum="218" Synchronized="yes"/>
                </Destinations>
            </ToClock>
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" NumSynch="0" NumUnSynch="1" Derived="no" Equivalent="no" Recommendation="">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.first_rising_ps_clk_r" FileID="3" LineNum="643" Synchronized="no"/>
                </Destinations>
            </ToClock>
        </Clock>
        <Clock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in" FileID="3" LineNum="246">
            <ToClock Name="design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i" NumSynch="0" NumUnSynch="1" Derived="no" Equivalent="no" Recommendation="">
                <Destinations>
                    <Destination Name="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_hi0_r" FileID="3" LineNum="647" Synchronized="no"/>
                </Destinations>
            </ToClock>
        </Clock>
    </ClockGroupInteractions>
    <FileIDs>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" id="0"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd" id="1"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" id="2"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" id="3"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" id="4"/>
    </FileIDs>
</BPSClockInteractionReport>