# [å¤§äºŒç§‹å†¬] æ•°å­—é€»è¾‘è®¾è®¡ | Digital Design

!!! warning "æ³¨æ„ï¼"
    æœ¬ç«™éƒ¨ç½²åœ¨ GitHub pages ä¸Šï¼Œæ‰€ä»¥å¯èƒ½ä¼šå‡ºç°å¡é¡¿æƒ…å†µï¼Œä½¿ç”¨ä»£ç†å¯ä»¥æå¤§ä¼˜åŒ–é˜…è¯»ä½“éªŒã€‚

!!! info "è¯¾ç¨‹ä¿¡æ¯"

    - æˆè¯¾ï¼šè”¡é“­
    - æ™ºäº‘è¯¾å ‚é“¾æ¥ï¼š[ğŸ”—](https://classroom.zju.edu.cn/coursedetail?course_id=46608&tenant_code=112)
    - æ•™æï¼šLogic and Computer Design Fundamentals, Fifth Edition
    - ~~*æœ¬æ–‡ä¸»è¦æ¥è‡ªäºæˆ‘å•ƒæ•™ææ—¶çš„ç¬”è®°ï¼Œä½†å°ç»“å®‰æ’ä¸å®Œå…¨æ˜¯æŒ‰ç…§è¯¾æœ¬æ¥*~~
    - å› ä¸ºæˆ‘çš„å¼ºè¿«ç—‡ï¼Œæˆ‘å¾ˆçº ç»“å¦‚ä½•æŠŠè¯è¯´é€šé¡ºå’ŒæŠŠä¸Šä¸‹é€»è¾‘å†™å‡ºæ¥ï¼Œæ‰€ä»¥æœ‰äº›å¯èƒ½ä¸€çœ¼å°±çœ‹å‡ºæ¥çš„ä¸œè¥¿æˆ‘è¿˜æ˜¯è¦è§£é‡Šä¸€å¤§å †ï¼Œæ‰€ä»¥å¯èƒ½ä¼šæ¯”è¾ƒå•°å—¦å‘œå‘œå‘œï¼Œå¸Œæœ›å¤§å®¶æœ‰ä»»ä½•æ„è§æˆ–è€…å»ºè®®éƒ½å†™åœ¨è¯„è®ºåŒºé‡Œè®©æˆ‘çŸ¥é“ï¼å¸Œæœ›è¿™ä»½èµ„æ–™å¯ä»¥ç»™ä½ å¸¦æ¥å¸®åŠ©ï¼

    å¾ˆæ˜¾ç„¶ï¼Œæˆ‘çƒ‚å°¾äº†ï¼Œç¬¬äº”ç« å†…å®¹å¾ˆç®€é™‹ï¼Œç¬¬ä¸ƒç« åŸºæœ¬æ²¡å†™ï¼Œå®åœ¨æ˜¯è€ƒå‰æ¥ä¸åŠå†™å®Œäº†ã€‚ä½†æ˜¯æˆ‘å¯ä»¥ä¿è¯é™¤æ­¤ä¹‹å¤–çš„å†…å®¹æˆ‘éƒ½æ˜¯ä»”ç»†æ¨æ•²åæ‰å†™å‡ºæ¥çš„orzã€‚

    **æ­¤å¤–ï¼Œå¯¹äºæˆ‘å·²ç»å†™äº†çš„å†…å®¹æœ‰ç–‘ä¹‰ï¼Œæˆ–æ˜¯å¸Œæœ›èƒ½è¡¥å……æˆ‘æ²¡å†™çš„å†…å®¹ï¼Œæ¬¢è¿æäº¤ PRï¼**

!!! note "List"
    > è¡¥å¤©æ—¶å€™çš„ä¸€ç‚¹æƒ³æ³•ï¼Œå› ä¸ºè¯¾æœ¬æ¯ä¸€ç« éƒ½æœ‰ä¸€ä¸ª summaryï¼Œæ‰€ä»¥å¦‚æœè¦çœ‹ä¹¦çš„è¯æˆ–è®¸å¯ä»¥å…ˆçœ‹é‚£ä¸ª summary å†çœ‹å…·ä½“çš„ã€‚

    - [x] [Chap 1 Digital Systems and Information](Chap01.md)
    - [x] [Chap 2 Combinational Logic Circuits](Chap02.md)
    - [x] [Chap 3 Combinational Logic Design](Chap03.md)
    - [x] [Chap 4 Sequential Circuits](Chap04.md)
    - [x] [Chap 5 Digital Hardware Implementation](Chap05.md) ï¼ˆç•¥ç®€ç•¥ï¼‰
    - [x] [Chap 6 Registers & Register Transfers](Chap06.md)
    - [ ] [Chap 7 Memory Basics](Chap07.md) ï¼ˆæ²¡å†™ï¼‰
    - [x] [Glossary](glossary.md)
