P1_B_Rom.v,verilog,xil_defaultlib,../../../../Project.srcs/sources_1/ip/P1_B_Rom/sim/P1_B_Rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
