Designing on-chip networks for throughput accelerators