

================================================================
== Vivado HLS Report for 'layer10_3'
================================================================
* Date:           Thu Dec 13 23:34:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        layer_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.98|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                |    3|    3|         1|          -|          -|     3|    no    |
        |- Loop 2                |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Neuron_compute_loop  |    ?|    ?|        10|          -|          -|     ?|    no    |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    455|    420|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     16|    579|    286|
|Memory           |        0|      -|      5|      3|
|Multiplexer      |        -|      -|      -|    212|
|Register         |        -|      -|    353|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     16|   1392|    921|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     20|      3|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |layer10_3_mul_2s_dEe_U2  |layer10_3_mul_2s_dEe  |        0|     16|  441|  256|
    |layer10_3_mux_32_bkb_U0  |layer10_3_mux_32_bkb  |        0|      0|   69|   15|
    |layer10_3_mux_32_cud_U1  |layer10_3_mux_32_cud  |        0|      0|   69|   15|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16|  579|  286|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |n0Weights_U  |layer10_3_n0Weights  |        0|  1|   1|    11|    1|     1|           11|
    |n1Weights_U  |layer10_3_n1Weights  |        0|  2|   1|    11|    2|     1|           22|
    |n2Weights_U  |layer10_3_n2Weights  |        0|  2|   1|    11|    2|     1|           22|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        0|  5|   3|    33|    5|     3|           55|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |gepindex2_fu_365_p2            |     +    |      0|   20|  10|           2|           5|
    |gepindex3_fu_466_p2            |     +    |      0|   20|  10|           3|           5|
    |gepindex5_fu_490_p2            |     +    |      0|   20|  10|           2|           5|
    |gepindex_fu_335_p2             |     +    |      0|   20|  10|           3|           5|
    |i_2_fu_242_p2                  |     +    |      0|   11|   8|           2|           1|
    |i_3_fu_259_p2                  |     +    |      0|   11|   8|           2|           1|
    |i_4_fu_514_p2                  |     +    |      0|   53|  21|          16|           1|
    |mem_index_gep8_fu_393_p2       |     +    |      0|   35|  15|          10|          10|
    |sum_fu_529_p2                  |     +    |      0|  245|  85|          80|          80|
    |tmp_7_i_fu_504_p2              |     +    |      0|   20|  10|           5|           2|
    |cond1_fu_462_p2                |    and   |      0|    0|   2|           1|           1|
    |cond2_fu_476_p2                |    and   |      0|    0|   2|           1|           1|
    |cond_fu_350_p2                 |    and   |      0|    0|   2|           1|           1|
    |addrCmp1_fu_402_p2             |   icmp   |      0|    0|   5|          10|           8|
    |addrCmp2_fu_408_p2             |   icmp   |      0|    0|   5|          10|           8|
    |addrCmp3_fu_414_p2             |   icmp   |      0|    0|   5|          10|           8|
    |addrCmp4_fu_420_p2             |   icmp   |      0|    0|   5|          10|           8|
    |addrCmp_fu_345_p2              |   icmp   |      0|    0|   5|           9|           8|
    |sel_tmp2_fu_271_p2             |   icmp   |      0|    0|   1|           2|           1|
    |sel_tmp_fu_265_p2              |   icmp   |      0|    0|   1|           2|           1|
    |tmp_3_fu_253_p2                |   icmp   |      0|    0|   1|           2|           2|
    |tmp_fu_236_p2                  |   icmp   |      0|    0|   1|           2|           2|
    |tmp_i_fu_384_p2                |   icmp   |      0|    0|   8|          16|          16|
    |tmp_6_fu_285_p2                |    or    |      0|    0|   2|           1|           1|
    |mem_index_sel7_fu_291_p3       |  select  |      0|    0|   9|           1|           9|
    |mem_index_sel_cast_fu_277_p3   |  select  |      0|    0|   8|           1|           8|
    |output_write_assign_fu_450_p3  |  select  |      0|    0|  80|           1|          80|
    |tmp_1_i_fu_438_p3              |  select  |      0|    0|  79|           1|           1|
    |gepindex1_fu_355_p2            |    xor   |      0|    0|   6|           5|           6|
    |gepindex4_fu_480_p2            |    xor   |      0|    0|   6|           5|           6|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |Total                          |          |      0|  455| 420|         216|         291|
    +-------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         16|    1|         16|
    |i_1_reg_177              |   9|          2|    2|          4|
    |i_i_reg_212              |   9|          2|   16|         32|
    |i_reg_166                |   9|          2|    2|          4|
    |n0Weights_address0       |  15|          3|    4|         12|
    |n1Weights_address0       |  15|          3|    4|         12|
    |n2Weights_address0       |  15|          3|    4|         12|
    |output_r_address0        |  15|          3|    2|          6|
    |output_r_d0              |  15|          3|   80|        240|
    |phi_load_reg_224         |  15|          3|    2|          6|
    |sum1_i_ph_phi_fu_192_p6  |  21|          4|    2|          8|
    |sum1_i_reg_202           |   9|          2|   80|        160|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 212|         46|  199|        512|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |addrCmp1_reg_626              |   1|   0|    1|          0|
    |addrCmp2_reg_631              |   1|   0|    1|          0|
    |addrCmp3_reg_636              |   1|   0|    1|          0|
    |addrCmp4_reg_641              |   1|   0|    1|          0|
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |cond1_reg_651                 |   1|   0|    1|          0|
    |cond2_reg_660                 |   1|   0|    1|          0|
    |cond_reg_597                  |   1|   0|    1|          0|
    |i_1_reg_177                   |   2|   0|    2|          0|
    |i_3_reg_545                   |   2|   0|    2|          0|
    |i_4_reg_694                   |  16|   0|   16|          0|
    |i_i_reg_212                   |  16|   0|   16|          0|
    |i_reg_166                     |   2|   0|    2|          0|
    |inputData_load_reg_699        |  80|   0|   80|          0|
    |mem_index_sel7_cast_reg_587   |   8|   0|   10|          2|
    |mem_index_sel7_reg_559        |   8|   0|    9|          1|
    |output_addr_1_reg_572         |   2|   0|    2|          0|
    |phi_load_reg_224              |   2|   0|    2|          0|
    |sel_tmp2_reg_550              |   1|   0|    1|          0|
    |self_activation_read_reg_582  |   1|   0|    1|          0|
    |self_size_read_assig_reg_577  |  16|   0|   16|          0|
    |sum1_i_reg_202                |  80|   0|   80|          0|
    |tmp_2_reg_565                 |   4|   0|    5|          1|
    |tmp_6_reg_554                 |   1|   0|    1|          0|
    |tmp_7_reg_646                 |   5|   0|    5|          0|
    |tmp_8_i_reg_709               |  80|   0|   80|          0|
    |tmp_8_reg_619                 |   5|   0|    5|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 353|   0|  357|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|inputData_address0  | out |    4|  ap_memory |   inputData  |     array    |
|inputData_ce0       | out |    1|  ap_memory |   inputData  |     array    |
|inputData_q0        |  in |   80|  ap_memory |   inputData  |     array    |
|output_r_address0   | out |    2|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   80|  ap_memory |   output_r   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

