#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Nov 26 11:21:35 2017
# Process ID: 1388
# Current directory: C:/JPEG_Thesis_2/BRAM_Complete_System
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11232 C:\JPEG_Thesis_2\BRAM_Complete_System\BRAM_System_Final.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_Complete_System/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_Complete_System\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.xpr
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
delete_bd_objs [get_bd_nets JPEG_PR_0_jpeg_out_a19] [get_bd_nets JPEG_PR_0_jpeg_out_a35] [get_bd_nets JPEG_PR_0_jpeg_out_a51] [get_bd_nets controller_0_data_out_compute_22] [get_bd_nets JPEG_PR_0_jpeg_out_a55] [get_bd_nets JPEG_PR_0_jpeg_out_a60] [get_bd_nets controller_0_data_out_compute_31] [get_bd_nets controller_0_data_out_compute_47] [get_bd_nets JPEG_PR_0_jpeg_out_a20] [get_bd_nets JPEG_PR_0_jpeg_out_a36] [get_bd_nets JPEG_PR_0_jpeg_out_a52] [get_bd_nets controller_0_data_out_compute_19] [get_bd_nets JPEG_PR_0_jpeg_out_a56] [get_bd_nets JPEG_PR_0_jpeg_out_a61] [get_bd_nets controller_0_data_out_compute_28] [get_bd_nets controller_0_data_out_compute_44] [get_bd_nets JPEG_PR_0_jpeg_out_a21] [get_bd_nets JPEG_PR_0_jpeg_out_a37] [get_bd_nets JPEG_PR_0_jpeg_out_a53] [get_bd_nets controller_0_data_out_compute_12] [get_bd_nets JPEG_PR_0_jpeg_out_a01] [get_bd_nets JPEG_PR_0_jpeg_out_a12] [get_bd_nets controller_0_data_out_compute_37] [get_bd_nets controller_0_data_out_compute_57] [get_bd_nets controller_0_data_out_compute_62] [get_bd_nets JPEG_PR_0_jpeg_out_a22] [get_bd_nets JPEG_PR_0_jpeg_out_a38] [get_bd_nets JPEG_PR_0_jpeg_out_a54] [get_bd_nets controller_0_data_out_compute_63] [get_bd_nets JPEG_PR_0_jpeg_out_a00] [get_bd_nets JPEG_PR_0_jpeg_out_a11] [get_bd_nets controller_0_data_out_compute_34] [get_bd_nets controller_0_data_out_compute_50] [get_bd_nets JPEG_PR_0_jpeg_out_a23] [get_bd_nets JPEG_PR_0_jpeg_out_a39] [get_bd_nets controller_0_data_out_compute_03] [get_bd_nets controller_0_data_out_compute_01] [get_bd_nets controller_0_data_out_compute_05] [get_bd_nets controller_0_data_out_compute_07] [get_bd_nets controller_0_data_out_compute_09] [get_bd_nets controller_0_data_out_compute_18] [get_bd_nets JPEG_PR_0_jpeg_out_a03] [get_bd_nets JPEG_PR_0_jpeg_out_a14] [get_bd_nets controller_0_data_out_compute_27] [get_bd_nets controller_0_data_out_compute_43] [get_bd_nets JPEG_PR_0_jpeg_out_a24] [get_bd_nets JPEG_PR_0_jpeg_out_a40] [get_bd_nets controller_0_data_out_compute_15] [get_bd_nets JPEG_PR_0_jpeg_out_a02] [get_bd_nets JPEG_PR_0_jpeg_out_a13] [get_bd_nets JPEG_PR_0_jpeg_out_a63] [get_bd_nets controller_0_data_out_compute_40] [get_bd_nets controller_0_data_out_compute_54] [get_bd_nets controller_0_data_out_compute_59] [get_bd_nets JPEG_PR_0_jpeg_out_a25] [get_bd_nets JPEG_PR_0_jpeg_out_a41] [get_bd_nets controller_0_data_out_compute_24] [get_bd_nets JPEG_PR_0_jpeg_out_a05] [get_bd_nets controller_0_data_out_compute_33] [get_bd_nets controller_0_data_out_compute_49] [get_bd_nets JPEG_PR_0_jpeg_out_a26] [get_bd_nets JPEG_PR_0_jpeg_out_a42] [get_bd_nets JPEG_PR_0_jpeg_out_valid] [get_bd_nets controller_0_data_out_compute_21] [get_bd_nets JPEG_PR_0_jpeg_out_a04] [get_bd_nets controller_0_data_out_compute_30] [get_bd_nets controller_0_data_out_compute_46] [get_bd_nets JPEG_PR_0_jpeg_out_a27] [get_bd_nets JPEG_PR_0_jpeg_out_a43] [get_bd_nets controller_0_data_out_compute_14] [get_bd_nets JPEG_PR_0_jpeg_out_a07] [get_bd_nets controller_0_data_out_compute_39] [get_bd_nets controller_0_data_out_compute_55] [get_bd_nets controller_0_data_out_compute_60] [get_bd_nets JPEG_PR_0_jpeg_out_a28] [get_bd_nets JPEG_PR_0_jpeg_out_a44] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets controller_0_data_out_compute_11] [get_bd_nets JPEG_PR_0_jpeg_out_a06] [get_bd_nets controller_0_data_out_compute_36] [get_bd_nets controller_0_data_out_compute_58] [get_bd_nets JPEG_PR_0_jpeg_out_a29] [get_bd_nets JPEG_PR_0_jpeg_out_a45] [get_bd_nets controller_0_data_out_compute_20] [get_bd_nets JPEG_PR_0_jpeg_out_a09] [get_bd_nets controller_0_data_out_compute_29] [get_bd_nets controller_0_data_out_compute_45] [get_bd_nets JPEG_PR_0_jpeg_out_a30] [get_bd_nets JPEG_PR_0_jpeg_out_a46] [get_bd_nets controller_0_data_out_compute_17] [get_bd_nets JPEG_PR_0_jpeg_out_a08] [get_bd_nets controller_0_data_out_compute_26] [get_bd_nets controller_0_data_out_compute_42] [get_bd_nets controller_0_data_out_compute_53] [get_bd_nets JPEG_PR_0_jpeg_out_a15] [get_bd_nets JPEG_PR_0_jpeg_out_a31] [get_bd_nets JPEG_PR_0_jpeg_out_a47] [get_bd_nets controller_0_data_out_compute_00] [get_bd_nets controller_0_data_out_compute_02] [get_bd_nets controller_0_data_out_compute_04] [get_bd_nets controller_0_data_out_compute_06] [get_bd_nets controller_0_data_out_compute_08] [get_bd_nets controller_0_data_out_compute_10] [get_bd_nets JPEG_PR_0_jpeg_out_a59] [get_bd_nets controller_0_data_out_compute_35] [get_bd_nets controller_0_data_out_compute_51] [get_bd_nets JPEG_PR_0_jpeg_out_a16] [get_bd_nets JPEG_PR_0_jpeg_out_a32] [get_bd_nets JPEG_PR_0_jpeg_out_a48] [get_bd_nets controller_0_data_out_compute_23] [get_bd_nets JPEG_PR_0_jpeg_out_a10] [get_bd_nets controller_0_data_out_compute_32] [get_bd_nets controller_0_data_out_compute_48] [get_bd_nets JPEG_PR_0_jpeg_out_a17] [get_bd_nets JPEG_PR_0_jpeg_out_a33] [get_bd_nets JPEG_PR_0_jpeg_out_a49] [get_bd_nets controller_0_data_out_compute_16] [get_bd_nets JPEG_PR_0_jpeg_out_a57] [get_bd_nets JPEG_PR_0_jpeg_out_a62] [get_bd_nets controller_0_data_out_compute_25] [get_bd_nets controller_0_data_out_compute_41] [get_bd_nets controller_0_data_out_compute_52] [get_bd_nets JPEG_PR_0_jpeg_out_a18] [get_bd_nets JPEG_PR_0_jpeg_out_a34] [get_bd_nets JPEG_PR_0_jpeg_out_a50] [get_bd_nets ARM_FPGA_Control_Bus_0_compute_wakeup] [get_bd_nets controller_0_data_out_compute_13] [get_bd_nets JPEG_PR_0_jpeg_out_a58] [get_bd_nets controller_0_data_out_compute_38] [get_bd_nets controller_0_data_out_compute_56] [get_bd_nets controller_0_data_out_compute_61] [get_bd_cells JPEG_PR_0]
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DCT_JPEG2 c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/PRLab/Sources/ip_repo/JPEG_PR_1.0 c:/JPEG_Thesis_2/DARC_BRAM_2 c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0 C:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0 REV2_JPEG_IP_DESIGN_0
endgroup
set_property location {5.5 1548 1144} [get_bd_cells REV2_JPEG_IP_DESIGN_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins REV2_JPEG_IP_DESIGN_0/S00_AXI]
ipx::edit_ip_in_project -upgrade true -name REV2_JPEG_IP_DESIGN_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/REV2_JPEG_IP_DESIGN_v1_0_project c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name REV2_JPEG_IP_DESIGN_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/rev2_jpeg_ip_design_v1_0_project/REV2_JPEG_IP_DESIGN_v1_0_project.tmp/REV2_JPEG_IP_DESIGN_v1_0_project c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property  ip_repo_paths  {c:/JPEG_Thesis_2/BRAM_FPGA_Controller c:/JPEG_Thesis_2/DCT_JPEG2 c:/JPEG_Thesis_2/DARC_Mux c:/JPEG_Thesis_2/DARC_BRAM_2 c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0 c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0} [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name REV2_JPEG_IP_DESIGN_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/REV2_JPEG_IP_DESIGN_v1_0_project c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0
upgrade_ip -vlnv xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0 [get_ips  bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_msg_config -suppress -id {BD 41-759} -string {{CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/controller_0/data_in_compute_00
/controller_0/data_in_compute_01
/controller_0/data_in_compute_02
/controller_0/data_in_compute_03
/controller_0/data_in_compute_04
/controller_0/data_in_compute_05
/controller_0/data_in_compute_06
/controller_0/data_in_compute_07
/controller_0/data_in_compute_08
/controller_0/data_in_compute_09
/controller_0/data_in_compute_10
/controller_0/data_in_compute_11
/controller_0/data_in_compute_12
/controller_0/data_in_compute_13
/controller_0/data_in_compute_14
/controller_0/data_in_compute_15
/controller_0/data_in_compute_16
/controller_0/data_in_compute_17
/controller_0/data_in_compute_18
/controller_0/data_in_compute_19
/controller_0/data_in_compute_20
/controller_0/data_in_compute_21
/controller_0/data_in_compute_22
/controller_0/data_in_compute_23
/controller_0/data_in_compute_24
/controller_0/data_in_compute_25
/controller_0/data_in_compute_26
/controller_0/data_in_compute_27
/controller_0/data_in_compute_28
/controller_0/data_in_compute_29
/controller_0/data_in_compute_30
/controller_0/data_in_compute_31
/controller_0/data_in_compute_32
/controller_0/data_in_compute_33
/controller_0/data_in_compute_34
/controller_0/data_in_compute_35
/controller_0/data_in_compute_36
/controller_0/data_in_compute_37
/controller_0/data_in_compute_38
/controller_0/data_in_compute_39
/controller_0/data_in_compute_40
/controller_0/data_in_compute_41
/controller_0/data_in_compute_42
/controller_0/data_in_compute_43
/controller_0/data_in_compute_44
/controller_0/data_in_compute_45
/controller_0/data_in_compute_46
/controller_0/data_in_compute_47
/controller_0/data_in_compute_48
/controller_0/data_in_compute_49
/controller_0/data_in_compute_50
/controller_0/data_in_compute_51
/controller_0/data_in_compute_52
/controller_0/data_in_compute_53
/controller_0/data_in_compute_54
/controller_0/data_in_compute_55
/controller_0/data_in_compute_56
/controller_0/data_in_compute_57
/controller_0/data_in_compute_58
/controller_0/data_in_compute_59
/controller_0/data_in_compute_60
/controller_0/data_in_compute_61
/controller_0/data_in_compute_62
/controller_0/data_in_compute_63
/ARM_FPGA_Control_Bus_0/compute_valid
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a00
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a01
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a02
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a03
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a04
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a05
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a06
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a07
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a08
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a09
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a10
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a11
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a12
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a13
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a14
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a15
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a16
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a17
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a18
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a19
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a20
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a21
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a22
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a23
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a24
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a25
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a26
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a27
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a28
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a29
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a30
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a31
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a32
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a33
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a34
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a35
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a36
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a37
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a38
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a39
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a40
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a41
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a42
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a43
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a44
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a45
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a46
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a47
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a48
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a49
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a50
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a51
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a52
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a53
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a54
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a55
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a56
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a57
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a58
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a59
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a60
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a61
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a62
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a63
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a64
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a65
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a66
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a67
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a68
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a69
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a70
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a71
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a72
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a73
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a74
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a75
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a76
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a77
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a78
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a79
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a80
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a81
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a82
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a83
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a84
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a85
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a86
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a87
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a88
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a89
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a90
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a91
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a92
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a93
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a94
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a95
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a96
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a97
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a98
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a99
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a100
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a101
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a102
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a103
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a104
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a105
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a106
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a107
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a108
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a109
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a110
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a111
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a112
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a113
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a114
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a115
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a116
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a117
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a118
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a119
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a120
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a121
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a122
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a123
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a124
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a125
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a126
/REV2_JPEG_IP_DESIGN_0/jpeg_in_a127
/REV2_JPEG_IP_DESIGN_0/jpeg_len_in
/REV2_JPEG_IP_DESIGN_0/jpeg_in_compute} } 
ipx::edit_ip_in_project -upgrade true -name REV2_JPEG_IP_DESIGN_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/REV2_JPEG_IP_DESIGN_v1_0_project c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0/component.xml
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0
upgrade_ip -vlnv xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0 [get_ips  bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property location {5 1509 1512} [get_bd_cells REV2_JPEG_IP_DESIGN_0]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/valid] [get_bd_pins ARM_FPGA_Control_Bus_0/compute_valid]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/compute_wakeup] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_compute]
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/controller_v1_0_project c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_msg_config -suppress -id {IP_Flow 19-259} -string {{ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.} } 
set_msg_config -suppress -id {IP_Flow 19-258} -string {{ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'controller.v'.} } 
set_msg_config -suppress -id {IP_Flow 19-3833} -string {{WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new/controller.v'.} } 
set_msg_config -suppress -id {IP_Flow 19-377} -string {{CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.} } 
set_msg_config -suppress -id {HDL 9-806} -string {{CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new\controller.v:216]} } 
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/BRAM_FPGA_Controller
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:controller:1.0 [get_ips  bram_design_system_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_controller_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
set_property location {3 225 2162} [get_bd_cells controller_0]
set_property location {3 152 1506} [get_bd_cells controller_0]
connect_bd_net [get_bd_pins controller_0/data_out_compute_00] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a00]
connect_bd_net [get_bd_pins controller_0/data_out_compute_01] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a01]
connect_bd_net [get_bd_pins controller_0/data_out_compute_02] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a02]
connect_bd_net [get_bd_pins controller_0/data_out_compute_03] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a03]
connect_bd_net [get_bd_pins controller_0/data_out_compute_04] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a04]
connect_bd_net [get_bd_pins controller_0/data_out_compute_05] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a05]
connect_bd_net [get_bd_pins controller_0/data_out_compute_06] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a06]
connect_bd_net [get_bd_pins controller_0/data_out_compute_07] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a07]
connect_bd_net [get_bd_pins controller_0/data_out_compute_08] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a08]
connect_bd_net [get_bd_pins controller_0/data_out_compute_09] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a09]
connect_bd_net [get_bd_pins controller_0/data_out_compute_10] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a10]
connect_bd_net [get_bd_pins controller_0/data_out_compute_11] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a11]
connect_bd_net [get_bd_pins controller_0/data_out_compute_12] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a12]
connect_bd_net [get_bd_pins controller_0/data_out_compute_13] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a13]
connect_bd_net [get_bd_pins controller_0/data_out_compute_14] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a14]
connect_bd_net [get_bd_pins controller_0/data_out_compute_15] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a15]
connect_bd_net [get_bd_pins controller_0/data_out_compute_16] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a16]
connect_bd_net [get_bd_pins controller_0/data_out_compute_17] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a17]
connect_bd_net [get_bd_pins controller_0/data_out_compute_18] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a18]
connect_bd_net [get_bd_pins controller_0/data_out_compute_19] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a19]
connect_bd_net [get_bd_pins controller_0/data_out_compute_20] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a20]
connect_bd_net [get_bd_pins controller_0/data_out_compute_21] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a21]
connect_bd_net [get_bd_pins controller_0/data_out_compute_22] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a22]
connect_bd_net [get_bd_pins controller_0/data_out_compute_23] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a23]
connect_bd_net [get_bd_pins controller_0/data_out_compute_24] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a24]
connect_bd_net [get_bd_pins controller_0/data_out_compute_25] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a25]
connect_bd_net [get_bd_pins controller_0/data_out_compute_26] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a26]
connect_bd_net [get_bd_pins controller_0/data_out_compute_27] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a27]
connect_bd_net [get_bd_pins controller_0/data_out_compute_28] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a28]
connect_bd_net [get_bd_pins controller_0/data_out_compute_29] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a29]
connect_bd_net [get_bd_pins controller_0/data_out_compute_30] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a30]
connect_bd_net [get_bd_pins controller_0/data_out_compute_31] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a31]
connect_bd_net [get_bd_pins controller_0/data_out_compute_32] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a32]
connect_bd_net [get_bd_pins controller_0/data_out_compute_33] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a33]
connect_bd_net [get_bd_pins controller_0/data_out_compute_34] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a34]
connect_bd_net [get_bd_pins controller_0/data_out_compute_35] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a35]
connect_bd_net [get_bd_pins controller_0/data_out_compute_36] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a36]
connect_bd_net [get_bd_pins controller_0/data_out_compute_37] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a37]
connect_bd_net [get_bd_pins controller_0/data_out_compute_38] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a38]
connect_bd_net [get_bd_pins controller_0/data_out_compute_39] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a39]
connect_bd_net [get_bd_pins controller_0/data_out_compute_40] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a40]
connect_bd_net [get_bd_pins controller_0/data_out_compute_41] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a41]
connect_bd_net [get_bd_pins controller_0/data_out_compute_42] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a42]
connect_bd_net [get_bd_pins controller_0/data_out_compute_43] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a43]
connect_bd_net [get_bd_pins controller_0/data_out_compute_44] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a44]
connect_bd_net [get_bd_pins controller_0/data_out_compute_45] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a45]
connect_bd_net [get_bd_pins controller_0/data_out_compute_46] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a46]
connect_bd_net [get_bd_pins controller_0/data_out_compute_47] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a47]
connect_bd_net [get_bd_pins controller_0/data_out_compute_48] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a48]
connect_bd_net [get_bd_pins controller_0/data_out_compute_49] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a49]
connect_bd_net [get_bd_pins controller_0/data_out_compute_50] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a50]
connect_bd_net [get_bd_pins controller_0/data_out_compute_51] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a51]
connect_bd_net [get_bd_pins controller_0/data_out_compute_52] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a52]
connect_bd_net [get_bd_pins controller_0/data_out_compute_53] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a53]
connect_bd_net [get_bd_pins controller_0/data_out_compute_54] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a54]
connect_bd_net [get_bd_pins controller_0/data_out_compute_55] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a55]
connect_bd_net [get_bd_pins controller_0/data_out_compute_56] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a56]
connect_bd_net [get_bd_pins controller_0/data_out_compute_57] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a57]
connect_bd_net [get_bd_pins controller_0/data_out_compute_58] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a58]
connect_bd_net [get_bd_pins controller_0/data_out_compute_59] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a59]
connect_bd_net [get_bd_pins controller_0/data_out_compute_60] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a60]
connect_bd_net [get_bd_pins controller_0/data_out_compute_61] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a61]
connect_bd_net [get_bd_pins controller_0/data_out_compute_62] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a62]
connect_bd_net [get_bd_pins controller_0/data_out_compute_63] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a63]
connect_bd_net [get_bd_pins controller_0/data_out_compute_64] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a64]
connect_bd_net [get_bd_pins controller_0/data_out_compute_65] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a65]
connect_bd_net [get_bd_pins controller_0/data_out_compute_66] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a66]
connect_bd_net [get_bd_pins controller_0/data_out_compute_67] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a67]
connect_bd_net [get_bd_pins controller_0/data_out_compute_68] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a68]
connect_bd_net [get_bd_pins controller_0/data_out_compute_69] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a69]
connect_bd_net [get_bd_pins controller_0/data_out_compute_70] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a70]
connect_bd_net [get_bd_pins controller_0/data_out_compute_71] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a71]
connect_bd_net [get_bd_pins controller_0/data_out_compute_72] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a72]
connect_bd_net [get_bd_pins controller_0/data_out_compute_73] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a73]
connect_bd_net [get_bd_pins controller_0/data_out_compute_74] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a74]
connect_bd_net [get_bd_pins controller_0/data_out_compute_75] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a75]
connect_bd_net [get_bd_pins controller_0/data_out_compute_76] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a76]
connect_bd_net [get_bd_pins controller_0/data_out_compute_77] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a77]
connect_bd_net [get_bd_pins controller_0/data_out_compute_78] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a78]
connect_bd_net [get_bd_pins controller_0/data_out_compute_79] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a79]
connect_bd_net [get_bd_pins controller_0/data_out_compute_80] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a80]
connect_bd_net [get_bd_pins controller_0/data_out_compute_81] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a81]
connect_bd_net [get_bd_pins controller_0/data_out_compute_82] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a82]
connect_bd_net [get_bd_pins controller_0/data_out_compute_83] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a83]
connect_bd_net [get_bd_pins controller_0/data_out_compute_84] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a84]
connect_bd_net [get_bd_pins controller_0/data_out_compute_85] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a85]
connect_bd_net [get_bd_pins controller_0/data_out_compute_86] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a86]
connect_bd_net [get_bd_pins controller_0/data_out_compute_87] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a87]
connect_bd_net [get_bd_pins controller_0/data_out_compute_88] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a88]
connect_bd_net [get_bd_pins controller_0/data_out_compute_89] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a89]
connect_bd_net [get_bd_pins controller_0/data_out_compute_90] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a90]
connect_bd_net [get_bd_pins controller_0/data_out_compute_91] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a91]
connect_bd_net [get_bd_pins controller_0/data_out_compute_92] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a92]
connect_bd_net [get_bd_pins controller_0/data_out_compute_93] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a93]
connect_bd_net [get_bd_pins controller_0/data_out_compute_94] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a94]
connect_bd_net [get_bd_pins controller_0/data_out_compute_95] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a95]
connect_bd_net [get_bd_pins controller_0/data_out_compute_96] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a96]
connect_bd_net [get_bd_pins controller_0/data_out_compute_97] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a97]
connect_bd_net [get_bd_pins controller_0/data_out_compute_98] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a98]
connect_bd_net [get_bd_pins controller_0/data_out_compute_99] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a99]
connect_bd_net [get_bd_pins controller_0/data_out_compute_100] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a100]
connect_bd_net [get_bd_pins controller_0/data_out_compute_101] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a101]
connect_bd_net [get_bd_pins controller_0/data_out_compute_102] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a102]
connect_bd_net [get_bd_pins controller_0/data_out_compute_103] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a103]
connect_bd_net [get_bd_pins controller_0/data_out_compute_104] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a104]
connect_bd_net [get_bd_pins controller_0/data_out_compute_105] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a105]
connect_bd_net [get_bd_pins controller_0/data_out_compute_106] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a106]
connect_bd_net [get_bd_pins controller_0/data_out_compute_107] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a107]
connect_bd_net [get_bd_pins controller_0/data_out_compute_108] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a108]
connect_bd_net [get_bd_pins controller_0/data_out_compute_109] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a109]
connect_bd_net [get_bd_pins controller_0/data_out_compute_110] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a110]
connect_bd_net [get_bd_pins controller_0/data_out_compute_111] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a111]
connect_bd_net [get_bd_pins controller_0/data_out_compute_112] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a112]
connect_bd_net [get_bd_pins controller_0/data_out_compute_113] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a113]
connect_bd_net [get_bd_pins controller_0/data_out_compute_114] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a114]
connect_bd_net [get_bd_pins controller_0/data_out_compute_115] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a115]
connect_bd_net [get_bd_pins controller_0/data_out_compute_116] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a116]
connect_bd_net [get_bd_pins controller_0/data_out_compute_117] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a117]
connect_bd_net [get_bd_pins controller_0/data_out_compute_118] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a118]
connect_bd_net [get_bd_pins controller_0/data_out_compute_119] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a119]
connect_bd_net [get_bd_pins controller_0/data_out_compute_120] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a120]
connect_bd_net [get_bd_pins controller_0/data_out_compute_121] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a121]
connect_bd_net [get_bd_pins controller_0/data_out_compute_122] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a122]
connect_bd_net [get_bd_pins controller_0/data_out_compute_123] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a123]
connect_bd_net [get_bd_pins controller_0/data_out_compute_124] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a124]
connect_bd_net [get_bd_pins controller_0/data_out_compute_125] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a125]
connect_bd_net [get_bd_pins controller_0/data_out_compute_126] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a126]
connect_bd_net [get_bd_pins controller_0/data_out_compute_126] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a126]
connect_bd_net [get_bd_pins controller_0/data_out_compute_127] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_in_a127]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a00] [get_bd_pins controller_0/data_in_compute_00]
connect_bd_net [get_bd_pins controller_0/data_in_compute_01] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a01]
connect_bd_net [get_bd_pins controller_0/data_in_compute_02] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a02]
connect_bd_net [get_bd_pins controller_0/data_in_compute_03] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a03]
connect_bd_net [get_bd_pins controller_0/data_in_compute_04] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a04]
connect_bd_net [get_bd_pins controller_0/data_in_compute_05] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a05]
connect_bd_net [get_bd_pins controller_0/data_in_compute_06] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a06]
connect_bd_net [get_bd_pins controller_0/data_in_compute_07] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a07]
connect_bd_net [get_bd_pins controller_0/data_in_compute_08] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a08]
connect_bd_net [get_bd_pins controller_0/data_in_compute_09] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a09]
connect_bd_net [get_bd_pins controller_0/data_in_compute_10] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a10]
connect_bd_net [get_bd_pins controller_0/data_in_compute_11] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a11]
connect_bd_net [get_bd_pins controller_0/data_in_compute_12] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a12]
connect_bd_net [get_bd_pins controller_0/data_in_compute_13] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a13]
connect_bd_net [get_bd_pins controller_0/data_in_compute_14] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a14]
connect_bd_net [get_bd_pins controller_0/data_in_compute_15] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a15]
connect_bd_net [get_bd_pins controller_0/data_in_compute_16] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a16]
connect_bd_net [get_bd_pins controller_0/data_in_compute_17] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a17]
connect_bd_net [get_bd_pins controller_0/data_in_compute_18] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a18]
connect_bd_net [get_bd_pins controller_0/data_in_compute_19] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a19]
connect_bd_net [get_bd_pins controller_0/data_in_compute_20] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a20]
connect_bd_net [get_bd_pins controller_0/data_in_compute_21] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a21]
connect_bd_net [get_bd_pins controller_0/data_in_compute_22] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a22]
connect_bd_net [get_bd_pins controller_0/data_in_compute_23] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a23]
connect_bd_net [get_bd_pins controller_0/data_in_compute_24] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a24]
connect_bd_net [get_bd_pins controller_0/data_in_compute_25] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a25]
connect_bd_net [get_bd_pins controller_0/data_in_compute_26] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a26]
connect_bd_net [get_bd_pins controller_0/data_in_compute_27] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a27]
connect_bd_net [get_bd_pins controller_0/data_in_compute_28] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a28]
connect_bd_net [get_bd_pins controller_0/data_in_compute_29] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a29]
connect_bd_net [get_bd_pins controller_0/data_in_compute_30] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a30]
connect_bd_net [get_bd_pins controller_0/data_in_compute_31] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a31]
connect_bd_net [get_bd_pins controller_0/data_in_compute_32] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a32]
connect_bd_net [get_bd_pins controller_0/data_in_compute_33] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a33]
connect_bd_net [get_bd_pins controller_0/data_in_compute_34] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a34]
connect_bd_net [get_bd_pins controller_0/data_in_compute_35] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a35]
connect_bd_net [get_bd_pins controller_0/data_in_compute_36] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a36]
connect_bd_net [get_bd_pins controller_0/data_in_compute_37] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a37]
connect_bd_net [get_bd_pins controller_0/data_in_compute_38] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a38]
connect_bd_net [get_bd_pins controller_0/data_in_compute_39] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a39]
connect_bd_net [get_bd_pins controller_0/data_in_compute_40] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a40]
connect_bd_net [get_bd_pins controller_0/data_in_compute_41] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a41]
connect_bd_net [get_bd_pins controller_0/data_in_compute_42] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a42]
connect_bd_net [get_bd_pins controller_0/data_in_compute_43] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a43]
connect_bd_net [get_bd_pins controller_0/data_in_compute_44] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a44]
connect_bd_net [get_bd_pins controller_0/data_in_compute_45] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a45]
connect_bd_net [get_bd_pins controller_0/data_in_compute_46] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a46]
connect_bd_net [get_bd_pins controller_0/data_in_compute_47] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a47]
connect_bd_net [get_bd_pins controller_0/data_in_compute_48] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a48]
connect_bd_net [get_bd_pins controller_0/data_in_compute_49] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a49]
connect_bd_net [get_bd_pins controller_0/data_in_compute_50] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a50]
connect_bd_net [get_bd_pins controller_0/data_in_compute_51] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a51]
connect_bd_net [get_bd_pins controller_0/data_in_compute_52] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a52]
connect_bd_net [get_bd_pins controller_0/data_in_compute_53] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a53]
connect_bd_net [get_bd_pins controller_0/data_in_compute_54] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a54]
connect_bd_net [get_bd_pins controller_0/data_in_compute_55] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a55]
connect_bd_net [get_bd_pins controller_0/data_in_compute_56] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a56]
connect_bd_net [get_bd_pins controller_0/data_in_compute_57] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a57]
connect_bd_net [get_bd_pins controller_0/data_in_compute_58] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a58]
connect_bd_net [get_bd_pins controller_0/data_in_compute_59] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a59]
connect_bd_net [get_bd_pins controller_0/data_in_compute_60] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a60]
connect_bd_net [get_bd_pins controller_0/data_in_compute_61] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a61]
connect_bd_net [get_bd_pins controller_0/data_in_compute_62] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a62]
connect_bd_net [get_bd_pins controller_0/data_in_compute_63] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a63]
connect_bd_net [get_bd_pins controller_0/data_in_compute_64] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a64]
connect_bd_net [get_bd_pins controller_0/data_in_compute_65] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a65]
connect_bd_net [get_bd_pins controller_0/data_in_compute_66] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a66]
connect_bd_net [get_bd_pins controller_0/data_in_compute_67] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a67]
connect_bd_net [get_bd_pins controller_0/data_in_compute_68] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a68]
connect_bd_net [get_bd_pins controller_0/data_in_compute_69] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a69]
connect_bd_net [get_bd_pins controller_0/data_in_compute_70] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a70]
connect_bd_net [get_bd_pins controller_0/data_in_compute_71] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a71]
connect_bd_net [get_bd_pins controller_0/data_in_compute_72] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a72]
connect_bd_net [get_bd_pins controller_0/data_in_compute_73] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a73]
connect_bd_net [get_bd_pins controller_0/data_in_compute_74] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a74]
connect_bd_net [get_bd_pins controller_0/data_in_compute_75] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a75]
connect_bd_net [get_bd_pins controller_0/data_in_compute_76] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a76]
connect_bd_net [get_bd_pins controller_0/data_in_compute_77] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a77]
connect_bd_net [get_bd_pins controller_0/data_in_compute_78] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a78]
connect_bd_net [get_bd_pins controller_0/data_in_compute_79] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a79]
connect_bd_net [get_bd_pins controller_0/data_in_compute_80] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a80]
connect_bd_net [get_bd_pins controller_0/data_in_compute_81] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a81]
connect_bd_net [get_bd_pins controller_0/data_in_compute_82] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a82]
connect_bd_net [get_bd_pins controller_0/data_in_compute_83] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a83]
connect_bd_net [get_bd_pins controller_0/data_in_compute_84] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a84]
connect_bd_net [get_bd_pins controller_0/data_in_compute_85] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a85]
connect_bd_net [get_bd_pins controller_0/data_in_compute_86] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a86]
connect_bd_net [get_bd_pins controller_0/data_in_compute_87] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a87]
connect_bd_net [get_bd_pins controller_0/data_in_compute_88] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a88]
connect_bd_net [get_bd_pins controller_0/data_in_compute_89] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a89]
connect_bd_net [get_bd_pins controller_0/data_in_compute_90] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a90]
connect_bd_net [get_bd_pins controller_0/data_in_compute_91] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a91]
connect_bd_net [get_bd_pins controller_0/data_in_compute_92] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a92]
connect_bd_net [get_bd_pins controller_0/data_in_compute_93] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a93]
connect_bd_net [get_bd_pins controller_0/data_in_compute_94] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a94]
connect_bd_net [get_bd_pins controller_0/data_in_compute_95] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a95]
connect_bd_net [get_bd_pins controller_0/data_in_compute_96] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a96]
connect_bd_net [get_bd_pins controller_0/data_in_compute_97] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a97]
connect_bd_net [get_bd_pins controller_0/data_in_compute_98] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a98]
connect_bd_net [get_bd_pins controller_0/data_in_compute_99] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a99]
connect_bd_net [get_bd_pins controller_0/data_in_compute_100] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a100]
connect_bd_net [get_bd_pins controller_0/data_in_compute_101] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a101]
connect_bd_net [get_bd_pins controller_0/data_in_compute_102] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a102]
connect_bd_net [get_bd_pins controller_0/data_in_compute_103] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a103]
connect_bd_net [get_bd_pins controller_0/data_in_compute_104] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a104]
connect_bd_net [get_bd_pins controller_0/data_in_compute_105] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a105]
connect_bd_net [get_bd_pins controller_0/data_in_compute_106] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a106]
connect_bd_net [get_bd_pins controller_0/data_in_compute_107] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a107]
connect_bd_net [get_bd_pins controller_0/data_in_compute_108] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a108]
connect_bd_net [get_bd_pins controller_0/data_in_compute_109] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a109]
connect_bd_net [get_bd_pins controller_0/data_in_compute_110] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a110]
connect_bd_net [get_bd_pins controller_0/data_in_compute_111] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a111]
connect_bd_net [get_bd_pins controller_0/data_in_compute_112] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a112]
connect_bd_net [get_bd_pins controller_0/data_in_compute_113] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a113]
connect_bd_net [get_bd_pins controller_0/data_in_compute_114] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a114]
connect_bd_net [get_bd_pins controller_0/data_in_compute_115] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a115]
connect_bd_net [get_bd_pins controller_0/data_in_compute_116] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a116]
connect_bd_net [get_bd_pins controller_0/data_in_compute_117] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a117]
connect_bd_net [get_bd_pins controller_0/data_in_compute_118] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a118]
connect_bd_net [get_bd_pins controller_0/data_in_compute_119] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a119]
connect_bd_net [get_bd_pins controller_0/data_in_compute_120] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a120]
connect_bd_net [get_bd_pins controller_0/data_in_compute_121] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a121]
connect_bd_net [get_bd_pins controller_0/data_in_compute_122] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a122]
connect_bd_net [get_bd_pins controller_0/data_in_compute_123] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a123]
connect_bd_net [get_bd_pins controller_0/data_in_compute_124] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a124]
connect_bd_net [get_bd_pins controller_0/data_in_compute_125] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a125]
connect_bd_net [get_bd_pins controller_0/data_in_compute_126] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a126]
connect_bd_net [get_bd_pins controller_0/data_in_compute_126] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a126]
connect_bd_net [get_bd_pins controller_0/data_in_compute_127] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_out_a127]
set_property location {2 -570 -1235} [get_bd_cells processing_system7_0]
set_property location {1.5 62 -796} [get_bd_cells ARM_FPGA_Control_Bus_0]
set_property location {4 2492 -1018} [get_bd_cells rst_ps7_0_100M]
set_property location {4.5 3962 -959} [get_bd_cells DARC_BRAM2_0]
set_property location {5.5 5464 -948} [get_bd_cells ps7_0_axi_periph]
set_property location {6.5 6787 -913} [get_bd_cells DARC_Mux_0]
set_property location {7.5 7779 -910} [get_bd_cells bram_0]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 [get_ips  bram_design_system_ARM_FPGA_Control_Bus_0_5] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_ARM_FPGA_Control_Bus_0_5] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_out] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_in]
delete_bd_objs [get_bd_nets ARM_FPGA_Control_Bus_0_jpeg_compute_len_out]
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_out] [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_len_in]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_len_out] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_len_in]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
write_hwdef -force  -file C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
launch_sdk -workspace C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk -hwspec C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:\JPEG_Thesis_2\PRLab\Bitstreams\blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
close_project
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
