// Seed: 1760711645
module module_0 (
    input uwire id_0
);
  always id_2 = id_2;
  assign module_1.id_2 = 0;
  assign id_3 = id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    output logic id_5,
    input wor id_6,
    output logic id_7,
    output tri id_8,
    output supply1 id_9
);
  initial id_5 <= 1;
  module_0 modCall_1 (id_6);
  uwire id_11;
  id_12 :
  assert property (@(-1 or posedge id_6 ** id_11 - id_4) -1) begin : LABEL_0
    begin : LABEL_0
      id_2 = (id_12);
    end
    id_7 <= 1'b0;
  end
  assign id_3 = id_11 !== id_12 !== id_6 - 1 & id_4;
  wire id_13;
endmodule
