<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Verilog define 预处理语法 | 小土坡的博客</title><meta name="author" content="小土坡"><meta name="copyright" content="小土坡"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="学习 Verilog 的时候发现了一些以 “&#96;“开关的代码，还有类似C语言中的 #define 这样的宏定义语法，但是 verilog 中这样的”&#96;define COUNTER_WIDTH 25” 。 看下下面代码： 12&#96;define COUNTER_WIDTH 25&#96;define COUNTER_MAX 25_000_000  首先 &#96; 反引号是 Verilog&#x2F;SystemVerilog 的">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog define 预处理语法">
<meta property="og:url" content="https://blog.xiaotupo.com/article/verilog/verilog-define-syntax/index.html">
<meta property="og:site_name" content="小土坡的博客">
<meta property="og:description" content="学习 Verilog 的时候发现了一些以 “&#96;“开关的代码，还有类似C语言中的 #define 这样的宏定义语法，但是 verilog 中这样的”&#96;define COUNTER_WIDTH 25” 。 看下下面代码： 12&#96;define COUNTER_WIDTH 25&#96;define COUNTER_MAX 25_000_000  首先 &#96; 反引号是 Verilog&#x2F;SystemVerilog 的">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://blog.xiaotupo.com/img/22.jpg">
<meta property="article:published_time" content="2025-12-14T06:46:04.000Z">
<meta property="article:modified_time" content="2025-12-14T07:16:11.037Z">
<meta property="article:author" content="小土坡">
<meta property="article:tag" content="define">
<meta property="article:tag" content="反引号语法">
<meta property="article:tag" content="verilog预处理">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://blog.xiaotupo.com/img/22.jpg"><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://blog.xiaotupo.com/article/verilog/verilog-define-syntax/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.2.2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.6.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: true,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog define 预处理语法',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-image: url(/img/1.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">44</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">66</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><img class="site-icon" src="/img/logo.png" alt="Logo"><span class="site-name">小土坡的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">Verilog define 预处理语法</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">Verilog define 预处理语法</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-12-14T06:46:04.000Z" title="发表于 2025-12-14 14:46:04">2025-12-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-12-14T07:16:11.037Z" title="更新于 2025-12-14 15:16:11">2025-12-14</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Verilog/">Verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div><article class="container post-content" id="article-container"><p>学习 <code>Verilog</code> 的时候发现了一些以 “`“开关的代码，还有类似C语言中的 <code>#define</code> 这样的宏定义语法，但是 <code>verilog</code> 中这样的”`define COUNTER_WIDTH 25” 。</p>
<p>看下下面代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> COUNTER_WIDTH 25</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> COUNTER_MAX 25_000_000</span></span><br></pre></td></tr></table></figure>

<p>首先 ` 反引号是 <code>Verilog/SystemVerilog</code> 的预处理指令前缀。</p>
<p>verilog 中类似的符号：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&#x27; 单引号（<span class="keyword">bit</span>-select / 数值宽度）</span><br><span class="line"><span class="string">&quot; 字符串</span></span><br><span class="line"><span class="string">` 反引号（预处理前缀）</span></span><br></pre></td></tr></table></figure>

<p>在 Verilog&#x2F;SystemVerilog 中，凡是以 ` 开头的关键字都是预处理指令。</p>
<p>就像 C 语言里的：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">define</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">ifdef</span></span></span><br></pre></td></tr></table></figure>

<h2 id="define-是干什么的？"><a href="#define-是干什么的？" class="headerlink" title="`define 是干什么的？"></a>`define 是干什么的？</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> COUNTER_WIDTH 25</span></span><br></pre></td></tr></table></figure>

<p>作用：</p>
<blockquote>
<p>在编译之前，把代码里出现的 &#96;COUNTER_WIDTH 全部替换成 25。</p>
</blockquote>
<p>这是纯文本替换，不是变量、不是参数、不是寄存器。</p>
<h3 id="使用方式"><a href="#使用方式" class="headerlink" title="使用方式"></a>使用方式</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [`COUNTER_WIDTH-<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br></pre></td></tr></table></figure>

<p>编译前等价于：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">24</span>:<span class="number">0</span>] cnt;</span><br></pre></td></tr></table></figure>

<h2 id="和-parameter-的重要区别"><a href="#和-parameter-的重要区别" class="headerlink" title="和 parameter 的重要区别"></a>和 parameter 的重要区别</h2><table>
<thead>
<tr>
<th>项目</th>
<th>`define</th>
<th>parameter</th>
</tr>
</thead>
<tbody><tr>
<td>作用阶段</td>
<td>编译前文本替换</td>
<td>综合&#x2F;实例化阶段</td>
</tr>
<tr>
<td>是否有作用域</td>
<td>全局（容易冲突）</td>
<td>模块作用域</td>
</tr>
<tr>
<td>是否可被覆盖</td>
<td>不可</td>
<td>实例化可覆盖</td>
</tr>
<tr>
<td>是否推荐工程使用</td>
<td>少量用</td>
<td>强烈推荐</td>
</tr>
</tbody></table>
<p>不推荐：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> WIDTH 8</span></span><br></pre></td></tr></table></figure>

<p>推荐：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> WIDTH = <span class="number">8</span>;</span><br></pre></td></tr></table></figure>

<h2 id="推荐使用的场景"><a href="#推荐使用的场景" class="headerlink" title="推荐使用的场景"></a>推荐使用的场景</h2><p>在某些场景推荐使用宏指令：</p>
<p>定义编译开关</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> SIMULATION</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">ifdef</span> SIMULATION</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 仿真专用代码</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="meta">`<span class="keyword">endif</span></span></span><br></pre></td></tr></table></figure>

<p>定义全局常量（如总线宽度）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> DATA_WIDTH 16</span></span><br></pre></td></tr></table></figure>

<p>条件编译（跨平台）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">ifdef</span> ALTERA</span></span><br><span class="line"><span class="meta">`<span class="keyword">elsif</span> XILINX</span></span><br><span class="line"><span class="meta">`<span class="keyword">endif</span></span></span><br></pre></td></tr></table></figure>

<p>最后总结：能用 <code>parameter</code> 的地方就不要用 <code>define</code>。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://blog.xiaotupo.com">小土坡</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://blog.xiaotupo.com/article/verilog/verilog-define-syntax/">https://blog.xiaotupo.com/article/verilog/verilog-define-syntax/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://blog.xiaotupo.com" target="_blank">小土坡的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/define/">define</a><a class="post-meta__tags" href="/tags/%E5%8F%8D%E5%BC%95%E5%8F%B7%E8%AF%AD%E6%B3%95/">反引号语法</a><a class="post-meta__tags" href="/tags/verilog%E9%A2%84%E5%A4%84%E7%90%86/">verilog预处理</a></div><div class="post-share"><div class="social-share" data-image="/img/22.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.4/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.4/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related full-width" href="/article/at32/ADC-SAMPLETIME-Error/" title="调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题"><img class="cover" src="/img/p009.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题</div></div><div class="info-2"><div class="info-item-1">最近在调试我的 NTC 测温板子的时候，遇见了其中一个通道的值老是偏高（ADC值），怎么查也没有查出问题，最后在 chatgpt 上问了一下AI，找到问题了，是因为ADC 采样时间过短导致的。 下面是我最开始的配置： 1adc_ordinary_channel_set(ADC1, ADC_CHANNEL_0, 1, ADC_SAMPLETIME_1_5); // adc 采样时间 1.5 个周期  把采样时间调到最大： 1adc_ordinary_channel_set(ADC1, ADC_CHANNEL_0, 1, ADC_SAMPLETIME_239_5); // adc 采样时间 239.5 个周期  改为 ADC_SAMPLETIME_239_5 后立马恢复正常了，当然也可以不必使用最大采样周期，我这里对采样速度没什么要求所以就设置为最大采样时间了。 下面是AI给出的一些答案：  现象 “只有通道 1 偏大” 在 AT32（其实 STM32&#x2F;AT32 兼容 ADC 结构）上非常典型，几乎必定是 ADC 采样时间太短导致的，特别是你用的 22k &#x2F;...</div></div></div></a></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">小土坡</div><div class="author-info-description">小土坡的博客是一个分享电子技术的博客站点，分享电路、功放、电源、电子实验、器材分享。</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">44</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">66</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xiaotupo-com"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/xiaotupo-com" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:xiaotupo@136.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#define-%E6%98%AF%E5%B9%B2%E4%BB%80%E4%B9%88%E7%9A%84%EF%BC%9F"><span class="toc-number">1.</span> <span class="toc-text">&#96;define 是干什么的？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8%E6%96%B9%E5%BC%8F"><span class="toc-number">1.1.</span> <span class="toc-text">使用方式</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%92%8C-parameter-%E7%9A%84%E9%87%8D%E8%A6%81%E5%8C%BA%E5%88%AB"><span class="toc-number">2.</span> <span class="toc-text">和 parameter 的重要区别</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8E%A8%E8%8D%90%E4%BD%BF%E7%94%A8%E7%9A%84%E5%9C%BA%E6%99%AF"><span class="toc-number">3.</span> <span class="toc-text">推荐使用的场景</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/article/verilog/verilog-define-syntax/" title="Verilog define 预处理语法"><img src="/img/22.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilog define 预处理语法"/></a><div class="content"><a class="title" href="/article/verilog/verilog-define-syntax/" title="Verilog define 预处理语法">Verilog define 预处理语法</a><time datetime="2025-12-14T06:46:04.000Z" title="发表于 2025-12-14 14:46:04">2025-12-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/article/at32/ADC-SAMPLETIME-Error/" title="调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题"><img src="/img/p009.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题"/></a><div class="content"><a class="title" href="/article/at32/ADC-SAMPLETIME-Error/" title="调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题">调试 AT32 ADC时，因采样时间过短导致的ADC值不准问题</a><time datetime="2025-11-16T15:12:38.000Z" title="发表于 2025-11-16 23:12:38">2025-11-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/article/git/hexo-d-command-error-issues/" title="hexo d 提交报 git 提交错误 Connection closed by xxx.xxx.xxx.xxx port 22"><img src="/img/23.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="hexo d 提交报 git 提交错误 Connection closed by xxx.xxx.xxx.xxx port 22"/></a><div class="content"><a class="title" href="/article/git/hexo-d-command-error-issues/" title="hexo d 提交报 git 提交错误 Connection closed by xxx.xxx.xxx.xxx port 22">hexo d 提交报 git 提交错误 Connection closed by xxx.xxx.xxx.xxx port 22</a><time datetime="2025-11-14T12:07:56.000Z" title="发表于 2025-11-14 20:07:56">2025-11-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/article/hello-world/" title="Hello World"><img src="/img/2411-11.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Hello World"/></a><div class="content"><a class="title" href="/article/hello-world/" title="Hello World">Hello World</a><time datetime="2025-11-13T13:31:44.843Z" title="发表于 2025-11-13 21:31:44">2025-11-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/article/C++%E6%9E%84%E9%80%A0%E5%87%BD%E6%95%B0/" title="C++ 中的构造函数"><img src="/img/17.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="C++ 中的构造函数"/></a><div class="content"><a class="title" href="/article/C++%E6%9E%84%E9%80%A0%E5%87%BD%E6%95%B0/" title="C++ 中的构造函数">C++ 中的构造函数</a><time datetime="2025-11-13T13:31:44.837Z" title="发表于 2025-11-13 21:31:44">2025-11-13</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2025 By 小土坡</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.2.2"></script><script src="/js/main.js?v=5.2.2"></script><script src="https://cdn.jsdelivr.net/npm/instant.page@5.2.0/instantpage.min.js" type="module"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js?v=5.2.2"></script></div></div></body></html>