{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 14:24:37 2016 " "Info: Processing started: Wed Nov 02 14:24:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off flappybird -c flappybird " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clk1:u4\|clk_1_sig " "Info: Detected ripple clock \"div_clk1:u4\|clk_1_sig\" as buffer" {  } { { "div_clk1.vhd" "" { Text "G:/flappybird5.0/div_clk1.vhd" 31 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk1:u4\|clk_1_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_clk3:u1\|clk_3_sig " "Info: Detected ripple clock \"div_clk3:u1\|clk_3_sig\" as buffer" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk3:u1\|clk_3_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_clk:u0\|clk_1_sig " "Info: Detected ripple clock \"div_clk:u0\|clk_1_sig\" as buffer" {  } { { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk:u0\|clk_1_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_3:u2\|flag_1_sig\[4\] register pipe_move:u3\|G_sig\[2\] 30.3 MHz 33.008 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.3 MHz between source register \"clk_3:u2\|flag_1_sig\[4\]\" and destination register \"pipe_move:u3\|G_sig\[2\]\" (period= 33.008 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.153 ns + Longest register register " "Info: + Longest register to register delay is 26.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_3:u2\|flag_1_sig\[4\] 1 REG LC_X14_Y7_N4 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y7_N4; Fanout = 17; REG Node = 'clk_3:u2\|flag_1_sig\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.511 ns) 1.474 ns pipe_move:u3\|G_sig~228 2 COMB LC_X14_Y7_N9 32 " "Info: 2: + IC(0.963 ns) + CELL(0.511 ns) = 1.474 ns; Loc. = LC_X14_Y7_N9; Fanout = 32; COMB Node = 'pipe_move:u3\|G_sig~228'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~228 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.264 ns) + CELL(0.747 ns) 5.485 ns pipe_move:u3\|Add7~12 3 COMB LC_X13_Y7_N5 1 " "Info: 3: + IC(3.264 ns) + CELL(0.747 ns) = 5.485 ns; Loc. = LC_X13_Y7_N5; Fanout = 1; COMB Node = 'pipe_move:u3\|Add7~12'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { pipe_move:u3|G_sig~228 pipe_move:u3|Add7~12 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.300 ns pipe_move:u3\|Add7~15 4 COMB LC_X13_Y7_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 6.300 ns; Loc. = LC_X13_Y7_N6; Fanout = 1; COMB Node = 'pipe_move:u3\|Add7~15'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pipe_move:u3|Add7~12 pipe_move:u3|Add7~15 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.200 ns) 7.635 ns pipe_move:u3\|p1~5 5 COMB LC_X13_Y7_N8 10 " "Info: 5: + IC(1.135 ns) + CELL(0.200 ns) = 7.635 ns; Loc. = LC_X13_Y7_N8; Fanout = 10; COMB Node = 'pipe_move:u3\|p1~5'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { pipe_move:u3|Add7~15 pipe_move:u3|p1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.200 ns) 8.579 ns pipe_move:u3\|G_sig~67 6 COMB LC_X13_Y7_N0 8 " "Info: 6: + IC(0.744 ns) + CELL(0.200 ns) = 8.579 ns; Loc. = LC_X13_Y7_N0; Fanout = 8; COMB Node = 'pipe_move:u3\|G_sig~67'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { pipe_move:u3|p1~5 pipe_move:u3|G_sig~67 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.200 ns) 11.490 ns pipe_move:u3\|G_sig~107 7 COMB LC_X12_Y8_N7 1 " "Info: 7: + IC(2.711 ns) + CELL(0.200 ns) = 11.490 ns; Loc. = LC_X12_Y8_N7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~107'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { pipe_move:u3|G_sig~67 pipe_move:u3|G_sig~107 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.995 ns pipe_move:u3\|G_sig~108 8 COMB LC_X12_Y8_N8 1 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 11.995 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~108'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~107 pipe_move:u3|G_sig~108 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 12.915 ns pipe_move:u3\|G_sig~110 9 COMB LC_X12_Y8_N6 1 " "Info: 9: + IC(0.720 ns) + CELL(0.200 ns) = 12.915 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~110'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { pipe_move:u3|G_sig~108 pipe_move:u3|G_sig~110 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.200 ns) 15.151 ns pipe_move:u3\|G_sig~111 10 COMB LC_X11_Y6_N8 1 " "Info: 10: + IC(2.036 ns) + CELL(0.200 ns) = 15.151 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~111'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { pipe_move:u3|G_sig~110 pipe_move:u3|G_sig~111 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 15.656 ns pipe_move:u3\|G_sig~112 11 COMB LC_X11_Y6_N9 1 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 15.656 ns; Loc. = LC_X11_Y6_N9; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~112'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~111 pipe_move:u3|G_sig~112 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 16.586 ns pipe_move:u3\|G_sig~113 12 COMB LC_X11_Y6_N4 1 " "Info: 12: + IC(0.730 ns) + CELL(0.200 ns) = 16.586 ns; Loc. = LC_X11_Y6_N4; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~113'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { pipe_move:u3|G_sig~112 pipe_move:u3|G_sig~113 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.200 ns) 17.976 ns pipe_move:u3\|G_sig~114 13 COMB LC_X12_Y6_N0 1 " "Info: 13: + IC(1.190 ns) + CELL(0.200 ns) = 17.976 ns; Loc. = LC_X12_Y6_N0; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~114'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { pipe_move:u3|G_sig~113 pipe_move:u3|G_sig~114 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 18.481 ns pipe_move:u3\|G_sig~115 14 COMB LC_X12_Y6_N1 1 " "Info: 14: + IC(0.305 ns) + CELL(0.200 ns) = 18.481 ns; Loc. = LC_X12_Y6_N1; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~115'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 18.986 ns pipe_move:u3\|G_sig~116 15 COMB LC_X12_Y6_N2 1 " "Info: 15: + IC(0.305 ns) + CELL(0.200 ns) = 18.986 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~116'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 19.491 ns pipe_move:u3\|G_sig~117 16 COMB LC_X12_Y6_N3 1 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 19.491 ns; Loc. = LC_X12_Y6_N3; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~117'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.200 ns) 22.244 ns pipe_move:u3\|G_sig~118 17 COMB LC_X5_Y6_N2 1 " "Info: 17: + IC(2.553 ns) + CELL(0.200 ns) = 22.244 ns; Loc. = LC_X5_Y6_N2; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~118'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 22.749 ns pipe_move:u3\|G_sig~119 18 COMB LC_X5_Y6_N3 1 " "Info: 18: + IC(0.305 ns) + CELL(0.200 ns) = 22.749 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~119'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 23.682 ns pipe_move:u3\|G_sig~120 19 COMB LC_X5_Y6_N7 1 " "Info: 19: + IC(0.733 ns) + CELL(0.200 ns) = 23.682 ns; Loc. = LC_X5_Y6_N7; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~120'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 24.187 ns pipe_move:u3\|G_sig~121 20 COMB LC_X5_Y6_N8 2 " "Info: 20: + IC(0.305 ns) + CELL(0.200 ns) = 24.187 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; COMB Node = 'pipe_move:u3\|G_sig~121'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 25.116 ns pipe_move:u3\|G_sig~123 21 COMB LC_X5_Y6_N6 1 " "Info: 21: + IC(0.729 ns) + CELL(0.200 ns) = 25.116 ns; Loc. = LC_X5_Y6_N6; Fanout = 1; COMB Node = 'pipe_move:u3\|G_sig~123'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~123 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.280 ns) 26.153 ns pipe_move:u3\|G_sig\[2\] 22 REG LC_X5_Y6_N9 3 " "Info: 22: + IC(0.757 ns) + CELL(0.280 ns) = 26.153 ns; Loc. = LC_X5_Y6_N9; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { pipe_move:u3|G_sig~123 pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.753 ns ( 22.00 % ) " "Info: Total cell delay = 5.753 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.400 ns ( 78.00 % ) " "Info: Total interconnect delay = 20.400 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.153 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~228 pipe_move:u3|Add7~12 pipe_move:u3|Add7~15 pipe_move:u3|p1~5 pipe_move:u3|G_sig~67 pipe_move:u3|G_sig~107 pipe_move:u3|G_sig~108 pipe_move:u3|G_sig~110 pipe_move:u3|G_sig~111 pipe_move:u3|G_sig~112 pipe_move:u3|G_sig~113 pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~123 pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "26.153 ns" { clk_3:u2|flag_1_sig[4] {} pipe_move:u3|G_sig~228 {} pipe_move:u3|Add7~12 {} pipe_move:u3|Add7~15 {} pipe_move:u3|p1~5 {} pipe_move:u3|G_sig~67 {} pipe_move:u3|G_sig~107 {} pipe_move:u3|G_sig~108 {} pipe_move:u3|G_sig~110 {} pipe_move:u3|G_sig~111 {} pipe_move:u3|G_sig~112 {} pipe_move:u3|G_sig~113 {} pipe_move:u3|G_sig~114 {} pipe_move:u3|G_sig~115 {} pipe_move:u3|G_sig~116 {} pipe_move:u3|G_sig~117 {} pipe_move:u3|G_sig~118 {} pipe_move:u3|G_sig~119 {} pipe_move:u3|G_sig~120 {} pipe_move:u3|G_sig~121 {} pipe_move:u3|G_sig~123 {} pipe_move:u3|G_sig[2] {} } { 0.000ns 0.963ns 3.264ns 0.000ns 1.135ns 0.744ns 2.711ns 0.305ns 0.720ns 2.036ns 0.305ns 0.730ns 1.190ns 0.305ns 0.305ns 0.305ns 2.553ns 0.305ns 0.733ns 0.305ns 0.729ns 0.757ns } { 0.000ns 0.511ns 0.747ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.146 ns - Smallest " "Info: - Smallest clock skew is -6.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.029 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(0.918 ns) 9.029 ns pipe_move:u3\|G_sig\[2\] 3 REG LC_X5_Y6_N9 3 " "Info: 3: + IC(3.916 ns) + CELL(0.918 ns) = 9.029 ns; Loc. = LC_X5_Y6_N9; Fanout = 3; REG Node = 'pipe_move:u3\|G_sig\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { div_clk:u0|clk_1_sig pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.38 % ) " "Info: Total cell delay = 3.375 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.654 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.175 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(1.294 ns) 9.405 ns div_clk3:u1\|clk_3_sig 3 REG LC_X11_Y10_N2 6 " "Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X11_Y10_N2; Fanout = 6; REG Node = 'div_clk3:u1\|clk_3_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.852 ns) + CELL(0.918 ns) 15.175 ns clk_3:u2\|flag_1_sig\[4\] 4 REG LC_X14_Y7_N4 17 " "Info: 4: + IC(4.852 ns) + CELL(0.918 ns) = 15.175 ns; Loc. = LC_X14_Y7_N4; Fanout = 17; REG Node = 'clk_3:u2\|flag_1_sig\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 30.77 % ) " "Info: Total cell delay = 4.669 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.506 ns ( 69.23 % ) " "Info: Total interconnect delay = 10.506 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.175 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.175 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.916ns 4.852ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.175 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.175 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.916ns 4.852ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.153 ns" { clk_3:u2|flag_1_sig[4] pipe_move:u3|G_sig~228 pipe_move:u3|Add7~12 pipe_move:u3|Add7~15 pipe_move:u3|p1~5 pipe_move:u3|G_sig~67 pipe_move:u3|G_sig~107 pipe_move:u3|G_sig~108 pipe_move:u3|G_sig~110 pipe_move:u3|G_sig~111 pipe_move:u3|G_sig~112 pipe_move:u3|G_sig~113 pipe_move:u3|G_sig~114 pipe_move:u3|G_sig~115 pipe_move:u3|G_sig~116 pipe_move:u3|G_sig~117 pipe_move:u3|G_sig~118 pipe_move:u3|G_sig~119 pipe_move:u3|G_sig~120 pipe_move:u3|G_sig~121 pipe_move:u3|G_sig~123 pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "26.153 ns" { clk_3:u2|flag_1_sig[4] {} pipe_move:u3|G_sig~228 {} pipe_move:u3|Add7~12 {} pipe_move:u3|Add7~15 {} pipe_move:u3|p1~5 {} pipe_move:u3|G_sig~67 {} pipe_move:u3|G_sig~107 {} pipe_move:u3|G_sig~108 {} pipe_move:u3|G_sig~110 {} pipe_move:u3|G_sig~111 {} pipe_move:u3|G_sig~112 {} pipe_move:u3|G_sig~113 {} pipe_move:u3|G_sig~114 {} pipe_move:u3|G_sig~115 {} pipe_move:u3|G_sig~116 {} pipe_move:u3|G_sig~117 {} pipe_move:u3|G_sig~118 {} pipe_move:u3|G_sig~119 {} pipe_move:u3|G_sig~120 {} pipe_move:u3|G_sig~121 {} pipe_move:u3|G_sig~123 {} pipe_move:u3|G_sig[2] {} } { 0.000ns 0.963ns 3.264ns 0.000ns 1.135ns 0.744ns 2.711ns 0.305ns 0.720ns 2.036ns 0.305ns 0.730ns 1.190ns 0.305ns 0.305ns 0.305ns 2.553ns 0.305ns 0.733ns 0.305ns 0.729ns 0.757ns } { 0.000ns 0.511ns 0.747ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.280ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|G_sig[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|G_sig[2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.175 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.175 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[4] {} } { 0.000ns 0.000ns 1.738ns 3.916ns 4.852ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 88 " "Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "random:u9\|random_sig\[3\] pipe_move:u3\|random\[2\]\[2\] clk 2.352 ns " "Info: Found hold time violation between source  pin or register \"random:u9\|random_sig\[3\]\" and destination pin or register \"pipe_move:u3\|random\[2\]\[2\]\" for clock \"clk\" (Hold time is 2.352 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.210 ns + Largest " "Info: + Largest clock skew is 5.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.029 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(0.918 ns) 9.029 ns pipe_move:u3\|random\[2\]\[2\] 3 REG LC_X13_Y9_N8 2 " "Info: 3: + IC(3.916 ns) + CELL(0.918 ns) = 9.029 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'pipe_move:u3\|random\[2\]\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { div_clk:u0|clk_1_sig pipe_move:u3|random[2][2] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.38 % ) " "Info: Total cell delay = 3.375 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.654 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|random[2][2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|random[2][2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns random:u9\|random_sig\[3\] 2 REG LC_X15_Y9_N2 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y9_N2; Fanout = 7; REG Node = 'random:u9\|random_sig\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk random:u9|random_sig[3] } "NODE_NAME" } } { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk random:u9|random_sig[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} random:u9|random_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|random[2][2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|random[2][2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk random:u9|random_sig[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} random:u9|random_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.703 ns - Shortest register register " "Info: - Shortest register to register delay is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns random:u9\|random_sig\[3\] 1 REG LC_X15_Y9_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y9_N2; Fanout = 7; REG Node = 'random:u9\|random_sig\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { random:u9|random_sig[3] } "NODE_NAME" } } { "random.vhd" "" { Text "G:/flappybird5.0/random.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns pipe_move:u3\|Mux0~0 2 COMB LC_X15_Y9_N2 16 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X15_Y9_N2; Fanout = 16; COMB Node = 'pipe_move:u3\|Mux0~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { random:u9|random_sig[3] pipe_move:u3|Mux0~0 } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.280 ns) 2.703 ns pipe_move:u3\|random\[2\]\[2\] 3 REG LC_X13_Y9_N8 2 " "Info: 3: + IC(1.828 ns) + CELL(0.280 ns) = 2.703 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'pipe_move:u3\|random\[2\]\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { pipe_move:u3|Mux0~0 pipe_move:u3|random[2][2] } "NODE_NAME" } } { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.875 ns ( 32.37 % ) " "Info: Total cell delay = 0.875 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 67.63 % ) " "Info: Total interconnect delay = 1.828 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { random:u9|random_sig[3] pipe_move:u3|Mux0~0 pipe_move:u3|random[2][2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { random:u9|random_sig[3] {} pipe_move:u3|Mux0~0 {} pipe_move:u3|random[2][2] {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.595ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "pipe_move.vhd" "" { Text "G:/flappybird5.0/pipe_move.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig pipe_move:u3|random[2][2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} pipe_move:u3|random[2][2] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk random:u9|random_sig[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} random:u9|random_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { random:u9|random_sig[3] pipe_move:u3|Mux0~0 pipe_move:u3|random[2][2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { random:u9|random_sig[3] {} pipe_move:u3|Mux0~0 {} pipe_move:u3|random[2][2] {} } { 0.000ns 0.000ns 1.828ns } { 0.000ns 0.595ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div_clk3:u1\|count\[8\] sw1 clk 1.342 ns register " "Info: tsu for register \"div_clk3:u1\|count\[8\]\" (data pin = \"sw1\", clock pin = \"clk\") is 1.342 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.038 ns + Longest pin register " "Info: + Longest pin to register delay is 10.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw1 1 PIN PIN_133 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_133; Fanout = 8; PIN Node = 'sw1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.807 ns) + CELL(0.914 ns) 5.853 ns div_clk3:u1\|count\[0\]~18 2 COMB LC_X8_Y10_N0 1 " "Info: 2: + IC(3.807 ns) + CELL(0.914 ns) = 5.853 ns; Loc. = LC_X8_Y10_N0; Fanout = 1; COMB Node = 'div_clk3:u1\|count\[0\]~18'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { sw1 div_clk3:u1|count[0]~18 } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.200 ns) 7.206 ns div_clk3:u1\|count\[0\]~19 3 COMB LC_X8_Y10_N3 9 " "Info: 3: + IC(1.153 ns) + CELL(0.200 ns) = 7.206 ns; Loc. = LC_X8_Y10_N3; Fanout = 9; COMB Node = 'div_clk3:u1\|count\[0\]~19'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { div_clk3:u1|count[0]~18 div_clk3:u1|count[0]~19 } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(1.760 ns) 10.038 ns div_clk3:u1\|count\[8\] 4 REG LC_X7_Y10_N8 4 " "Info: 4: + IC(1.072 ns) + CELL(1.760 ns) = 10.038 ns; Loc. = LC_X7_Y10_N8; Fanout = 4; REG Node = 'div_clk3:u1\|count\[8\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { div_clk3:u1|count[0]~19 div_clk3:u1|count[8] } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.006 ns ( 39.91 % ) " "Info: Total cell delay = 4.006 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 60.09 % ) " "Info: Total interconnect delay = 6.032 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.038 ns" { sw1 div_clk3:u1|count[0]~18 div_clk3:u1|count[0]~19 div_clk3:u1|count[8] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.038 ns" { sw1 {} sw1~combout {} div_clk3:u1|count[0]~18 {} div_clk3:u1|count[0]~19 {} div_clk3:u1|count[8] {} } { 0.000ns 0.000ns 3.807ns 1.153ns 1.072ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.029 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(0.918 ns) 9.029 ns div_clk3:u1\|count\[8\] 3 REG LC_X7_Y10_N8 4 " "Info: 3: + IC(3.916 ns) + CELL(0.918 ns) = 9.029 ns; Loc. = LC_X7_Y10_N8; Fanout = 4; REG Node = 'div_clk3:u1\|count\[8\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { div_clk:u0|clk_1_sig div_clk3:u1|count[8] } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.38 % ) " "Info: Total cell delay = 3.375 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.654 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|count[8] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|count[8] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.038 ns" { sw1 div_clk3:u1|count[0]~18 div_clk3:u1|count[0]~19 div_clk3:u1|count[8] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.038 ns" { sw1 {} sw1~combout {} div_clk3:u1|count[0]~18 {} div_clk3:u1|count[0]~19 {} div_clk3:u1|count[8] {} } { 0.000ns 0.000ns 3.807ns 1.153ns 1.072ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.760ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|count[8] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|count[8] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cat\[6\] seg7_1:u6\|cat\[6\] 15.599 ns register " "Info: tco from clock \"clk\" to destination pin \"cat\[6\]\" through register \"seg7_1:u6\|cat\[6\]\" is 15.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.029 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(0.918 ns) 9.029 ns seg7_1:u6\|cat\[6\] 3 REG LC_X13_Y4_N3 1 " "Info: 3: + IC(3.916 ns) + CELL(0.918 ns) = 9.029 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'seg7_1:u6\|cat\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { div_clk:u0|clk_1_sig seg7_1:u6|cat[6] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "G:/flappybird5.0/seg7_1.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.38 % ) " "Info: Total cell delay = 3.375 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.654 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig seg7_1:u6|cat[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} seg7_1:u6|cat[6] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "seg7_1.vhd" "" { Text "G:/flappybird5.0/seg7_1.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.194 ns + Longest register pin " "Info: + Longest register to pin delay is 6.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg7_1:u6\|cat\[6\] 1 REG LC_X13_Y4_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'seg7_1:u6\|cat\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7_1:u6|cat[6] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "G:/flappybird5.0/seg7_1.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.872 ns) + CELL(2.322 ns) 6.194 ns cat\[6\] 2 PIN PIN_30 0 " "Info: 2: + IC(3.872 ns) + CELL(2.322 ns) = 6.194 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'cat\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { seg7_1:u6|cat[6] cat[6] } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.49 % ) " "Info: Total cell delay = 2.322 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.872 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { seg7_1:u6|cat[6] cat[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { seg7_1:u6|cat[6] {} cat[6] {} } { 0.000ns 3.872ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { clk div_clk:u0|clk_1_sig seg7_1:u6|cat[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} seg7_1:u6|cat[6] {} } { 0.000ns 0.000ns 1.738ns 3.916ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { seg7_1:u6|cat[6] cat[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { seg7_1:u6|cat[6] {} cat[6] {} } { 0.000ns 3.872ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clk_3:u2\|flag_1_sig\[0\] pause clk 7.960 ns register " "Info: th for register \"clk_3:u2\|flag_1_sig\[0\]\" (data pin = \"pause\", clock pin = \"clk\") is 7.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.175 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_clk:u0\|clk_1_sig 2 REG LC_X11_Y4_N2 239 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 239; REG Node = 'div_clk:u0\|clk_1_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_clk:u0|clk_1_sig } "NODE_NAME" } } { "div_clk.vhd" "" { Text "G:/flappybird5.0/div_clk.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(1.294 ns) 9.405 ns div_clk3:u1\|clk_3_sig 3 REG LC_X11_Y10_N2 6 " "Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X11_Y10_N2; Fanout = 6; REG Node = 'div_clk3:u1\|clk_3_sig'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig } "NODE_NAME" } } { "div_clk3.vhd" "" { Text "G:/flappybird5.0/div_clk3.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.852 ns) + CELL(0.918 ns) 15.175 ns clk_3:u2\|flag_1_sig\[0\] 4 REG LC_X14_Y7_N0 47 " "Info: 4: + IC(4.852 ns) + CELL(0.918 ns) = 15.175 ns; Loc. = LC_X14_Y7_N0; Fanout = 47; REG Node = 'clk_3:u2\|flag_1_sig\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 30.77 % ) " "Info: Total cell delay = 4.669 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.506 ns ( 69.23 % ) " "Info: Total interconnect delay = 10.506 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.175 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.175 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.916ns 4.852ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.436 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pause 1 PIN PIN_130 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_130; Fanout = 3; PIN Node = 'pause'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "flappybird.vhd" "" { Text "G:/flappybird5.0/flappybird.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.121 ns) + CELL(1.183 ns) 7.436 ns clk_3:u2\|flag_1_sig\[0\] 2 REG LC_X14_Y7_N0 47 " "Info: 2: + IC(5.121 ns) + CELL(1.183 ns) = 7.436 ns; Loc. = LC_X14_Y7_N0; Fanout = 47; REG Node = 'clk_3:u2\|flag_1_sig\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "clk_3.vhd" "" { Text "G:/flappybird5.0/clk_3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 31.13 % ) " "Info: Total cell delay = 2.315 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 68.87 % ) " "Info: Total interconnect delay = 5.121 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { pause {} pause~combout {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 5.121ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.175 ns" { clk div_clk:u0|clk_1_sig div_clk3:u1|clk_3_sig clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.175 ns" { clk {} clk~combout {} div_clk:u0|clk_1_sig {} div_clk3:u1|clk_3_sig {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.916ns 4.852ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { pause clk_3:u2|flag_1_sig[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { pause {} pause~combout {} clk_3:u2|flag_1_sig[0] {} } { 0.000ns 0.000ns 5.121ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 14:25:08 2016 " "Info: Processing ended: Wed Nov 02 14:25:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
