Netlist_File: diffeq_test_iter0.net Netlist_ID: SHA256:7fef1885d638e43cfc51b0e63be7002629618c23e55f425f3425a0f4a9fb7fa6
Array size: 14 x 14 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
n_n3847		8	9	0	0	#0
n_n3449		8	8	0	0	#1
n_n3222		8	10	0	0	#2
n_n3602		7	9	0	0	#3
n_n3014		1	5	0	0	#4
n_n3273		1	7	0	0	#5
n_n4032		7	4	0	0	#6
n_n3321		4	7	0	0	#7
n_n2992		4	6	0	0	#8
n_n3814		5	7	0	0	#9
n_n3091		9	11	0	0	#10
n_n2980		9	8	0	0	#11
n_n3027		9	9	0	0	#12
n_n3488		7	2	0	0	#13
n_n3211		11	4	0	0	#14
n_n47		7	10	0	0	#15
n_n3040		3	8	0	0	#16
n_n3241		4	9	0	0	#17
n_n3174		7	8	0	0	#18
n_n3969		12	7	0	0	#19
n_n3259		3	6	0	0	#20
n_n3086		3	1	0	0	#21
n_n3956		1	6	0	0	#22
n_n2972		11	6	0	0	#23
n_n3070		5	11	0	0	#24
n_n3772		9	10	0	0	#25
n_n3132		8	4	0	0	#26
n_n4038		1	8	0	0	#27
n_n3144		8	5	0	0	#28
n_n3334		5	8	0	0	#29
n_n2997		11	5	0	0	#30
n_n3798		7	7	0	0	#31
n_n3209		12	6	0	0	#32
n_n3652		7	5	0	0	#33
n_n3103		12	9	0	0	#34
n_n3210		11	7	0	0	#35
n_n3202		3	7	0	0	#36
n_n3720		11	11	0	0	#37
n_n3987		5	3	0	0	#38
n_n3177		3	4	0	0	#39
n_n3310		9	4	0	0	#40
n_n3172		9	5	0	0	#41
n_n3615		5	6	0	0	#42
n_n3614		12	10	0	0	#43
n_n3524		11	8	0	0	#44
n_n3145		9	7	0	0	#45
n_n3909		11	9	0	0	#46
n_n2976		4	2	0	0	#47
n_n3204		5	5	0	0	#48
n_n3472		3	10	0	0	#49
n_n3486		5	9	0	0	#50
n_n3435		9	6	0	0	#51
n_n2975		7	3	0	0	#52
n_n3366		8	6	0	0	#53
n_n43		8	12	0	0	#54
n_n4113		4	5	0	0	#55
n_n4166		1	4	0	0	#56
n_n3244		4	4	0	0	#57
n_n3653		4	3	0	0	#58
n_n3322		8	2	0	0	#59
n_n3165		9	12	0	0	#60
n_n3599		7	11	0	0	#61
n_n3339		8	11	0	0	#62
n_n2973		3	3	0	0	#63
n_n3465		7	1	0	0	#64
n_n3640		5	1	0	0	#65
n_n3980		4	1	0	0	#66
n_n3499		4	8	0	0	#67
n_n3315		3	5	0	0	#68
n_n3227		5	4	0	0	#69
n_n3087		4	11	0	0	#70
n_n3506		12	11	0	0	#71
n_n46		12	3	0	0	#72
n_n3004		1	9	0	0	#73
n_n2984		11	1	0	0	#74
n_n3401		11	12	0	0	#75
n_n2974		8	3	0	0	#76
n_n3115		3	9	0	0	#77
n_n2983		5	2	0	0	#78
n_n3740		11	10	0	0	#79
n_n3005		12	12	0	0	#80
n_n3061		11	3	0	0	#81
n_n3058		12	5	0	0	#82
n_n4089		4	12	0	0	#83
n_n3009		9	2	0	0	#84
n_n2979		3	2	0	0	#85
n_n3249		7	6	0	0	#86
n_n3104		12	4	0	0	#87
n_n3785		1	3	0	0	#88
n_n4217		1	1	0	0	#89
n_n41		8	7	0	0	#90
n_n3353		9	3	0	0	#91
n_n3030		4	10	0	0	#92
n_n3458		12	8	0	0	#93
n_n3397		5	10	0	0	#94
n_n3452		5	12	0	0	#95
[1037]		8	1	0	0	#96
[1805]		7	12	0	0	#97
out:puport_10_10_	0	9	2	0	#98
out:puport_0_0_	10	0	1	0	#99
out:pxport_10_10_	4	13	3	0	#100
out:pxport_0_0_	0	1	5	0	#101
out:puport_1_1_	1	0	4	0	#102
out:pxport_1_1_	5	0	2	0	#103
out:puport_2_2_	3	0	3	0	#104
out:pyport_10_10_	4	13	6	0	#105
out:pyport_0_0_	11	13	5	0	#106
out:pxport_2_2_	5	13	2	0	#107
out:puport_3_3_	13	12	5	0	#108
out:pyport_1_1_	13	11	5	0	#109
out:pxport_7_7_	13	4	3	0	#110
out:puport_8_8_	4	0	7	0	#111
out:pyport_6_6_	4	13	4	0	#112
out:pxport_8_8_	10	0	0	0	#113
out:puport_9_9_	13	5	5	0	#114
out:pyport_7_7_	13	11	4	0	#115
out:pxport_9_9_	10	0	7	0	#116
out:pyport_8_8_	4	0	2	0	#117
out:pyport_9_9_	9	0	0	0	#118
out:pxport_3_3_	7	0	3	0	#119
out:puport_4_4_	3	13	1	0	#120
out:pyport_2_2_	3	0	7	0	#121
out:pxport_4_4_	11	0	6	0	#122
out:puport_11_11_	0	4	5	0	#123
out:puport_5_5_	3	0	1	0	#124
out:pyport_3_3_	5	0	7	0	#125
out:pxport_5_5_	6	0	3	0	#126
out:puport_6_6_	2	0	5	0	#127
out:pyport_4_4_	11	0	1	0	#128
out:pxport_11_11_	10	0	4	0	#129
out:pxport_6_6_	5	0	0	0	#130
out:puport_7_7_	11	13	0	0	#131
out:pyport_11_11_	13	5	3	0	#132
out:pyport_5_5_	0	3	0	0	#133
out:pnext_0_0_	13	12	6	0	#134
out:pover_0_0_	11	0	2	0	#135
out:pdn		13	3	6	0	#136
tin_puport_10_10_	0	9	0	0	#137
tin_puport_0_0_	10	0	6	0	#138
tin_pxport_10_10_	4	13	5	0	#139
tin_pxport_0_0_	1	0	7	0	#140
pdxport_4_4_	13	8	3	0	#141
tin_puport_1_1_	0	2	1	0	#142
tin_pxport_1_1_	5	13	0	0	#143
tin_puport_2_2_	3	0	5	0	#144
tin_pyport_10_10_	4	13	7	0	#145
tin_pyport_0_0_	11	13	2	0	#146
tin_pxport_2_2_	5	13	4	0	#147
preset_0_0_	13	3	2	0	#148
pdxport_5_5_	5	13	6	0	#149
tin_puport_3_3_	12	13	6	0	#150
tin_pyport_1_1_	13	11	7	0	#151
paport_11_11_	7	0	6	0	#152
pready_0_0_	13	3	4	0	#153
paport_6_6_	9	0	3	0	#154
pdxport_6_6_	8	0	0	0	#155
paport_7_7_	8	0	4	0	#156
paport_8_8_	7	0	5	0	#157
pdxport_7_7_	13	4	4	0	#158
paport_9_9_	9	0	5	0	#159
tin_pxport_7_7_	13	4	7	0	#160
tin_puport_8_8_	4	0	6	0	#161
tin_pyport_6_6_	4	13	0	0	#162
paport_2_2_	8	0	1	0	#163
tin_pxport_8_8_	9	0	2	0	#164
pdxport_8_8_	5	13	3	0	#165
pdxport_0_0_	8	0	7	0	#166
pclk		2	0	2	0	#167
tin_puport_9_9_	13	5	0	0	#168
tin_pyport_7_7_	13	4	5	0	#169
paport_3_3_	4	0	4	0	#170
tin_pxport_9_9_	9	0	4	0	#171
tin_pyport_8_8_	4	0	1	0	#172
paport_4_4_	4	0	0	0	#173
pdxport_9_9_	9	0	7	0	#174
pdxport_1_1_	8	0	5	0	#175
tin_pyport_9_9_	8	0	3	0	#176
paport_5_5_	8	0	6	0	#177
tin_pxport_3_3_	7	0	7	0	#178
tin_puport_4_4_	3	13	5	0	#179
tin_pyport_2_2_	3	0	0	0	#180
tin_pxport_4_4_	11	0	5	0	#181
pdxport_2_2_	9	0	1	0	#182
tin_puport_11_11_	0	4	3	0	#183
tin_puport_5_5_	3	0	2	0	#184
tin_pyport_3_3_	5	0	4	0	#185
tin_pxport_5_5_	5	0	3	0	#186
pdxport_11_11_	13	5	7	0	#187
pdxport_10_10_	5	13	1	0	#188
tin_puport_6_6_	0	3	1	0	#189
tin_pyport_4_4_	11	0	0	0	#190
paport_10_10_	10	0	3	0	#191
paport_0_0_	7	0	1	0	#192
preset		6	0	6	0	#193
tin_pxport_11_11_	9	0	6	0	#194
tin_pxport_6_6_	5	0	6	0	#195
pdxport_3_3_	7	0	4	0	#196
tin_puport_7_7_	13	12	2	0	#197
tin_pyport_11_11_	13	5	6	0	#198
tin_pyport_5_5_	0	3	7	0	#199
paport_1_1_	8	0	2	0	#200
