TimeQuest Timing Analyzer report for RemoteControllerProject
Sun Nov 28 16:14:39 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; RemoteControllerProject                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-12        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; SDC File List                                                       ;
+---------------------------------+--------+--------------------------+
; SDC File Path                   ; Status ; Read at                  ;
+---------------------------------+--------+--------------------------+
; RemoteControllerProject.out.sdc ; OK     ; Sun Nov 28 16:14:38 2021 ;
+---------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------+--------------------------------------------------------------------+
; CLOCK_50                                                       ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                  ; { CLOCK_50 }                                                       ;
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13157.894 ; 0.08 MHz  ; 0.000 ; 6578.947 ; 50.00      ; 12500     ; 19          ;       ;        ;           ;            ; false    ; CLOCK_50 ; clock_divider_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+----------+-----------------+----------------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                                     ; Note ;
+----------+-----------------+----------------------------------------------------------------+------+
; 0.38 MHz ; 0.38 MHz        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+----------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5252.739 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                    ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5263.886 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                     ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 7892.683 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                       ; 9.819    ; 0.000         ;
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.658 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5252.739  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 6.820      ;
; 5252.908  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 6.651      ;
; 5253.528  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 6.031      ;
; 5253.732  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 5.827      ;
; 5253.740  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 5.819      ;
; 5253.861  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 5.698      ;
; 5254.238  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 5.321      ;
; 5254.254  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.368     ; 5.305      ;
; 5256.627  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; LEDG[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -4.332     ; 2.968      ;
; 6574.882  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 4.015      ;
; 6575.009  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.888      ;
; 6575.010  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.887      ;
; 6575.372  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.525      ;
; 6575.440  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.457      ;
; 6575.499  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.398      ;
; 6575.500  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.397      ;
; 6575.567  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.330      ;
; 6575.568  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.329      ;
; 6575.585  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.312      ;
; 6575.642  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.255      ;
; 6575.774  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.123      ;
; 6575.775  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.122      ;
; 6575.797  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 3.100      ;
; 6575.863  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 3.038      ;
; 6575.924  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.973      ;
; 6575.925  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.972      ;
; 6575.937  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.964      ;
; 6576.075  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.822      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.095  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.805      ;
; 6576.111  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.786      ;
; 6576.143  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.754      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.195  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 2.705      ;
; 6576.238  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.659      ;
; 6576.239  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.658      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.367  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.534      ;
; 6576.457  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.440      ;
; 6576.502  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.129     ; 2.199      ;
; 6576.629  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.268      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.816  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.044     ; 2.085      ;
; 6576.819  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 2.078      ;
; 6576.946  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 1.951      ;
; 6576.947  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 1.950      ;
; 6576.951  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 1.946      ;
; 6577.145  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.755      ;
; 6577.583  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.317      ;
; 6577.601  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.299      ;
; 6577.628  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.272      ;
; 6577.647  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.253      ;
; 6577.677  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.048     ; 1.220      ;
; 6577.743  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.157      ;
; 6577.746  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.154      ;
; 6577.751  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.149      ;
; 6577.755  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 1.145      ;
; 6577.841  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.990      ;
; 6577.859  ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.972      ;
; 6577.861  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.970      ;
; 6577.863  ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.968      ;
; 6577.936  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 0.964      ;
; 6577.937  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 0.963      ;
; 6578.041  ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.790      ;
; 6578.041  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.790      ;
; 6578.042  ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.114     ; 0.789      ;
; 6578.061  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 0.839      ;
; 6578.070  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 0.830      ;
; 6578.089  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.045     ; 0.811      ;
; 11832.390 ; remote_controller:remote_controller_inst|key_code[0]                                     ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.404     ; 6.080      ;
; 11832.487 ; remote_controller:remote_controller_inst|key_code[7]                                     ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 5.984      ;
; 11833.248 ; remote_controller:remote_controller_inst|key_code[5]                                     ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 5.223      ;
; 11833.284 ; remote_controller:remote_controller_inst|key_code[4]                                     ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 5.187      ;
; 11833.380 ; remote_controller:remote_controller_inst|key_code[6]                                     ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 5.091      ;
; 11833.640 ; remote_controller:remote_controller_inst|key_code[3]                                     ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 4.831      ;
; 11833.790 ; remote_controller:remote_controller_inst|key_code[2]                                     ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 4.681      ;
; 11833.805 ; remote_controller:remote_controller_inst|key_code[1]                                     ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -4.403     ; 4.666      ;
; 11839.381 ; GPIO[0]                                                                                  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; 4.208      ; 7.719      ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                           ; To Node                                                                    ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.403    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.435    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|key_inv_code[5]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|key_inv_code[6]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|key_inv_code[3]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|key_inv_code[2]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|key_inv_code[1]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|key_inv_code[7]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.561    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|key_inv_code[4]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.582    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|key_code[4]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.848      ;
; 0.632    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|key_code[1]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.668    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|key_code[5]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.670    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|key_code[2]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.672    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|key_code[7]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.674    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|key_code[3]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.680    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.946      ;
; 0.866    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|key_code[6]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.132      ;
; 1.013    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.279      ;
; 1.015    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.281      ;
; 1.180    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.449      ;
; 1.199    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.468      ;
; 1.221    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.233    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.499      ;
; 1.252    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.518      ;
; 1.275    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.544      ;
; 1.314    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.583      ;
; 1.390    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.659      ;
; 1.398    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.667      ;
; 1.404    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.673      ;
; 1.410    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.679      ;
; 1.421    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.690      ;
; 1.425    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.694      ;
; 1.493    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.762      ;
; 1.502    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.771      ;
; 1.506    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.775      ;
; 1.594    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.863      ;
; 1.614    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.883      ;
; 1.622    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.891      ;
; 1.635    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.904      ;
; 1.643    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.912      ;
; 1.647    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.913      ;
; 1.650    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.916      ;
; 1.653    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.919      ;
; 1.656    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.922      ;
; 1.661    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.927      ;
; 1.667    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.933      ;
; 1.724    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.993      ;
; 1.733    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.002      ;
; 1.737    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.006      ;
; 1.802    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.071      ;
; 1.832    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.097      ;
; 1.834    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.099      ;
; 1.880    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.146      ;
; 1.882    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.148      ;
; 1.932    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.201      ;
; 1.941    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.210      ;
; 2.007    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.272      ;
; 2.009    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.274      ;
; 2.139    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.405      ;
; 2.189    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.455      ;
; 2.213    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.478      ;
; 2.215    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.480      ;
; 2.217    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.482      ;
; 2.217    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.482      ;
; 2.219    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.484      ;
; 2.219    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.484      ;
; 2.341    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.606      ;
; 2.343    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.608      ;
; 2.348    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.614      ;
; 2.349    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.354    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.619      ;
; 2.356    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.366    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.632      ;
; 2.396    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.661      ;
; 2.398    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.663      ;
; 2.479    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.745      ;
; 2.554    ; remote_controller:remote_controller_inst|key_inv_code[7]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.819      ;
; 2.556    ; remote_controller:remote_controller_inst|key_inv_code[7]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.821      ;
; 2.658    ; remote_controller:remote_controller_inst|key_code[7]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.924      ;
; 2.664    ; remote_controller:remote_controller_inst|key_code[7]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.930      ;
; 2.696    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.962      ;
; 2.698    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.964      ;
; 2.859    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.125      ;
; 2.861    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.127      ;
; 1316.140 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|key_code[0]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.404      ; 5.730      ;
; 1316.142 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|key_inv_code[0]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.404      ; 5.732      ;
; 1316.573 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.403      ; 6.162      ;
; 1316.688 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.403      ; 6.277      ;
; 1317.174 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.403      ; 6.763      ;
; 1323.655 ; remote_controller:remote_controller_inst|key_code[1]                ; LEDR[1]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.447      ;
; 1323.668 ; remote_controller:remote_controller_inst|key_code[2]                ; LEDR[2]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.460      ;
; 1323.863 ; remote_controller:remote_controller_inst|key_code[3]                ; LEDR[3]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.655      ;
; 1324.048 ; remote_controller:remote_controller_inst|key_code[6]                ; LEDR[6]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.840      ;
; 1324.137 ; remote_controller:remote_controller_inst|key_code[4]                ; LEDR[4]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.929      ;
; 1324.201 ; remote_controller:remote_controller_inst|key_code[5]                ; LEDR[5]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 4.993      ;
; 1324.898 ; remote_controller:remote_controller_inst|key_code[7]                ; LEDR[7]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.208     ; 5.690      ;
; 1325.011 ; remote_controller:remote_controller_inst|key_code[0]                ; LEDR[0]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -4.209     ; 5.802      ;
; 6579.336 ; remote_controller:remote_controller_inst|current_state.S_COMPARISON ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 0.114      ; 0.709      ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5263.886 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.159      ; 4.103      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
; 5264.532 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 4.174      ; 3.587      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7892.683 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.368      ; 3.310      ;
; 7893.353 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 4.332      ; 3.868      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+----------+-----------------+----------------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                                     ; Note ;
+----------+-----------------+----------------------------------------------------------------+------+
; 0.38 MHz ; 0.38 MHz        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+----------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5253.876 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                     ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5263.772 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                      ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 7893.007 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                       ; 9.799    ; 0.000         ;
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.657 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5253.876  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 6.209      ;
; 5254.027  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 6.058      ;
; 5254.654  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 5.431      ;
; 5254.834  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 5.251      ;
; 5254.867  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 5.218      ;
; 5254.951  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 5.134      ;
; 5255.312  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 4.773      ;
; 5255.328  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.842     ; 4.757      ;
; 5257.506  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; LEDG[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -3.818     ; 2.603      ;
; 6575.254  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.661      ;
; 6575.375  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.540      ;
; 6575.376  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.539      ;
; 6575.686  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.229      ;
; 6575.737  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.178      ;
; 6575.807  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.108      ;
; 6575.808  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.107      ;
; 6575.858  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.057      ;
; 6575.859  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.056      ;
; 6575.876  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 3.039      ;
; 6575.929  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.986      ;
; 6576.037  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.878      ;
; 6576.038  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.877      ;
; 6576.066  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.849      ;
; 6576.097  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.821      ;
; 6576.174  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.741      ;
; 6576.175  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.740      ;
; 6576.186  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.732      ;
; 6576.308  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.607      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.342  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.576      ;
; 6576.359  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.556      ;
; 6576.365  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.550      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.431  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.487      ;
; 6576.473  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.442      ;
; 6576.474  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.441      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.589  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 2.329      ;
; 6576.683  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.119     ; 2.032      ;
; 6576.693  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.222      ;
; 6576.830  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 2.085      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6576.991  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.028     ; 1.927      ;
; 6577.017  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 1.898      ;
; 6577.129  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 1.786      ;
; 6577.137  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 1.778      ;
; 6577.138  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 1.777      ;
; 6577.349  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.568      ;
; 6577.739  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.178      ;
; 6577.758  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.159      ;
; 6577.776  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.141      ;
; 6577.792  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.031     ; 1.123      ;
; 6577.797  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.120      ;
; 6577.877  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.040      ;
; 6577.879  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.038      ;
; 6577.890  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.027      ;
; 6577.894  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 1.023      ;
; 6577.929  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.904      ;
; 6577.945  ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.888      ;
; 6577.947  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.886      ;
; 6577.949  ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.884      ;
; 6578.037  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 0.880      ;
; 6578.054  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 0.863      ;
; 6578.121  ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.712      ;
; 6578.122  ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.711      ;
; 6578.122  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.113     ; 0.711      ;
; 6578.163  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 0.754      ;
; 6578.171  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 0.746      ;
; 6578.188  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.029     ; 0.729      ;
; 11833.414 ; remote_controller:remote_controller_inst|key_code[0]                                     ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.886     ; 5.574      ;
; 11833.511 ; remote_controller:remote_controller_inst|key_code[7]                                     ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 5.478      ;
; 11834.240 ; remote_controller:remote_controller_inst|key_code[5]                                     ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.749      ;
; 11834.285 ; remote_controller:remote_controller_inst|key_code[4]                                     ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.704      ;
; 11834.407 ; remote_controller:remote_controller_inst|key_code[6]                                     ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.582      ;
; 11834.638 ; remote_controller:remote_controller_inst|key_code[3]                                     ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.351      ;
; 11834.772 ; remote_controller:remote_controller_inst|key_code[2]                                     ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.217      ;
; 11834.788 ; remote_controller:remote_controller_inst|key_code[1]                                     ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -3.885     ; 4.201      ;
; 11839.772 ; GPIO[0]                                                                                  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; 3.712      ; 6.833      ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                           ; To Node                                                                    ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.355    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.401    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|key_inv_code[5]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|key_inv_code[6]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|key_inv_code[3]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|key_inv_code[2]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|key_inv_code[1]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|key_inv_code[7]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.514    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|key_inv_code[4]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.534    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|key_code[4]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.776      ;
; 0.587    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|key_code[1]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.611    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|key_code[5]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.613    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|key_code[2]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.615    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|key_code[7]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.857      ;
; 0.616    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|key_code[3]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.620    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.803    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|key_code[6]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.045      ;
; 0.931    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.173      ;
; 0.933    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.175      ;
; 1.095    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.340      ;
; 1.113    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.358      ;
; 1.120    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.127    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.369      ;
; 1.146    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.149    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.394      ;
; 1.217    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.462      ;
; 1.286    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.531      ;
; 1.288    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.533      ;
; 1.290    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.535      ;
; 1.298    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.543      ;
; 1.304    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.549      ;
; 1.310    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.555      ;
; 1.339    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.584      ;
; 1.349    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.594      ;
; 1.377    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.622      ;
; 1.428    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.673      ;
; 1.492    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.734      ;
; 1.494    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.739      ;
; 1.497    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.498    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.743      ;
; 1.498    ; remote_controller:remote_controller_inst|key_code[1]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.740      ;
; 1.503    ; remote_controller:remote_controller_inst|key_code[4]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.745      ;
; 1.509    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.754      ;
; 1.513    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.758      ;
; 1.514    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.756      ;
; 1.520    ; remote_controller:remote_controller_inst|key_code[3]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.762      ;
; 1.555    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.800      ;
; 1.556    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.801      ;
; 1.563    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.808      ;
; 1.614    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.859      ;
; 1.696    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.938      ;
; 1.702    ; remote_controller:remote_controller_inst|key_code[0]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.944      ;
; 1.715    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.957      ;
; 1.721    ; remote_controller:remote_controller_inst|key_code[2]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.963      ;
; 1.741    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.986      ;
; 1.742    ; remote_controller:remote_controller_inst|counter[0]                 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.987      ;
; 1.800    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.042      ;
; 1.806    ; remote_controller:remote_controller_inst|key_inv_code[4]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.048      ;
; 1.908    ; remote_controller:remote_controller_inst|counter[1]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.150      ;
; 1.959    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.201      ;
; 2.025    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.267      ;
; 2.031    ; remote_controller:remote_controller_inst|key_inv_code[2]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.273      ;
; 2.041    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.283      ;
; 2.044    ; remote_controller:remote_controller_inst|key_inv_code[5]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.286      ;
; 2.046    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.288      ;
; 2.049    ; remote_controller:remote_controller_inst|key_inv_code[6]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.291      ;
; 2.097    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.339      ;
; 2.097    ; remote_controller:remote_controller_inst|counter[3]                 ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.339      ;
; 2.137    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.379      ;
; 2.143    ; remote_controller:remote_controller_inst|key_inv_code[3]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.385      ;
; 2.161    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.403      ;
; 2.162    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.404      ;
; 2.168    ; remote_controller:remote_controller_inst|key_inv_code[0]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.410      ;
; 2.169    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.411      ;
; 2.175    ; remote_controller:remote_controller_inst|key_inv_code[1]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.417      ;
; 2.224    ; remote_controller:remote_controller_inst|counter[2]                 ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.466      ;
; 2.338    ; remote_controller:remote_controller_inst|key_inv_code[7]            ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.580      ;
; 2.344    ; remote_controller:remote_controller_inst|key_inv_code[7]            ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.586      ;
; 2.382    ; remote_controller:remote_controller_inst|key_code[7]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.624      ;
; 2.388    ; remote_controller:remote_controller_inst|key_code[7]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.630      ;
; 2.444    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.686      ;
; 2.450    ; remote_controller:remote_controller_inst|key_code[6]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.692      ;
; 2.592    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.834      ;
; 2.598    ; remote_controller:remote_controller_inst|key_code[5]                ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.840      ;
; 1316.128 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|key_code[0]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.886      ; 5.185      ;
; 1316.129 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|key_inv_code[0]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.886      ; 5.186      ;
; 1316.527 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.885      ; 5.583      ;
; 1316.631 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.885      ; 5.687      ;
; 1317.085 ; GPIO[0]                                                             ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.885      ; 6.141      ;
; 1322.659 ; remote_controller:remote_controller_inst|key_code[1]                ; LEDR[1]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 3.946      ;
; 1322.671 ; remote_controller:remote_controller_inst|key_code[2]                ; LEDR[2]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 3.958      ;
; 1322.858 ; remote_controller:remote_controller_inst|key_code[3]                ; LEDR[3]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 4.145      ;
; 1323.027 ; remote_controller:remote_controller_inst|key_code[6]                ; LEDR[6]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 4.314      ;
; 1323.086 ; remote_controller:remote_controller_inst|key_code[4]                ; LEDR[4]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 4.373      ;
; 1323.139 ; remote_controller:remote_controller_inst|key_code[5]                ; LEDR[5]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 4.426      ;
; 1323.765 ; remote_controller:remote_controller_inst|key_code[7]                ; LEDR[7]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 5.052      ;
; 1323.868 ; remote_controller:remote_controller_inst|key_code[0]                ; LEDR[0]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.713     ; 5.155      ;
; 6579.294 ; remote_controller:remote_controller_inst|current_state.S_COMPARISON ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 0.113      ; 0.651      ;
+----------+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5263.772 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.665      ; 3.727      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
; 5264.361 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 3.671      ; 3.256      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.007 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.842      ; 3.093      ;
; 7893.620 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 3.818      ; 3.608      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5257.957 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                     ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5263.701 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                      ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 7893.032 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; CLOCK_50                                                       ; 9.400    ; 0.000         ;
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.720 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5257.957  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 3.579      ;
; 5258.078  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 3.458      ;
; 5258.403  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 3.133      ;
; 5258.489  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 3.047      ;
; 5258.523  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 3.013      ;
; 5258.552  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 2.984      ;
; 5258.753  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 2.783      ;
; 5258.759  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.391     ; 2.777      ;
; 5259.918  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; LEDG[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -2.363     ; 1.646      ;
; 6576.874  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.997      ;
; 6576.943  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.928      ;
; 6576.945  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.926      ;
; 6577.123  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.748      ;
; 6577.162  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.709      ;
; 6577.192  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.679      ;
; 6577.194  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.677      ;
; 6577.220  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.651      ;
; 6577.231  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.640      ;
; 6577.233  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.638      ;
; 6577.289  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.582      ;
; 6577.350  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.526      ;
; 6577.357  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.514      ;
; 6577.358  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.513      ;
; 6577.375  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.496      ;
; 6577.443  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.428      ;
; 6577.444  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.427      ;
; 6577.469  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.402      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.471  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.403      ;
; 6577.496  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[0]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.380      ;
; 6577.508  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.363      ;
; 6577.536  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.335      ;
; 6577.604  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.267      ;
; 6577.605  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.266      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[7]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[5]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[6]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[4]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[2]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[3]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.606  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_code[1]                                     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 1.268      ;
; 6577.658  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.213      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.678  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.198      ;
; 6577.735  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.040     ; 1.111      ;
; 6577.744  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.127      ;
; 6577.838  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[3]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 1.033      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[7]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[6]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[5]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[4]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[3]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[2]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[1]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.864  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|key_inv_code[0]                                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.058     ; 1.012      ;
; 6577.905  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 0.966      ;
; 6577.907  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[1]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 0.964      ;
; 6577.909  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[2]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 0.962      ;
; 6578.018  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.856      ;
; 6578.236  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.638      ;
; 6578.246  ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.628      ;
; 6578.265  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.609      ;
; 6578.268  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.606      ;
; 6578.270  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|counter[0]                                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.063     ; 0.601      ;
; 6578.319  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.555      ;
; 6578.320  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.554      ;
; 6578.321  ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.553      ;
; 6578.322  ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.552      ;
; 6578.405  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.469      ;
; 6578.429  ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.445      ;
; 6578.461  ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.449      ;
; 6578.468  ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.442      ;
; 6578.470  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.440      ;
; 6578.472  ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE                ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.438      ;
; 6578.473  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE               ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.401      ;
; 6578.480  ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.394      ;
; 6578.491  ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED                 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.060     ; 0.383      ;
; 6578.535  ; remote_controller:remote_controller_inst|next_state.S_COMPARISON                         ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.375      ;
; 6578.535  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1                         ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.375      ;
; 6578.537  ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE                   ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; -0.024     ; 0.373      ;
; 11837.204 ; remote_controller:remote_controller_inst|key_code[0]                                     ; LEDR[0]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.374     ; 3.296      ;
; 11837.275 ; remote_controller:remote_controller_inst|key_code[7]                                     ; LEDR[7]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 3.226      ;
; 11837.707 ; remote_controller:remote_controller_inst|key_code[5]                                     ; LEDR[5]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.794      ;
; 11837.712 ; remote_controller:remote_controller_inst|key_code[4]                                     ; LEDR[4]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.789      ;
; 11837.744 ; remote_controller:remote_controller_inst|key_code[6]                                     ; LEDR[6]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.757      ;
; 11837.894 ; remote_controller:remote_controller_inst|key_code[3]                                     ; LEDR[3]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.607      ;
; 11837.980 ; remote_controller:remote_controller_inst|key_code[2]                                     ; LEDR[2]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.521      ;
; 11837.987 ; remote_controller:remote_controller_inst|key_code[1]                                     ; LEDR[1]                                                                                  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; -2.373     ; 2.514      ;
; 11840.648 ; GPIO[0]                                                                                  ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0                         ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 13157.894    ; 2.267      ; 4.500      ;
+-----------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                              ; To Node                                                                    ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.182    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.191    ; remote_controller:remote_controller_inst|key_inv_code[4]               ; remote_controller:remote_controller_inst|key_inv_code[5]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192    ; remote_controller:remote_controller_inst|key_inv_code[5]               ; remote_controller:remote_controller_inst|key_inv_code[6]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193    ; remote_controller:remote_controller_inst|key_inv_code[2]               ; remote_controller:remote_controller_inst|key_inv_code[3]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194    ; remote_controller:remote_controller_inst|key_inv_code[1]               ; remote_controller:remote_controller_inst|key_inv_code[2]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194    ; remote_controller:remote_controller_inst|key_inv_code[0]               ; remote_controller:remote_controller_inst|key_inv_code[1]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196    ; remote_controller:remote_controller_inst|key_inv_code[6]               ; remote_controller:remote_controller_inst|key_inv_code[7]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.253    ; remote_controller:remote_controller_inst|key_inv_code[3]               ; remote_controller:remote_controller_inst|key_inv_code[4]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.263    ; remote_controller:remote_controller_inst|key_code[3]                   ; remote_controller:remote_controller_inst|key_code[4]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.274    ; remote_controller:remote_controller_inst|key_code[0]                   ; remote_controller:remote_controller_inst|key_code[1]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.398      ;
; 0.305    ; remote_controller:remote_controller_inst|key_code[4]                   ; remote_controller:remote_controller_inst|key_code[5]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305    ; remote_controller:remote_controller_inst|key_code[1]                   ; remote_controller:remote_controller_inst|key_code[2]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306    ; remote_controller:remote_controller_inst|key_code[6]                   ; remote_controller:remote_controller_inst|key_code[7]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.309    ; remote_controller:remote_controller_inst|key_code[2]                   ; remote_controller:remote_controller_inst|key_code[3]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.314    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.439      ;
; 0.386    ; remote_controller:remote_controller_inst|key_code[5]                   ; remote_controller:remote_controller_inst|key_code[6]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.512      ;
; 0.458    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.460    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.533    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.661      ;
; 0.538    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.666      ;
; 0.563    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.688      ;
; 0.569    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|counter[3]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.694      ;
; 0.577    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.702      ;
; 0.596    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.724      ;
; 0.619    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.747      ;
; 0.635    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.763      ;
; 0.640    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.768      ;
; 0.640    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.768      ;
; 0.643    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE     ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.771      ;
; 0.646    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.774      ;
; 0.649    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.777      ;
; 0.671    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.799      ;
; 0.725    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.853      ;
; 0.730    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.858      ;
; 0.732    ; remote_controller:remote_controller_inst|key_code[1]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.857      ;
; 0.737    ; remote_controller:remote_controller_inst|key_code[1]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.862      ;
; 0.742    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.870      ;
; 0.745    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_COMPARISON           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.873      ;
; 0.747    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.875      ;
; 0.750    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_READING_INV_KEY_CODE ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.878      ;
; 0.761    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.889      ;
; 0.769    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.897      ;
; 0.775    ; remote_controller:remote_controller_inst|key_code[4]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.900      ;
; 0.776    ; remote_controller:remote_controller_inst|key_code[3]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.901      ;
; 0.780    ; remote_controller:remote_controller_inst|key_code[4]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.905      ;
; 0.781    ; remote_controller:remote_controller_inst|key_code[3]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.906      ;
; 0.815    ; remote_controller:remote_controller_inst|key_code[0]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.938      ;
; 0.820    ; remote_controller:remote_controller_inst|key_code[0]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.943      ;
; 0.832    ; remote_controller:remote_controller_inst|key_code[2]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.957      ;
; 0.837    ; remote_controller:remote_controller_inst|key_code[2]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.962      ;
; 0.841    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.969      ;
; 0.844    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.972      ;
; 0.859    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.987      ;
; 0.898    ; remote_controller:remote_controller_inst|key_inv_code[4]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.021      ;
; 0.903    ; remote_controller:remote_controller_inst|key_inv_code[4]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.026      ;
; 0.939    ; remote_controller:remote_controller_inst|counter[0]                    ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.067      ;
; 0.943    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.071      ;
; 0.968    ; remote_controller:remote_controller_inst|counter[1]                    ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.093      ;
; 0.998    ; remote_controller:remote_controller_inst|key_inv_code[2]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.121      ;
; 0.998    ; remote_controller:remote_controller_inst|key_inv_code[5]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.121      ;
; 1.001    ; remote_controller:remote_controller_inst|key_inv_code[6]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.124      ;
; 1.003    ; remote_controller:remote_controller_inst|key_inv_code[2]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.126      ;
; 1.003    ; remote_controller:remote_controller_inst|key_inv_code[5]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.126      ;
; 1.006    ; remote_controller:remote_controller_inst|key_inv_code[6]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.129      ;
; 1.057    ; remote_controller:remote_controller_inst|key_inv_code[3]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.180      ;
; 1.058    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.183      ;
; 1.061    ; remote_controller:remote_controller_inst|key_inv_code[0]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.184      ;
; 1.062    ; remote_controller:remote_controller_inst|key_inv_code[3]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.185      ;
; 1.066    ; remote_controller:remote_controller_inst|key_inv_code[0]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.189      ;
; 1.075    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|counter[0]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.200      ;
; 1.082    ; remote_controller:remote_controller_inst|key_inv_code[1]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.205      ;
; 1.087    ; remote_controller:remote_controller_inst|key_inv_code[1]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.210      ;
; 1.123    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|counter[2]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.248      ;
; 1.124    ; remote_controller:remote_controller_inst|counter[3]                    ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.249      ;
; 1.138    ; remote_controller:remote_controller_inst|key_inv_code[7]               ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.261      ;
; 1.143    ; remote_controller:remote_controller_inst|key_inv_code[7]               ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.266      ;
; 1.208    ; remote_controller:remote_controller_inst|counter[2]                    ; remote_controller:remote_controller_inst|counter[1]                        ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.333      ;
; 1.218    ; remote_controller:remote_controller_inst|key_code[7]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.343      ;
; 1.223    ; remote_controller:remote_controller_inst|key_code[7]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.348      ;
; 1.228    ; remote_controller:remote_controller_inst|key_code[6]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.353      ;
; 1.233    ; remote_controller:remote_controller_inst|key_code[6]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.358      ;
; 1.322    ; remote_controller:remote_controller_inst|key_code[5]                   ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.447      ;
; 1.327    ; remote_controller:remote_controller_inst|key_code[5]                   ; remote_controller:remote_controller_inst|next_state.S_VALID_KEY_DETECTED   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.452      ;
; 1315.396 ; GPIO[0]                                                                ; remote_controller:remote_controller_inst|key_code[0]                       ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.374      ; 2.854      ;
; 1315.397 ; GPIO[0]                                                                ; remote_controller:remote_controller_inst|key_inv_code[0]                   ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.374      ; 2.855      ;
; 1315.606 ; GPIO[0]                                                                ; remote_controller:remote_controller_inst|next_state.S_READING_CUSTOM_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.372      ; 3.062      ;
; 1315.663 ; GPIO[0]                                                                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_1           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.372      ; 3.119      ;
; 1315.882 ; GPIO[0]                                                                ; remote_controller:remote_controller_inst|next_state.S_AWAITING_0           ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.372      ; 3.338      ;
; 1319.578 ; remote_controller:remote_controller_inst|key_code[1]                   ; LEDR[1]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.311      ;
; 1319.585 ; remote_controller:remote_controller_inst|key_code[2]                   ; LEDR[2]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.318      ;
; 1319.690 ; remote_controller:remote_controller_inst|key_code[3]                   ; LEDR[3]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.423      ;
; 1319.783 ; remote_controller:remote_controller_inst|key_code[6]                   ; LEDR[6]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.516      ;
; 1319.813 ; remote_controller:remote_controller_inst|key_code[4]                   ; LEDR[4]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.546      ;
; 1319.841 ; remote_controller:remote_controller_inst|key_code[5]                   ; LEDR[5]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.574      ;
; 1320.185 ; remote_controller:remote_controller_inst|key_code[7]                   ; LEDR[7]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 2.918      ;
; 1320.274 ; remote_controller:remote_controller_inst|key_code[0]                   ; LEDR[0]                                                                    ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 3.005      ;
; 6579.097 ; remote_controller:remote_controller_inst|next_state.S_READING_KEY_CODE ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE  ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 0.060      ; 0.314      ;
+----------+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 5263.701 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.268      ; 2.453      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
; 5264.031 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 6578.947     ; 2.284      ; 2.187      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_divider_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node                                                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_0                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_AWAITING_1                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_CUSTOM_CODE             ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_KEY_CODE                ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_READING_INV_KEY_CODE            ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_COMPARISON                      ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.032 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED~_Duplicate_1 ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.391      ; 1.580      ;
; 7893.368 ; KEY[0]    ; remote_controller:remote_controller_inst|current_state.S_VALID_KEY_DETECTED              ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; -6578.947    ; 2.363      ; 1.860      ;
+----------+-----------+------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+----------+-------+----------+----------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal  ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+----------+---------------------+
; Worst-case Slack                                                ; 5252.739 ; 0.182 ; 5263.701 ; 7892.683 ; 9.400               ;
;  CLOCK_50                                                       ; N/A      ; N/A   ; N/A      ; N/A      ; 9.400               ;
;  clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 5252.739 ; 0.182 ; 5263.701 ; 7892.683 ; 6578.657            ;
; Design-wide TNS                                                 ; 0.0      ; 0.0   ; 0.0      ; 0.0      ; 0.0                 ;
;  CLOCK_50                                                       ; N/A      ; N/A   ; N/A      ; N/A      ; 0.000               ;
;  clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000    ; 0.000               ;
+-----------------------------------------------------------------+----------+-------+----------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 175      ; 112      ; 8        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 175      ; 112      ; 8        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 8        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 8        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                         ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                       ; CLOCK_50                                                       ; Base      ; Constrained ;
; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Nov 28 16:14:36 2021
Info: Command: quartus_sta RemoteControllerProject -c RemoteControllerProject
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'RemoteControllerProject.out.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5252.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5252.739               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5263.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5263.886               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 7892.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  7892.683               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):  6578.658               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 5253.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5253.876               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5263.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5263.772               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 7893.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  7893.007               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):  6578.657               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 5257.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5257.957               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5263.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  5263.701               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 7893.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  7893.032               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):  6578.720               0.000 clock_divider_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Sun Nov 28 16:14:39 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


