<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/cpu.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>cpu.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../kpasim/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../kpasim/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../kpasim/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">alloc::collections::VecDeque</span>;
<span class="kw">use</span> <span class="ident">core</span>::{
  <span class="ident">fmt::Debug</span>,
  <span class="ident">ops</span>::{<span class="ident">Deref</span>, <span class="ident">DerefMut</span>, <span class="ident">Not</span>},
  <span class="ident">slice</span>,
};

<span class="kw">use</span> <span class="ident">bytemuck</span>::{<span class="ident">cast_mut</span>, <span class="ident">cast_slice</span>, <span class="ident">cast_slice_mut</span>};

<span class="kw">use</span> <span class="kw">crate</span>::{
  <span class="ident">data_bus::DataBus</span>,
  <span class="ident">op_actions</span>::{<span class="ident">ActionRegister</span>, <span class="ident">CpuAction</span>, <span class="ident">ACTION_TABLE</span>},
  <span class="ident">op_disassembly::DISASSEMBLY_TABLE</span>,
  <span class="ident">reg16::Reg16</span>,
  <span class="ident">reg8::Reg8</span>,
  <span class="ident">reg_flags::RegFlags</span>,
};

<span class="doccomment">/// Simulates the Game Boy&#39;s LR35902 CPU.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This is the view of the CPU with 16-bit registers. To access the 8-bit</span>
<span class="doccomment">/// registers, we have a [Deref] impl from this type to the [CpuByteFields]</span>
<span class="doccomment">/// type. This lets us easily access any data register as either the 16-bit or</span>
<span class="doccomment">/// 8-bit form, but brings a drawback: the `Deref` borrows the entire struct, so</span>
<span class="doccomment">/// we can&#39;t easily &quot;split borrow&quot; when we&#39;re accessing the fields in 8-bit</span>
<span class="doccomment">/// mode. I don&#39;t think that will be an issue, because we won&#39;t normally have to</span>
<span class="doccomment">/// hold a borrow on the CPU longer than a single statement.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// * See Also: [Pandocs: CPU Registers and flags](https://gbdev.io/pandocs/CPU_Registers_and_Flags.html)</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Default</span>, <span class="ident">Clone</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>, <span class="ident">PartialOrd</span>, <span class="ident">Ord</span>, <span class="ident">Hash</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cpu</span> {
  <span class="kw">pub</span> <span class="ident">af</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">bc</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">de</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">hl</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">sp</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">pc</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">t_cycles</span>: <span class="ident">u32</span>,
  <span class="kw">pub</span> <span class="ident">action_queue</span>: <span class="ident">VecDeque</span><span class="op">&lt;</span><span class="ident">CpuAction</span><span class="op">&gt;</span>,
  <span class="kw">pub</span> <span class="ident">imm</span>: <span class="ident">u16</span>,
}
<span class="kw">impl</span> <span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">Cpu</span> {
  <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">core::fmt::Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) -&gt; <span class="ident">core::fmt::Result</span> {
    <span class="kw">let</span> <span class="ident">q</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">deref</span>();
    <span class="macro">write!</span>(<span class="ident">f</span>, <span class="string">&quot;CPU {{ f:{f:?}, a:{a:02X}, b:{b:02X}, c:{c:02X}, d:{d:02X}, e:{e:02X}, h:{h:02X}, l:{l:02X}, sp:{sp:04X}, pc:{pc:04X}, imm:${imm:04X}, t:{t}, action_queue:{action_queue:?} }}&quot;</span>, <span class="ident">f</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">flags</span>, <span class="ident">a</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">a</span>, <span class="ident">c</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">c</span>, <span class="ident">b</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">b</span>, <span class="ident">e</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">e</span>, <span class="ident">d</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">e</span>, <span class="ident">l</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">l</span>,<span class="ident">h</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">h</span>,<span class="ident">sp</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">sp</span>, <span class="ident">pc</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">pc</span>, <span class="ident">t</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">t_cycles</span>, <span class="ident">action_queue</span><span class="op">=</span><span class="ident">q</span>.<span class="ident">action_queue</span>, <span class="ident">imm</span> <span class="op">=</span> <span class="ident">q</span>.<span class="ident">imm</span>)
  }
}
<span class="kw">impl</span> <span class="ident">Deref</span> <span class="kw">for</span> <span class="ident">Cpu</span> {
  <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="ident">CpuByteFields</span>;
  <span class="attribute">#[<span class="ident">inline</span>]</span>
  <span class="attribute">#[<span class="ident">must_use</span>]</span>
  <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident"><span class="self">Self</span>::Target</span> {
    <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span>(<span class="self">self</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="self">Self</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">CpuByteFields</span>) }
  }
}
<span class="kw">impl</span> <span class="ident">DerefMut</span> <span class="kw">for</span> <span class="ident">Cpu</span> {
  <span class="attribute">#[<span class="ident">inline</span>]</span>
  <span class="attribute">#[<span class="ident">must_use</span>]</span>
  <span class="kw">fn</span> <span class="ident">deref_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Target</span> {
    <span class="kw">unsafe</span> { <span class="kw-2">&amp;mut</span> <span class="kw-2">*</span>(<span class="self">self</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="self">Self</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="ident">CpuByteFields</span>) }
  }
}
<span class="kw">impl</span> <span class="ident">Cpu</span> {
  <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>() -&gt; <span class="self">Self</span> {
    <span class="self">Self</span> {
      <span class="comment">// Note(Lokathor): The CPU registers after the boot vary depend on which</span>
      <span class="comment">// Boot ROM was used to do the start up sequence. Each major model of</span>
      <span class="comment">// GB-playing-device has its own Boot ROM with small variations. The only</span>
      <span class="comment">// registers that have a consistent value after boot are PC and SP. For</span>
      <span class="comment">// simplicity we just zero all the general registers.</span>
      <span class="comment">//</span>
      <span class="comment">// See: https://gbdev.io/pandocs/Power_Up_Sequence.html#cpu-registers</span>
      <span class="ident">af</span>: <span class="ident">Reg16::new</span>(<span class="number">0</span>),
      <span class="ident">bc</span>: <span class="ident">Reg16::new</span>(<span class="number">0</span>),
      <span class="ident">de</span>: <span class="ident">Reg16::new</span>(<span class="number">0</span>),
      <span class="ident">hl</span>: <span class="ident">Reg16::new</span>(<span class="number">0</span>),
      <span class="ident">sp</span>: <span class="ident">Reg16::new</span>(<span class="number">0xFFFE</span>),
      <span class="ident">pc</span>: <span class="ident">Reg16::new</span>(<span class="number">0x0100</span>),
      <span class="ident">t_cycles</span>: <span class="number">0</span>,
      <span class="ident">action_queue</span>: <span class="ident">VecDeque::default</span>(),
      <span class="ident">imm</span>: <span class="number">0</span>,
    }
  }

  <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fetch_pc</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">bus</span>: <span class="kw-2">&amp;mut</span> <span class="kw">dyn</span> <span class="ident">DataBus</span>) -&gt; <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="ident">bus</span>.<span class="ident">read</span>(<span class="self">self</span>.<span class="ident">pc</span>.<span class="ident">get</span>());
    <span class="comment">//println!(&quot;FETCH: ${b:02X}&quot;);</span>
    <span class="self">self</span>.<span class="ident">pc</span>.<span class="ident">inc</span>();
    <span class="ident">b</span>
  }

  <span class="doccomment">/// Grants a T-cycle worth of time to the CPU.</span>
  <span class="doccomment">///</span>
  <span class="doccomment">/// The CPU only actually acts once per 4 T-cycles.</span>
  <span class="doccomment">///</span>
  <span class="doccomment">/// * **Returns:** If the CPU took an action.</span>
  <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">t_cycle</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">bus</span>: <span class="kw-2">&amp;mut</span> <span class="kw">dyn</span> <span class="ident">DataBus</span>) -&gt; <span class="ident">bool</span> {
    <span class="self">self</span>.<span class="ident">t_cycles</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">t_cycles</span>.<span class="ident">wrapping_add</span>(<span class="number">1</span>);
    <span class="kw">if</span> <span class="self">self</span>.<span class="ident">t_cycles</span> <span class="op">%</span> <span class="number">4</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
      <span class="kw">return</span> <span class="bool-val">false</span>;
    }
    <span class="comment">// When there&#39;s no pending actions we have to get a new op code to queue up</span>
    <span class="comment">// some actions. After we do this we *also* perform one action, so the</span>
    <span class="comment">// actions table must be arranged appropriately. Anything that happens as</span>
    <span class="comment">// soon as the op-code comes in (eg: `ld a, b`) will be just 1 action.</span>
    <span class="kw">if</span> <span class="self">self</span>.<span class="ident">action_queue</span>.<span class="ident">is_empty</span>() {
      <span class="kw">let</span> <span class="ident">op_code</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">fetch_pc</span>(<span class="ident">bus</span>);
      <span class="kw">let</span> <span class="ident">disassembly</span> <span class="op">=</span> <span class="ident">DISASSEMBLY_TABLE</span>[<span class="ident">usize::from</span>(<span class="ident">op_code</span>)];
      <span class="kw">let</span> <span class="ident">actions</span> <span class="op">=</span> <span class="ident">ACTION_TABLE</span>[<span class="ident">usize::from</span>(<span class="ident">op_code</span>)];
      <span class="macro">println!</span>(
        <span class="string">&quot;Queue Code (${op_code:02X}): {disassembly: &lt;17} // {actions:?}&quot;</span>
      );
      <span class="self">self</span>.<span class="ident">action_queue</span>.<span class="ident">extend</span>(<span class="ident">actions</span>.<span class="ident">iter</span>().<span class="ident">copied</span>());
    }
    <span class="kw">let</span> <span class="ident">action</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">action_queue</span>.<span class="ident">pop_front</span>().<span class="ident">unwrap</span>();
    <span class="self">self</span>.<span class="ident">process_action</span>(<span class="ident">bus</span>, <span class="ident">action</span>);
    <span class="bool-val">true</span>
  }

  <span class="kw">fn</span> <span class="ident">process_action</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">bus</span>: <span class="kw-2">&amp;mut</span> <span class="kw">dyn</span> <span class="ident">DataBus</span>, <span class="ident">action</span>: <span class="ident">CpuAction</span>) {
    <span class="kw">use</span> <span class="ident">CpuAction</span>::<span class="kw-2">*</span>;
    <span class="kw">match</span> <span class="ident">action</span> {
      <span class="ident">Internal</span> =&gt; (),
      <span class="ident">DisableInterrupts</span> =&gt; (<span class="comment">/* TODO*/</span>),
      <span class="ident">ImmLow</span> =&gt; {
        <span class="kw">let</span> <span class="ident">imm8</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">fetch_pc</span>(<span class="ident">bus</span>);
        <span class="kw">let</span> <span class="ident">imm_bytes</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u8</span>] <span class="op">=</span>
          <span class="ident">cast_slice_mut</span>(<span class="ident">slice::from_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">imm</span>));
        <span class="kw">let</span> <span class="ident">index</span> <span class="op">=</span> <span class="ident">usize::from</span>(<span class="macro">cfg!</span>(<span class="ident">target_endian</span> <span class="op">=</span> <span class="string">&quot;little&quot;</span>).<span class="ident">not</span>());
        <span class="ident">imm_bytes</span>[<span class="ident">index</span>] <span class="op">=</span> <span class="ident">imm8</span>;
      }
      <span class="ident">ImmLowTo</span>(<span class="ident">reg</span>) =&gt; <span class="kw">match</span> <span class="ident">reg</span> {
        <span class="ident">ActionRegister::A</span> =&gt; {
          <span class="kw">let</span> <span class="ident">imm8</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">fetch_pc</span>(<span class="ident">bus</span>);
          <span class="comment">//println!(&quot;ImmLowTo({reg:?}): ${imm8:02X}&quot;);</span>
          <span class="self">self</span>.<span class="ident">a</span>.<span class="ident">set</span>(<span class="ident">imm8</span>);
          <span class="self">self</span>.<span class="ident">imm</span> <span class="op">=</span> <span class="number">0</span>;
        }
        <span class="ident">ActionRegister::PC</span> =&gt; <span class="macro">todo!</span>(),
        <span class="ident">ActionRegister::SP</span> =&gt; <span class="macro">todo!</span>(),
      },
      <span class="ident">ImmHigh</span> =&gt; {
        <span class="kw">let</span> <span class="ident">imm8</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">fetch_pc</span>(<span class="ident">bus</span>);
        <span class="kw">let</span> <span class="ident">imm_bytes</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u8</span>] <span class="op">=</span>
          <span class="ident">cast_slice_mut</span>(<span class="ident">slice::from_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">imm</span>));
        <span class="kw">let</span> <span class="ident">index</span> <span class="op">=</span> <span class="ident">usize::from</span>(<span class="macro">cfg!</span>(<span class="ident">target_endian</span> <span class="op">=</span> <span class="string">&quot;little&quot;</span>));
        <span class="ident">imm_bytes</span>[<span class="ident">index</span>] <span class="op">=</span> <span class="ident">imm8</span>;
      }
      <span class="ident">ImmHighTo</span>(<span class="ident">reg</span>) =&gt; {
        <span class="kw">let</span> <span class="ident">imm8</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">fetch_pc</span>(<span class="ident">bus</span>);
        <span class="kw">let</span> <span class="ident">imm_bytes</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u8</span>] <span class="op">=</span>
          <span class="ident">cast_slice_mut</span>(<span class="ident">slice::from_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">imm</span>));
        <span class="kw">let</span> <span class="ident">index</span> <span class="op">=</span> <span class="ident">usize::from</span>(<span class="macro">cfg!</span>(<span class="ident">target_endian</span> <span class="op">=</span> <span class="string">&quot;little&quot;</span>));
        <span class="ident">imm_bytes</span>[<span class="ident">index</span>] <span class="op">=</span> <span class="ident">imm8</span>;
        <span class="kw">match</span> <span class="ident">reg</span> {
          <span class="ident">ActionRegister::PC</span> =&gt; <span class="self">self</span>.<span class="ident">pc</span>.<span class="ident">set</span>(<span class="self">self</span>.<span class="ident">imm</span>),
          <span class="ident">ActionRegister::SP</span> =&gt; <span class="self">self</span>.<span class="ident">sp</span>.<span class="ident">set</span>(<span class="self">self</span>.<span class="ident">imm</span>),
          <span class="ident">ActionRegister::A</span> =&gt; <span class="macro">todo!</span>(),
        }
        <span class="self">self</span>.<span class="ident">imm</span> <span class="op">=</span> <span class="number">0</span>;
      }
      <span class="ident">WriteRegToImm16</span>(<span class="ident">reg</span>) =&gt; {
        <span class="kw">match</span> <span class="ident">reg</span> {
          <span class="ident">ActionRegister::A</span> =&gt; <span class="ident">bus</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">imm</span>, <span class="self">self</span>.<span class="ident">a</span>.<span class="ident">get</span>()),
          <span class="ident">ActionRegister::PC</span> =&gt; <span class="macro">todo!</span>(),
          <span class="ident">ActionRegister::SP</span> =&gt; <span class="macro">todo!</span>(),
        };
        <span class="self">self</span>.<span class="ident">imm</span> <span class="op">=</span> <span class="number">0</span>;
      }
      <span class="ident">WriteRegToHalfAddr</span>(<span class="ident">reg</span>) =&gt; {
        <span class="macro">debug_assert!</span>(<span class="self">self</span>.<span class="ident">imm</span> <span class="op">&lt;</span><span class="op">=</span> <span class="ident">u16::from</span>(<span class="ident">u8::MAX</span>));
        <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="number">0xFF00</span> <span class="op">+</span> <span class="self">self</span>.<span class="ident">imm</span>;
        <span class="kw">match</span> <span class="ident">reg</span> {
          <span class="ident">ActionRegister::A</span> =&gt; <span class="ident">bus</span>.<span class="ident">write</span>(<span class="ident">addr</span>, <span class="self">self</span>.<span class="ident">a</span>.<span class="ident">get</span>()),
          <span class="ident">ActionRegister::PC</span> =&gt; <span class="macro">todo!</span>(),
          <span class="ident">ActionRegister::SP</span> =&gt; <span class="macro">todo!</span>(),
        };
        <span class="self">self</span>.<span class="ident">imm</span> <span class="op">=</span> <span class="number">0</span>;
      }
    }
  }
}

<span class="doccomment">/// A view of the CPU with the data registers broken into individual bytes.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Default</span>, <span class="ident">Clone</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>, <span class="ident">PartialOrd</span>, <span class="ident">Ord</span>, <span class="ident">Hash</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="comment">// Note(Lokathor): To support big-endian we&#39;d just have to swap the ordering of</span>
<span class="comment">// each pair. However, until big-endian support is really requested, it&#39;s better</span>
<span class="comment">// to not have two near-identical structs in the codebase.</span>
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_endian</span> <span class="op">=</span> <span class="string">&quot;little&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">CpuByteFields</span> {
  <span class="kw">pub</span> <span class="ident">flags</span>: <span class="ident">RegFlags</span>,
  <span class="kw">pub</span> <span class="ident">a</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">c</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">b</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">e</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">d</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">l</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">h</span>: <span class="ident">Reg8</span>,
  <span class="kw">pub</span> <span class="ident">sp</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">pc</span>: <span class="ident">Reg16</span>,
  <span class="kw">pub</span> <span class="ident">t_cycles</span>: <span class="ident">u32</span>,
  <span class="kw">pub</span> <span class="ident">action_queue</span>: <span class="ident">VecDeque</span><span class="op">&lt;</span><span class="ident">CpuAction</span><span class="op">&gt;</span>,
  <span class="kw">pub</span> <span class="ident">imm</span>: <span class="ident">u16</span>,
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="kpasim" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (20ffea693 2022-08-11)" ></div></body></html>