[04/11 18:46:44      0s] 
[04/11 18:46:44      0s] Cadence Tempus(TM) Timing Signoff Solution.
[04/11 18:46:44      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/11 18:46:44      0s] 
[04/11 18:46:44      0s] Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
[04/11 18:46:44      0s] Options:	
[04/11 18:46:44      0s] Date:		Fri Apr 11 18:46:44 2025
[04/11 18:46:44      0s] Host:		APL7.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[04/11 18:46:44      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[04/11 18:46:44      0s] 
[04/11 18:46:44      0s] License:
[04/11 18:46:45      0s] 		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
[04/11 18:46:45      0s] 		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[04/11 18:46:51      5s] @(#)CDS: Tempus Timing Signoff Solution v20.20-p001_1 (64bit) 12/02/2020 16:07 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/11 18:46:51      5s] @(#)CDS: NanoRoute 20.20-p001_1 NR200917-0125/MT (database version 18.20.530) {superthreading v2.11}
[04/11 18:46:51      5s] @(#)CDS: AAE 20.20-p005 (64bit) 12/02/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/11 18:46:51      5s] @(#)CDS: CTE 20.20-p010_1 () Dec  2 2020 14:35:30 ( )
[04/11 18:46:51      5s] @(#)CDS: SYNTECH 20.20-p001_1 () Nov 24 2020 02:28:20 ( )
[04/11 18:46:51      5s] @(#)CDS: CPE v20.20-p009
[04/11 18:46:51      5s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[04/11 18:46:51      5s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/11 18:46:51      5s] @(#)CDS: RCDB 11.15.0
[04/11 18:46:51      5s] @(#)CDS: STYLUS 21.10-d018_1 (08/28/2020 09:14 PDT)
[04/11 18:46:51      5s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[04/11 18:46:51      5s] **INFO: (TMPDIR-1001): The environment variable TMPDIR is not set.
Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_151359_HbkytX'.
environment variable TMPDIR is '/tmp/ssv_tmpdir_151359_HbkytX'.
[04/11 18:47:00      6s] <CMD> read_lib ../lib/slow.lib
[04/11 18:47:17      8s] <CMD> read_verilog ../netlist/vorca_fixed.v
[04/11 18:47:30      9s] <CMD> set_top_module
[04/11 18:47:30      9s] #% Begin Load MMMC data ... (date=04/11 18:47:30, mem=758.1M)
[04/11 18:47:30      9s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[04/11 18:47:30      9s] #% End Load MMMC data ... (date=04/11 18:47:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=758.2M, current mem=758.2M)
[04/11 18:47:30      9s] Loading view definition file from .ssv_emulate_view_definition_151359.tcl
[04/11 18:47:30      9s] Reading default_emulate_libset_max timing library '/home/01fe21bec241/DFT/Work/Vorca_explore_tempus/lib/slow.lib' ...
[04/11 18:47:30      9s] Read 479 cells in library 'slow' 
[04/11 18:47:30      9s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=814.0M, current mem=765.9M)
[04/11 18:47:30      9s] *** End library_loading (cpu=0.00min, real=0.00min, mem=28.0M, fe_cpu=0.16min, fe_real=0.77min, fe_mem=804.8M) ***
[04/11 18:47:30      9s] #% Begin Load netlist data ... (date=04/11 18:47:30, mem=765.9M)
[04/11 18:47:30      9s] *** Begin netlist parsing (mem=804.8M) ***
[04/11 18:47:30      9s] Reading verilog netlist '../netlist/vorca_fixed.v'
[04/11 18:47:30      9s] Module BUFX1 is not defined and will be treated as an empty module.
[04/11 18:47:30      9s] 
[04/11 18:47:30      9s] *** Memory Usage v#1 (Current mem = 956.879M, initial mem = 299.711M) ***
[04/11 18:47:30      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=956.9M) ***
[04/11 18:47:30      9s] #% End Load netlist data ... (date=04/11 18:47:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=872.7M, current mem=864.8M)
[04/11 18:47:30      9s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFX1' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/11 18:47:30      9s] Cell 'BUFX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFX1' as output for net 'n807' in module 'vorca'.
[04/11 18:47:30      9s] **ERROR: (UI-49):	Undefined cells in the design are not allowed, exiting.  Review the log file for undefined cell warning messages.  Provide the cell definitions or set load_netlist_ignore_undefined_cell to true and re-run.
[04/11 18:47:30      9s] 
[04/11 18:47:39     10s] <CMD> exit
[04/11 18:47:39     10s] 
[04/11 18:47:39     10s] *** Memory Usage v#1 (Current mem = 946.879M, initial mem = 299.711M) ***
[04/11 18:47:39     10s] 
[04/11 18:47:39     10s] *** Summary of all messages that are not suppressed in this session:
[04/11 18:47:39     10s] Severity  ID               Count  Summary                                  
[04/11 18:47:39     10s] ERROR     UI-49                1  Undefined cells in the design are not al...
[04/11 18:47:39     10s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[04/11 18:47:39     10s] *** Message Summary: 1 warning(s), 1 error(s)
[04/11 18:47:39     10s] 
[04/11 18:47:39     10s] --- Ending "Tempus Timing Signoff Solution" (totcpu=0:00:10.1, real=0:00:55.0, mem=946.9M) ---
