Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Apr 19 14:25:41 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (6)
7. checking multiple_clock (1214)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1214)
---------------------------------
 There are 1214 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.507        0.000                      0                 2822        0.011        0.000                      0                 2822        2.750        0.000                       0                  1220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.001         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.005         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.507        0.000                      0                 2822        0.247        0.000                      0                 2822        2.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.524        0.000                      0                 2822        0.247        0.000                      0                 2822        2.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.507        0.000                      0                 2822        0.011        0.000                      0                 2822  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.507        0.000                      0                 2822        0.011        0.000                      0                 2822  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 3.060ns (48.713%)  route 3.222ns (51.287%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.520 r  QDEC_4/counter/q_reg[60]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.520    QDEC_4/counter/q_reg[60]_i_1__3_n_6
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 3.039ns (48.541%)  route 3.222ns (51.459%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.499 r  QDEC_4/counter/q_reg[60]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.499    QDEC_4/counter/q_reg[60]_i_1__3_n_4
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 2.965ns (47.926%)  route 3.222ns (52.074%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  QDEC_4/counter/q_reg[60]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.425    QDEC_4/counter/q_reg[60]_i_1__3_n_5
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[62]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.949ns (47.791%)  route 3.222ns (52.209%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.409 r  QDEC_4/counter/q_reg[60]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.409    QDEC_4/counter/q_reg[60]_i_1__3_n_7
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[60]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.946ns (47.765%)  route 3.222ns (52.235%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  QDEC_4/counter/q_reg[56]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.406    QDEC_4/counter/q_reg[56]_i_1__3_n_6
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[57]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.925ns (47.587%)  route 3.222ns (52.413%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.385 r  QDEC_4/counter/q_reg[56]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.385    QDEC_4/counter/q_reg[56]_i_1__3_n_4
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[59]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.911ns (47.592%)  route 3.206ns (52.408%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.353 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     5.353    QDEC_U0/counter/q_reg[60]_i_1__6_n_6
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.890ns (47.411%)  route 3.206ns (52.589%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.332 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     5.332    QDEC_U0/counter/q_reg[60]_i_1__6_n_4
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.851ns (46.948%)  route 3.222ns (53.052%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.311 r  QDEC_4/counter/q_reg[56]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.311    QDEC_4/counter/q_reg[56]_i_1__3_n_5
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[58]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.835ns (46.808%)  route 3.222ns (53.192%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.295 r  QDEC_4/counter/q_reg[56]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.295    QDEC_4/counter/q_reg[56]_i_1__3_n_7
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[56]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 serializer/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/tx_shift/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.391ns (65.076%)  route 0.210ns (34.924%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.629    -0.534    serializer/clk_out1
    SLICE_X34Y125        FDRE                                         r  serializer/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  serializer/data_reg[34]/Q
                         net (fo=1, routed)           0.049    -0.321    serializer/data3[2]
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  serializer/q[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.276    serializer/q[3]_i_4_n_0
    SLICE_X35Y125        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.202 r  serializer/q_reg[3]_i_2/O
                         net (fo=1, routed)           0.161    -0.042    STM_uart/uatransmit/tx_shift/q_reg[3]_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I5_O)        0.108     0.066 r  STM_uart/uatransmit/tx_shift/q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.066    STM_uart/uatransmit/tx_shift/tx_shift_next0_out[3]
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/tx_shift/clk_out1
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.092    -0.181    STM_uart/uatransmit/tx_shift/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.205    STM_uart/uareceive/clock_counter/q_reg[0]
    SLICE_X37Y135        LUT2 (Prop_lut2_I0_O)        0.042    -0.163 r  STM_uart/uareceive/clock_counter/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.163    STM_uart/uareceive/clock_counter/clock_counter_next__0[1]
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 STM_uart/uatransmit/clock_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  STM_uart/uatransmit/clock_counter/q_reg[1]/Q
                         net (fo=13, routed)          0.180    -0.212    STM_uart/uatransmit/clock_counter/q_reg[1]
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.042    -0.170 r  STM_uart/uatransmit/clock_counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.170    STM_uart/uatransmit/clock_counter/clock_counter_next[1]
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
                         clock pessimism              0.237    -0.533    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.105    -0.428    STM_uart/uatransmit/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.200    STM_uart/uareceive/clock_counter/q_reg[3]
    SLICE_X36Y135        LUT5 (Prop_lut5_I0_O)        0.042    -0.158 r  STM_uart/uareceive/clock_counter/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/clock_counter/clock_counter_next__0[4]
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/clock_counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/bit_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/bit_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/bit_counter/q_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.200    STM_uart/uareceive/bit_counter/bit_counter_value[0]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.042    -0.158 r  STM_uart/uareceive/bit_counter/q[1]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/bit_counter/bit_counter_next[1]
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/bit_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/WCLK
    SLICE_X34Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[2]
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.121    -0.407    serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_45_47/WCLK
    SLICE_X34Y131        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[47]
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X34Y131        FDRE (Hold_fdre_C_D)         0.121    -0.407    serializer/data_reg[47]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    UART_FIFO/ram_ext/Memory_reg_0_63_6_8/WCLK
    SLICE_X30Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.141 r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.000    -0.141    serializer/fifo_wire[8]
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/C
                         clock pessimism              0.236    -0.527    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.121    -0.406    serializer/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.632    -0.531    UART_FIFO/ram_ext/Memory_reg_0_63_9_11/WCLK
    SLICE_X34Y121        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.145 r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.145    serializer/fifo_wire[11]
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.904    -0.767    serializer/clk_out1
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/C
                         clock pessimism              0.235    -0.531    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.121    -0.410    serializer/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/WCLK
    SLICE_X34Y123        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.147 r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/O
                         net (fo=1, routed)           0.000    -0.147    serializer/fifo_wire[14]
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.901    -0.770    serializer/clk_out1
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.121    -0.412    serializer/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y134    QDEC_0/A_register/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y134    QDEC_0/B_register/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y120    QDEC_0/counter/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y122    QDEC_0/counter/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y122    QDEC_0/counter/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 3.060ns (48.713%)  route 3.222ns (51.287%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.520 r  QDEC_4/counter/q_reg[60]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.520    QDEC_4/counter/q_reg[60]_i_1__3_n_6
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.219     6.982    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.044    QDEC_4/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 3.039ns (48.541%)  route 3.222ns (51.459%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.499 r  QDEC_4/counter/q_reg[60]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.499    QDEC_4/counter/q_reg[60]_i_1__3_n_4
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.219     6.982    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.044    QDEC_4/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 2.965ns (47.926%)  route 3.222ns (52.074%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  QDEC_4/counter/q_reg[60]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.425    QDEC_4/counter/q_reg[60]_i_1__3_n_5
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.219     6.982    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.044    QDEC_4/counter/q_reg[62]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.949ns (47.791%)  route 3.222ns (52.209%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.409 r  QDEC_4/counter/q_reg[60]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.409    QDEC_4/counter/q_reg[60]_i_1__3_n_7
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.219     6.982    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.044    QDEC_4/counter/q_reg[60]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.946ns (47.765%)  route 3.222ns (52.235%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  QDEC_4/counter/q_reg[56]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.406    QDEC_4/counter/q_reg[56]_i_1__3_n_6
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.219     6.981    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.043    QDEC_4/counter/q_reg[57]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.925ns (47.587%)  route 3.222ns (52.413%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.385 r  QDEC_4/counter/q_reg[56]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.385    QDEC_4/counter/q_reg[56]_i_1__3_n_4
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.219     6.981    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.043    QDEC_4/counter/q_reg[59]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.911ns (47.592%)  route 3.206ns (52.408%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.353 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     5.353    QDEC_U0/counter/q_reg[60]_i_1__6_n_6
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.219     6.980    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.042    QDEC_U0/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.890ns (47.411%)  route 3.206ns (52.589%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.332 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     5.332    QDEC_U0/counter/q_reg[60]_i_1__6_n_4
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.219     6.980    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.042    QDEC_U0/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.851ns (46.948%)  route 3.222ns (53.052%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.311 r  QDEC_4/counter/q_reg[56]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.311    QDEC_4/counter/q_reg[56]_i_1__3_n_5
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.219     6.981    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.043    QDEC_4/counter/q_reg[58]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.835ns (46.808%)  route 3.222ns (53.192%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.295 r  QDEC_4/counter/q_reg[56]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.295    QDEC_4/counter/q_reg[56]_i_1__3_n_7
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.219     6.981    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.043    QDEC_4/counter/q_reg[56]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  1.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 serializer/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/tx_shift/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.391ns (65.076%)  route 0.210ns (34.924%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.629    -0.534    serializer/clk_out1
    SLICE_X34Y125        FDRE                                         r  serializer/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  serializer/data_reg[34]/Q
                         net (fo=1, routed)           0.049    -0.321    serializer/data3[2]
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  serializer/q[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.276    serializer/q[3]_i_4_n_0
    SLICE_X35Y125        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.202 r  serializer/q_reg[3]_i_2/O
                         net (fo=1, routed)           0.161    -0.042    STM_uart/uatransmit/tx_shift/q_reg[3]_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I5_O)        0.108     0.066 r  STM_uart/uatransmit/tx_shift/q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.066    STM_uart/uatransmit/tx_shift/tx_shift_next0_out[3]
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/tx_shift/clk_out1
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.092    -0.181    STM_uart/uatransmit/tx_shift/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.205    STM_uart/uareceive/clock_counter/q_reg[0]
    SLICE_X37Y135        LUT2 (Prop_lut2_I0_O)        0.042    -0.163 r  STM_uart/uareceive/clock_counter/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.163    STM_uart/uareceive/clock_counter/clock_counter_next__0[1]
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 STM_uart/uatransmit/clock_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  STM_uart/uatransmit/clock_counter/q_reg[1]/Q
                         net (fo=13, routed)          0.180    -0.212    STM_uart/uatransmit/clock_counter/q_reg[1]
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.042    -0.170 r  STM_uart/uatransmit/clock_counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.170    STM_uart/uatransmit/clock_counter/clock_counter_next[1]
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
                         clock pessimism              0.237    -0.533    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.105    -0.428    STM_uart/uatransmit/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.200    STM_uart/uareceive/clock_counter/q_reg[3]
    SLICE_X36Y135        LUT5 (Prop_lut5_I0_O)        0.042    -0.158 r  STM_uart/uareceive/clock_counter/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/clock_counter/clock_counter_next__0[4]
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/clock_counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/bit_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/bit_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/bit_counter/q_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.200    STM_uart/uareceive/bit_counter/bit_counter_value[0]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.042    -0.158 r  STM_uart/uareceive/bit_counter/q[1]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/bit_counter/bit_counter_next[1]
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.107    -0.418    STM_uart/uareceive/bit_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/WCLK
    SLICE_X34Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[2]
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.121    -0.407    serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_45_47/WCLK
    SLICE_X34Y131        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[47]
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X34Y131        FDRE (Hold_fdre_C_D)         0.121    -0.407    serializer/data_reg[47]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    UART_FIFO/ram_ext/Memory_reg_0_63_6_8/WCLK
    SLICE_X30Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.141 r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.000    -0.141    serializer/fifo_wire[8]
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/C
                         clock pessimism              0.236    -0.527    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.121    -0.406    serializer/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.632    -0.531    UART_FIFO/ram_ext/Memory_reg_0_63_9_11/WCLK
    SLICE_X34Y121        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.145 r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.145    serializer/fifo_wire[11]
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.904    -0.767    serializer/clk_out1
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/C
                         clock pessimism              0.235    -0.531    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.121    -0.410    serializer/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/WCLK
    SLICE_X34Y123        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.147 r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/O
                         net (fo=1, routed)           0.000    -0.147    serializer/fifo_wire[14]
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.901    -0.770    serializer/clk_out1
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.121    -0.412    serializer/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.844      BUFGCTRL_X0Y0    clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y134    QDEC_0/A_register/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y134    QDEC_0/B_register/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y120    QDEC_0/counter/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y122    QDEC_0/counter/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y122    QDEC_0/counter/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y123    QDEC_0/counter/q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y118    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y123    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 3.060ns (48.713%)  route 3.222ns (51.287%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.520 r  QDEC_4/counter/q_reg[60]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.520    QDEC_4/counter/q_reg[60]_i_1__3_n_6
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 3.039ns (48.541%)  route 3.222ns (51.459%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.499 r  QDEC_4/counter/q_reg[60]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.499    QDEC_4/counter/q_reg[60]_i_1__3_n_4
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 2.965ns (47.926%)  route 3.222ns (52.074%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  QDEC_4/counter/q_reg[60]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.425    QDEC_4/counter/q_reg[60]_i_1__3_n_5
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[62]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.949ns (47.791%)  route 3.222ns (52.209%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.409 r  QDEC_4/counter/q_reg[60]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.409    QDEC_4/counter/q_reg[60]_i_1__3_n_7
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[60]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.946ns (47.765%)  route 3.222ns (52.235%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  QDEC_4/counter/q_reg[56]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.406    QDEC_4/counter/q_reg[56]_i_1__3_n_6
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[57]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.925ns (47.587%)  route 3.222ns (52.413%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.385 r  QDEC_4/counter/q_reg[56]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.385    QDEC_4/counter/q_reg[56]_i_1__3_n_4
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[59]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.911ns (47.592%)  route 3.206ns (52.408%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.353 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     5.353    QDEC_U0/counter/q_reg[60]_i_1__6_n_6
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.890ns (47.411%)  route 3.206ns (52.589%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.332 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     5.332    QDEC_U0/counter/q_reg[60]_i_1__6_n_4
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.851ns (46.948%)  route 3.222ns (53.052%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.311 r  QDEC_4/counter/q_reg[56]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.311    QDEC_4/counter/q_reg[56]_i_1__3_n_5
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[58]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.835ns (46.808%)  route 3.222ns (53.192%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.295 r  QDEC_4/counter/q_reg[56]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.295    QDEC_4/counter/q_reg[56]_i_1__3_n_7
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[56]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 serializer/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/tx_shift/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.391ns (65.076%)  route 0.210ns (34.924%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.629    -0.534    serializer/clk_out1
    SLICE_X34Y125        FDRE                                         r  serializer/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  serializer/data_reg[34]/Q
                         net (fo=1, routed)           0.049    -0.321    serializer/data3[2]
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  serializer/q[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.276    serializer/q[3]_i_4_n_0
    SLICE_X35Y125        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.202 r  serializer/q_reg[3]_i_2/O
                         net (fo=1, routed)           0.161    -0.042    STM_uart/uatransmit/tx_shift/q_reg[3]_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I5_O)        0.108     0.066 r  STM_uart/uatransmit/tx_shift/q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.066    STM_uart/uatransmit/tx_shift/tx_shift_next0_out[3]
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/tx_shift/clk_out1
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.236    -0.036    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.092     0.056    STM_uart/uatransmit/tx_shift/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.205    STM_uart/uareceive/clock_counter/q_reg[0]
    SLICE_X37Y135        LUT2 (Prop_lut2_I0_O)        0.042    -0.163 r  STM_uart/uareceive/clock_counter/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.163    STM_uart/uareceive/clock_counter/clock_counter_next__0[1]
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 STM_uart/uatransmit/clock_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  STM_uart/uatransmit/clock_counter/q_reg[1]/Q
                         net (fo=13, routed)          0.180    -0.212    STM_uart/uatransmit/clock_counter/q_reg[1]
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.042    -0.170 r  STM_uart/uatransmit/clock_counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.170    STM_uart/uatransmit/clock_counter/clock_counter_next[1]
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
                         clock pessimism              0.237    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.105    -0.192    STM_uart/uatransmit/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.200    STM_uart/uareceive/clock_counter/q_reg[3]
    SLICE_X36Y135        LUT5 (Prop_lut5_I0_O)        0.042    -0.158 r  STM_uart/uareceive/clock_counter/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/clock_counter/clock_counter_next__0[4]
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/clock_counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/bit_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/bit_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/bit_counter/q_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.200    STM_uart/uareceive/bit_counter/bit_counter_value[0]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.042    -0.158 r  STM_uart/uareceive/bit_counter/q[1]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/bit_counter/bit_counter_next[1]
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/bit_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/WCLK
    SLICE_X34Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[2]
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.236    -0.292    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.121    -0.171    serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_45_47/WCLK
    SLICE_X34Y131        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[47]
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.236    -0.292    
    SLICE_X34Y131        FDRE (Hold_fdre_C_D)         0.121    -0.171    serializer/data_reg[47]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    UART_FIFO/ram_ext/Memory_reg_0_63_6_8/WCLK
    SLICE_X30Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.141 r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.000    -0.141    serializer/fifo_wire[8]
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/C
                         clock pessimism              0.236    -0.527    
                         clock uncertainty            0.236    -0.291    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.121    -0.170    serializer/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.632    -0.531    UART_FIFO/ram_ext/Memory_reg_0_63_9_11/WCLK
    SLICE_X34Y121        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.145 r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.145    serializer/fifo_wire[11]
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.904    -0.767    serializer/clk_out1
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/C
                         clock pessimism              0.235    -0.531    
                         clock uncertainty            0.236    -0.295    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.121    -0.174    serializer/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/WCLK
    SLICE_X34Y123        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.147 r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/O
                         net (fo=1, routed)           0.000    -0.147    serializer/fifo_wire[14]
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.901    -0.770    serializer/clk_out1
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.121    -0.176    serializer/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 3.060ns (48.713%)  route 3.222ns (51.287%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.520 r  QDEC_4/counter/q_reg[60]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.520    QDEC_4/counter/q_reg[60]_i_1__3_n_6
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[61]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 3.039ns (48.541%)  route 3.222ns (51.459%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.499 r  QDEC_4/counter/q_reg[60]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.499    QDEC_4/counter/q_reg[60]_i_1__3_n_4
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[63]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 2.965ns (47.926%)  route 3.222ns (52.074%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  QDEC_4/counter/q_reg[60]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.425    QDEC_4/counter/q_reg[60]_i_1__3_n_5
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[62]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[62]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.949ns (47.791%)  route 3.222ns (52.209%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 6.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  QDEC_4/counter/q_reg[56]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.186    QDEC_4/counter/q_reg[56]_i_1__3_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.409 r  QDEC_4/counter/q_reg[60]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.409    QDEC_4/counter/q_reg[60]_i_1__3_n_7
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607     6.631    QDEC_4/counter/clk_out1
    SLICE_X23Y134        FDRE                                         r  QDEC_4/counter/q_reg[60]/C
                         clock pessimism              0.570     7.201    
                         clock uncertainty           -0.236     6.965    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.062     7.027    QDEC_4/counter/q_reg[60]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.946ns (47.765%)  route 3.222ns (52.235%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  QDEC_4/counter/q_reg[56]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     5.406    QDEC_4/counter/q_reg[56]_i_1__3_n_6
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[57]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[57]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.925ns (47.587%)  route 3.222ns (52.413%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.385 r  QDEC_4/counter/q_reg[56]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     5.385    QDEC_4/counter/q_reg[56]_i_1__3_n_4
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[59]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[59]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.911ns (47.592%)  route 3.206ns (52.408%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.353 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     5.353    QDEC_U0/counter/q_reg[60]_i_1__6_n_6
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[61]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[61]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 QDEC_U0/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_U0/counter/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.890ns (47.411%)  route 3.206ns (52.589%))
  Logic Levels:           17  (CARRY4=16 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 6.629 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    QDEC_U0/A_register/clk_out1
    SLICE_X26Y132        FDRE                                         r  QDEC_U0/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.308 r  QDEC_U0/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.197     2.889    QDEC_U0/A_register/A_prev
    SLICE_X28Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.013 r  QDEC_U0/A_register/q[0]_i_2__6/O
                         net (fo=1, routed)           0.000     3.013    QDEC_U0/counter/S[3]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.414 r  QDEC_U0/counter/q_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.414    QDEC_U0/counter/q_reg[0]_i_1__6_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  QDEC_U0/counter/q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.528    QDEC_U0/counter/q_reg[4]_i_1__6_n_0
    SLICE_X28Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  QDEC_U0/counter/q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.642    QDEC_U0/counter/q_reg[8]_i_1__6_n_0
    SLICE_X28Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  QDEC_U0/counter/q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.756    QDEC_U0/counter/q_reg[12]_i_1__6_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  QDEC_U0/counter/q_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.870    QDEC_U0/counter/q_reg[16]_i_1__6_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  QDEC_U0/counter/q_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.009     3.993    QDEC_U0/counter/q_reg[20]_i_1__6_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  QDEC_U0/counter/q_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.107    QDEC_U0/counter/q_reg[24]_i_1__6_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  QDEC_U0/counter/q_reg[28]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.221    QDEC_U0/counter/q_reg[28]_i_1__6_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  QDEC_U0/counter/q_reg[32]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.335    QDEC_U0/counter/q_reg[32]_i_1__6_n_0
    SLICE_X28Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  QDEC_U0/counter/q_reg[36]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.449    QDEC_U0/counter/q_reg[36]_i_1__6_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.563 r  QDEC_U0/counter/q_reg[40]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.563    QDEC_U0/counter/q_reg[40]_i_1__6_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.677 r  QDEC_U0/counter/q_reg[44]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.677    QDEC_U0/counter/q_reg[44]_i_1__6_n_0
    SLICE_X28Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.791 r  QDEC_U0/counter/q_reg[48]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.791    QDEC_U0/counter/q_reg[48]_i_1__6_n_0
    SLICE_X28Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.905 r  QDEC_U0/counter/q_reg[52]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     4.905    QDEC_U0/counter/q_reg[52]_i_1__6_n_0
    SLICE_X28Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.019 r  QDEC_U0/counter/q_reg[56]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.019    QDEC_U0/counter/q_reg[56]_i_1__6_n_0
    SLICE_X28Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.332 r  QDEC_U0/counter/q_reg[60]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     5.332    QDEC_U0/counter/q_reg[60]_i_1__6_n_4
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605     6.629    QDEC_U0/counter/clk_out1
    SLICE_X28Y134        FDRE                                         r  QDEC_U0/counter/q_reg[63]/C
                         clock pessimism              0.570     7.199    
                         clock uncertainty           -0.236     6.963    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.062     7.025    QDEC_U0/counter/q_reg[63]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.851ns (46.948%)  route 3.222ns (53.052%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.311 r  QDEC_4/counter/q_reg[56]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     5.311    QDEC_4/counter/q_reg[56]_i_1__3_n_5
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[58]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[58]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 QDEC_4/A_register/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            QDEC_4/counter/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 2.835ns (46.808%)  route 3.222ns (53.192%))
  Logic Levels:           16  (CARRY4=15 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.731    -0.762    QDEC_4/A_register/clk_out1
    SLICE_X26Y134        FDRE                                         r  QDEC_4/A_register/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.306 r  QDEC_4/A_register/q_reg[0]/Q
                         net (fo=64, routed)          3.213     2.907    QDEC_4/A_register/A_prev
    SLICE_X23Y119        LUT5 (Prop_lut5_I0_O)        0.124     3.031 r  QDEC_4/A_register/q[0]_i_4__3/O
                         net (fo=1, routed)           0.000     3.031    QDEC_4/counter/S[1]
    SLICE_X23Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.581 r  QDEC_4/counter/q_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.581    QDEC_4/counter/q_reg[0]_i_1__3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.695 r  QDEC_4/counter/q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.695    QDEC_4/counter/q_reg[4]_i_1__3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.809 r  QDEC_4/counter/q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.809    QDEC_4/counter/q_reg[8]_i_1__3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  QDEC_4/counter/q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.923    QDEC_4/counter/q_reg[12]_i_1__3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  QDEC_4/counter/q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.037    QDEC_4/counter/q_reg[16]_i_1__3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  QDEC_4/counter/q_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     4.160    QDEC_4/counter/q_reg[20]_i_1__3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.274 r  QDEC_4/counter/q_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.274    QDEC_4/counter/q_reg[24]_i_1__3_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.388 r  QDEC_4/counter/q_reg[28]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.388    QDEC_4/counter/q_reg[28]_i_1__3_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.502 r  QDEC_4/counter/q_reg[32]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.502    QDEC_4/counter/q_reg[32]_i_1__3_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.616 r  QDEC_4/counter/q_reg[36]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.616    QDEC_4/counter/q_reg[36]_i_1__3_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.730 r  QDEC_4/counter/q_reg[40]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.730    QDEC_4/counter/q_reg[40]_i_1__3_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.844 r  QDEC_4/counter/q_reg[44]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.844    QDEC_4/counter/q_reg[44]_i_1__3_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.958 r  QDEC_4/counter/q_reg[48]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     4.958    QDEC_4/counter/q_reg[48]_i_1__3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  QDEC_4/counter/q_reg[52]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.072    QDEC_4/counter/q_reg[52]_i_1__3_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.295 r  QDEC_4/counter/q_reg[56]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     5.295    QDEC_4/counter/q_reg[56]_i_1__3_n_7
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    L17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.405 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.346 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.933    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.024 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.606     6.630    QDEC_4/counter/clk_out1
    SLICE_X23Y133        FDRE                                         r  QDEC_4/counter/q_reg[56]/C
                         clock pessimism              0.570     7.200    
                         clock uncertainty           -0.236     6.964    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.062     7.026    QDEC_4/counter/q_reg[56]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 serializer/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/tx_shift/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.391ns (65.076%)  route 0.210ns (34.924%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.629    -0.534    serializer/clk_out1
    SLICE_X34Y125        FDRE                                         r  serializer/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  serializer/data_reg[34]/Q
                         net (fo=1, routed)           0.049    -0.321    serializer/data3[2]
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  serializer/q[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.276    serializer/q[3]_i_4_n_0
    SLICE_X35Y125        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.202 r  serializer/q_reg[3]_i_2/O
                         net (fo=1, routed)           0.161    -0.042    STM_uart/uatransmit/tx_shift/q_reg[3]_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I5_O)        0.108     0.066 r  STM_uart/uatransmit/tx_shift/q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.066    STM_uart/uatransmit/tx_shift/tx_shift_next0_out[3]
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/tx_shift/clk_out1
    SLICE_X39Y125        FDRE                                         r  STM_uart/uatransmit/tx_shift/q_reg[3]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.236    -0.036    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.092     0.056    STM_uart/uatransmit/tx_shift/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.205    STM_uart/uareceive/clock_counter/q_reg[0]
    SLICE_X37Y135        LUT2 (Prop_lut2_I0_O)        0.042    -0.163 r  STM_uart/uareceive/clock_counter/q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.163    STM_uart/uareceive/clock_counter/clock_counter_next__0[1]
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X37Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 STM_uart/uatransmit/clock_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uatransmit/clock_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  STM_uart/uatransmit/clock_counter/q_reg[1]/Q
                         net (fo=13, routed)          0.180    -0.212    STM_uart/uatransmit/clock_counter/q_reg[1]
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.042    -0.170 r  STM_uart/uatransmit/clock_counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.170    STM_uart/uatransmit/clock_counter/clock_counter_next[1]
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.900    -0.771    STM_uart/uatransmit/clock_counter/clk_out1
    SLICE_X41Y124        FDRE                                         r  STM_uart/uatransmit/clock_counter/q_reg[1]/C
                         clock pessimism              0.237    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.105    -0.192    STM_uart/uatransmit/clock_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/clock_counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/clock_counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/clock_counter/q_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.200    STM_uart/uareceive/clock_counter/q_reg[3]
    SLICE_X36Y135        LUT5 (Prop_lut5_I0_O)        0.042    -0.158 r  STM_uart/uareceive/clock_counter/q[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/clock_counter/clock_counter_next__0[4]
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/clock_counter/clk_out1
    SLICE_X36Y135        FDRE                                         r  STM_uart/uareceive/clock_counter/q_reg[4]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/clock_counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 STM_uart/uareceive/bit_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM_uart/uareceive/bit_counter/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.638    -0.525    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  STM_uart/uareceive/bit_counter/q_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.200    STM_uart/uareceive/bit_counter/bit_counter_value[0]
    SLICE_X36Y136        LUT2 (Prop_lut2_I0_O)        0.042    -0.158 r  STM_uart/uareceive/bit_counter/q[1]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.158    STM_uart/uareceive/bit_counter/bit_counter_next[1]
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    STM_uart/uareceive/bit_counter/clk_out1
    SLICE_X36Y136        FDRE                                         r  STM_uart/uareceive/bit_counter/q_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.236    -0.289    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.107    -0.182    STM_uart/uareceive/bit_counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_0_2/WCLK
    SLICE_X34Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[2]
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y118        FDRE                                         r  serializer/data_reg[2]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.236    -0.292    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.121    -0.171    serializer/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.635    -0.528    UART_FIFO/ram_ext/Memory_reg_0_63_45_47/WCLK
    SLICE_X34Y131        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  UART_FIFO/ram_ext/Memory_reg_0_63_45_47/RAMC/O
                         net (fo=1, routed)           0.000    -0.142    serializer/fifo_wire[47]
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X34Y131        FDRE                                         r  serializer/data_reg[47]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.236    -0.292    
    SLICE_X34Y131        FDRE (Hold_fdre_C_D)         0.121    -0.171    serializer/data_reg[47]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    UART_FIFO/ram_ext/Memory_reg_0_63_6_8/WCLK
    SLICE_X30Y118        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.141 r  UART_FIFO/ram_ext/Memory_reg_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.000    -0.141    serializer/fifo_wire[8]
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.907    -0.764    serializer/clk_out1
    SLICE_X30Y118        FDRE                                         r  serializer/data_reg[8]/C
                         clock pessimism              0.236    -0.527    
                         clock uncertainty            0.236    -0.291    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.121    -0.170    serializer/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.632    -0.531    UART_FIFO/ram_ext/Memory_reg_0_63_9_11/WCLK
    SLICE_X34Y121        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.145 r  UART_FIFO/ram_ext/Memory_reg_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.000    -0.145    serializer/fifo_wire[11]
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.904    -0.767    serializer/clk_out1
    SLICE_X34Y121        FDRE                                         r  serializer/data_reg[11]/C
                         clock pessimism              0.235    -0.531    
                         clock uncertainty            0.236    -0.295    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.121    -0.174    serializer/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            serializer/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.630    -0.533    UART_FIFO/ram_ext/Memory_reg_0_63_12_14/WCLK
    SLICE_X34Y123        RAMD64E                                      r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.147 r  UART_FIFO/ram_ext/Memory_reg_0_63_12_14/RAMC/O
                         net (fo=1, routed)           0.000    -0.147    serializer/fifo_wire[14]
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.901    -0.770    serializer/clk_out1
    SLICE_X34Y123        FDRE                                         r  serializer/data_reg[14]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.121    -0.176    serializer/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.029    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 3.981ns (45.125%)  route 4.841ns (54.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.721    -0.772    USB_uart/clk_out1
    SLICE_X40Y128        FDRE                                         r  USB_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  USB_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           4.841     4.525    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.050 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.050    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/uareceive/rx_shift/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.392ns (50.407%)  route 4.321ns (49.593%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    STM_uart/uareceive/rx_shift/clk_out1
    SLICE_X33Y134        FDRE                                         r  STM_uart/uareceive/rx_shift/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.308 f  STM_uart/uareceive/rx_shift/q_reg[4]/Q
                         net (fo=66, routed)          1.002     0.694    STM_uart/uareceive/rx_shift/STM_data[3]
    SLICE_X33Y134        LUT6 (Prop_lut6_I0_O)        0.124     0.818 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.403     1.221    STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.118     1.339 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.917     4.255    LED_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.694     7.950 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.950    LED[1]
    C16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM32_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 3.959ns (52.157%)  route 3.632ns (47.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.721    -0.772    STM_uart/clk_out1
    SLICE_X41Y121        FDRE                                         r  STM_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  STM_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           3.632     3.316    STM32_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     6.819 r  STM32_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.819    STM32_OUT
    L3                                                                r  STM32_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_BTN/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.083ns (55.733%)  route 3.243ns (44.267%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    input_synchronizer_BTN/second_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.308 f  input_synchronizer_BTN/second_R/q_reg[0]/Q
                         net (fo=2, routed)           0.316     0.008    input_synchronizer_BTN/second_R/BTN_sync
    SLICE_X32Y133        LUT1 (Prop_lut1_I0_O)        0.124     0.132 r  input_synchronizer_BTN/second_R/RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.927     3.059    RGB_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         3.503     6.563 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.563    RGB[2]
    C17                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_A/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.149ns (57.681%)  route 3.044ns (42.319%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    input_synchronizer_A/second_R/clk_out1
    SLICE_X12Y118        FDRE                                         r  input_synchronizer_A/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.246 f  input_synchronizer_A/second_R/q_reg[0]/Q
                         net (fo=66, routed)          0.919     0.674    input_synchronizer_A/second_R/Q[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.124     0.798 r  input_synchronizer_A/second_R/RGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.125     2.922    RGB_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.507     6.429 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.429    RGB[0]
    B17                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QDEC_0/counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.026ns (58.749%)  route 2.827ns (41.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.723    -0.770    QDEC_0/counter/clk_out1
    SLICE_X14Y122        FDRE                                         r  QDEC_0/counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    -0.252 r  QDEC_0/counter/q_reg[8]/Q
                         net (fo=4, routed)           2.827     2.575    LED_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.083 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.083    LED[0]
    A17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QDEC_0/counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.373ns (60.784%)  route 0.886ns (39.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    QDEC_0/counter/clk_out1
    SLICE_X14Y122        FDRE                                         r  QDEC_0/counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  QDEC_0/counter/q_reg[8]/Q
                         net (fo=4, routed)           0.886     0.523    LED_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.732 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.732    LED[0]
    A17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_A/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.417ns (60.974%)  route 0.907ns (39.026%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    input_synchronizer_A/second_R/clk_out1
    SLICE_X12Y118        FDRE                                         r  input_synchronizer_A/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.360 f  input_synchronizer_A/second_R/q_reg[0]/Q
                         net (fo=66, routed)          0.335    -0.025    input_synchronizer_A/second_R/Q[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  input_synchronizer_A/second_R/RGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.572     0.592    RGB_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.208     1.799 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.799    RGB[0]
    B17                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_BTN/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.390ns (57.346%)  route 1.034ns (42.654%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    input_synchronizer_BTN/second_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  input_synchronizer_BTN/second_R/q_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.257    input_synchronizer_BTN/second_R/BTN_sync
    SLICE_X32Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  input_synchronizer_BTN/second_R/RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.908     0.696    RGB_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         1.204     1.900 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.900    RGB[2]
    C17                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/uareceive/rx_shift/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.438ns (55.816%)  route 1.139ns (44.184%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    STM_uart/uareceive/rx_shift/clk_out1
    SLICE_X33Y134        FDRE                                         r  STM_uart/uareceive/rx_shift/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  STM_uart/uareceive/rx_shift/q_reg[6]/Q
                         net (fo=4, routed)           0.222    -0.161    STM_uart/uareceive/rx_shift/STM_data[5]
    SLICE_X33Y134        LUT3 (Prop_lut3_I2_O)        0.042    -0.119 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.917     0.797    LED_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.255     2.053 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.053    LED[1]
    C16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM32_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.345ns (51.864%)  route 1.249ns (48.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.633    -0.530    STM_uart/clk_out1
    SLICE_X41Y121        FDRE                                         r  STM_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  STM_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           1.249     0.859    STM32_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     2.064 r  STM32_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.064    STM32_OUT
    L3                                                                r  STM32_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USB_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.367ns (44.395%)  route 1.712ns (55.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.633    -0.530    USB_uart/clk_out1
    SLICE_X40Y128        FDRE                                         r  USB_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  USB_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           1.712     1.322    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.548 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.548    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 3.981ns (45.125%)  route 4.841ns (54.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.721    -0.772    USB_uart/clk_out1
    SLICE_X40Y128        FDRE                                         r  USB_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  USB_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           4.841     4.525    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.050 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.050    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/uareceive/rx_shift/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.392ns (50.407%)  route 4.321ns (49.593%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    STM_uart/uareceive/rx_shift/clk_out1
    SLICE_X33Y134        FDRE                                         r  STM_uart/uareceive/rx_shift/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.308 f  STM_uart/uareceive/rx_shift/q_reg[4]/Q
                         net (fo=66, routed)          1.002     0.694    STM_uart/uareceive/rx_shift/STM_data[3]
    SLICE_X33Y134        LUT6 (Prop_lut6_I0_O)        0.124     0.818 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.403     1.221    STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X33Y134        LUT3 (Prop_lut3_I1_O)        0.118     1.339 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.917     4.255    LED_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.694     7.950 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.950    LED[1]
    C16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM32_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 3.959ns (52.157%)  route 3.632ns (47.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.721    -0.772    STM_uart/clk_out1
    SLICE_X41Y121        FDRE                                         r  STM_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  STM_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           3.632     3.316    STM32_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     6.819 r  STM32_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.819    STM32_OUT
    L3                                                                r  STM32_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_BTN/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.083ns (55.733%)  route 3.243ns (44.267%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    input_synchronizer_BTN/second_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.308 f  input_synchronizer_BTN/second_R/q_reg[0]/Q
                         net (fo=2, routed)           0.316     0.008    input_synchronizer_BTN/second_R/BTN_sync
    SLICE_X32Y133        LUT1 (Prop_lut1_I0_O)        0.124     0.132 r  input_synchronizer_BTN/second_R/RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.927     3.059    RGB_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         3.503     6.563 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.563    RGB[2]
    C17                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_A/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.149ns (57.681%)  route 3.044ns (42.319%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.729    -0.764    input_synchronizer_A/second_R/clk_out1
    SLICE_X12Y118        FDRE                                         r  input_synchronizer_A/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.246 f  input_synchronizer_A/second_R/q_reg[0]/Q
                         net (fo=66, routed)          0.919     0.674    input_synchronizer_A/second_R/Q[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.124     0.798 r  input_synchronizer_A/second_R/RGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.125     2.922    RGB_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.507     6.429 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.429    RGB[0]
    B17                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QDEC_0/counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.026ns (58.749%)  route 2.827ns (41.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.723    -0.770    QDEC_0/counter/clk_out1
    SLICE_X14Y122        FDRE                                         r  QDEC_0/counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.518    -0.252 r  QDEC_0/counter/q_reg[8]/Q
                         net (fo=4, routed)           2.827     2.575    LED_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.083 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.083    LED[0]
    A17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QDEC_0/counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.373ns (60.784%)  route 0.886ns (39.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.636    -0.527    QDEC_0/counter/clk_out1
    SLICE_X14Y122        FDRE                                         r  QDEC_0/counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  QDEC_0/counter/q_reg[8]/Q
                         net (fo=4, routed)           0.886     0.523    LED_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.732 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.732    LED[0]
    A17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_A/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.417ns (60.974%)  route 0.907ns (39.026%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    input_synchronizer_A/second_R/clk_out1
    SLICE_X12Y118        FDRE                                         r  input_synchronizer_A/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.360 f  input_synchronizer_A/second_R/q_reg[0]/Q
                         net (fo=66, routed)          0.335    -0.025    input_synchronizer_A/second_R/Q[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.020 r  input_synchronizer_A/second_R/RGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.572     0.592    RGB_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.208     1.799 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.799    RGB[0]
    B17                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_synchronizer_BTN/second_R/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.390ns (57.346%)  route 1.034ns (42.654%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    input_synchronizer_BTN/second_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/second_R/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  input_synchronizer_BTN/second_R/q_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.257    input_synchronizer_BTN/second_R/BTN_sync
    SLICE_X32Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  input_synchronizer_BTN/second_R/RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.908     0.696    RGB_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         1.204     1.900 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.900    RGB[2]
    C17                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/uareceive/rx_shift/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.438ns (55.816%)  route 1.139ns (44.184%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.639    -0.524    STM_uart/uareceive/rx_shift/clk_out1
    SLICE_X33Y134        FDRE                                         r  STM_uart/uareceive/rx_shift/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  STM_uart/uareceive/rx_shift/q_reg[6]/Q
                         net (fo=4, routed)           0.222    -0.161    STM_uart/uareceive/rx_shift/STM_data[5]
    SLICE_X33Y134        LUT3 (Prop_lut3_I2_O)        0.042    -0.119 r  STM_uart/uareceive/rx_shift/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.917     0.797    LED_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.255     2.053 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.053    LED[1]
    C16                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STM_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STM32_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.345ns (51.864%)  route 1.249ns (48.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.633    -0.530    STM_uart/clk_out1
    SLICE_X41Y121        FDRE                                         r  STM_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  STM_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           1.249     0.859    STM32_OUT_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     2.064 r  STM32_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.064    STM32_OUT
    L3                                                                r  STM32_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 USB_uart/serial_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.367ns (44.395%)  route 1.712ns (55.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.633    -0.530    USB_uart/clk_out1
    SLICE_X40Y128        FDRE                                         r  USB_uart/serial_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  USB_uart/serial_out_reg_reg/Q
                         net (fo=1, routed)           1.712     1.322    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.548 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.548    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  CLK (IN)
                         net (fo=0)                   0.000    41.667    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  CLK (IN)
                         net (fo=0)                   0.000    41.665    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_B[14]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 1.468ns (23.878%)  route 4.681ns (76.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  IO_B[14] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[14]
    V4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  IO_B_IBUF[14]_inst/O
                         net (fo=1, routed)           4.681     6.149    input_synchronizer_B/first_R/D[12]
    SLICE_X21Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605    -1.371    input_synchronizer_B/first_R/clk_out1
    SLICE_X21Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[14]/C

Slack:                    inf
  Source:                 IO_A[14]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.458ns (24.330%)  route 4.536ns (75.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  IO_A[14] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[14]
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  IO_A_IBUF[14]_inst/O
                         net (fo=1, routed)           4.536     5.994    input_synchronizer_A/first_R/D[12]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_A/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[14]/C

Slack:                    inf
  Source:                 IO_A[13]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 1.471ns (24.736%)  route 4.474ns (75.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  IO_A[13] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[13]
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  IO_A_IBUF[13]_inst/O
                         net (fo=1, routed)           4.474     5.945    input_synchronizer_A/first_R/D[11]
    SLICE_X21Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_A/first_R/clk_out1
    SLICE_X21Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[13]/C

Slack:                    inf
  Source:                 IO_B[9]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.452ns (24.714%)  route 4.424ns (75.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  IO_B[9] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  IO_B_IBUF[9]_inst/O
                         net (fo=1, routed)           4.424     5.876    input_synchronizer_B/first_R/D[7]
    SLICE_X17Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.604    -1.372    input_synchronizer_B/first_R/clk_out1
    SLICE_X17Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[9]/C

Slack:                    inf
  Source:                 IO_B[13]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.453ns (26.511%)  route 4.029ns (73.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  IO_B[13] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[13]
    V3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IO_B_IBUF[13]_inst/O
                         net (fo=1, routed)           4.029     5.482    input_synchronizer_B/first_R/D[11]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_B/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[13]/C

Slack:                    inf
  Source:                 IO_A[9]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.464ns (27.363%)  route 3.886ns (72.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  IO_A[9] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[9]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  IO_A_IBUF[9]_inst/O
                         net (fo=1, routed)           3.886     5.350    input_synchronizer_A/first_R/D[7]
    SLICE_X28Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.601    -1.375    input_synchronizer_A/first_R/clk_out1
    SLICE_X28Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[9]/C

Slack:                    inf
  Source:                 IO_A[0]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.461ns (27.487%)  route 3.853ns (72.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  IO_A[0] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  IO_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.853     5.314    input_synchronizer_A/first_R/D[0]
    SLICE_X12Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.609    -1.367    input_synchronizer_A/first_R/clk_out1
    SLICE_X12Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[0]/C

Slack:                    inf
  Source:                 IO_A[12]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.469ns (27.747%)  route 3.824ns (72.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  IO_A[12] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  IO_A_IBUF[12]_inst/O
                         net (fo=1, routed)           3.824     5.293    input_synchronizer_A/first_R/D[10]
    SLICE_X36Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.598    -1.378    input_synchronizer_A/first_R/clk_out1
    SLICE_X36Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[12]/C

Slack:                    inf
  Source:                 IO_B[12]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.454ns (27.742%)  route 3.788ns (72.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  IO_B[12] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[12]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  IO_B_IBUF[12]_inst/O
                         net (fo=1, routed)           3.788     5.243    input_synchronizer_B/first_R/D[10]
    SLICE_X28Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605    -1.371    input_synchronizer_B/first_R/clk_out1
    SLICE_X28Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[12]/C

Slack:                    inf
  Source:                 IO_B[10]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.455ns (27.996%)  route 3.743ns (72.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  IO_B[10] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[10]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  IO_B_IBUF[10]_inst/O
                         net (fo=1, routed)           3.743     5.198    input_synchronizer_B/first_R/D[8]
    SLICE_X36Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.597    -1.379    input_synchronizer_B/first_R/clk_out1
    SLICE_X36Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_A[8]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.218ns (23.301%)  route 0.718ns (76.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  IO_A[8] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[8]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  IO_A_IBUF[8]_inst/O
                         net (fo=1, routed)           0.718     0.936    input_synchronizer_A/first_R/D[6]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_A/first_R/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_A/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_A/first_R/q_reg[8]/C

Slack:                    inf
  Source:                 STM32_IN
                            (input port)
  Destination:            STM_uart/serial_in_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.225ns (20.247%)  route 0.886ns (79.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  STM32_IN (IN)
                         net (fo=0)                   0.000     0.000    STM32_IN
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  STM32_IN_IBUF_inst/O
                         net (fo=1, routed)           0.886     1.111    STM_uart/STM32_IN_IBUF
    SLICE_X32Y134        FDRE                                         r  STM_uart/serial_in_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    STM_uart/clk_out1
    SLICE_X32Y134        FDRE                                         r  STM_uart/serial_in_reg_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            input_synchronizer_BTN/first_R/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.231ns (17.359%)  route 1.100ns (82.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.100     1.331    input_synchronizer_BTN/first_R/BTN_IBUF[0]
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/first_R/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_BTN/first_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/first_R/q_reg[0]/C

Slack:                    inf
  Source:                 IO_A[4]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.235ns (16.418%)  route 1.194ns (83.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  IO_A[4] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[4]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  IO_A_IBUF[4]_inst/O
                         net (fo=1, routed)           1.194     1.429    input_synchronizer_A/first_R/D[4]
    SLICE_X33Y117        FDRE                                         r  input_synchronizer_A/first_R/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.908    -0.763    input_synchronizer_A/first_R/clk_out1
    SLICE_X33Y117        FDRE                                         r  input_synchronizer_A/first_R/q_reg[4]/C

Slack:                    inf
  Source:                 IO_B[4]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.220ns (15.179%)  route 1.230ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  IO_B[4] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[4]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  IO_B_IBUF[4]_inst/O
                         net (fo=1, routed)           1.230     1.450    input_synchronizer_B/first_R/D[4]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_B/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[4]/C

Slack:                    inf
  Source:                 IO_B[5]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.217ns (14.833%)  route 1.245ns (85.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  IO_B[5] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[5]
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  IO_B_IBUF[5]_inst/O
                         net (fo=1, routed)           1.245     1.461    input_synchronizer_B/first_R/D[5]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_B/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[5]/C

Slack:                    inf
  Source:                 IO_B[3]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.229ns (15.503%)  route 1.249ns (84.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  IO_B[3] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[3]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  IO_B_IBUF[3]_inst/O
                         net (fo=1, routed)           1.249     1.479    input_synchronizer_B/first_R/D[3]
    SLICE_X20Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    input_synchronizer_B/first_R/clk_out1
    SLICE_X20Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[3]/C

Slack:                    inf
  Source:                 IO_A[5]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.218ns (14.554%)  route 1.282ns (85.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  IO_A[5] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[5]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  IO_A_IBUF[5]_inst/O
                         net (fo=1, routed)           1.282     1.500    input_synchronizer_A/first_R/D[5]
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_A/first_R/clk_out1
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[5]/C

Slack:                    inf
  Source:                 IO_B[8]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.224ns (13.941%)  route 1.381ns (86.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  IO_B[8] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[8]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  IO_B_IBUF[8]_inst/O
                         net (fo=1, routed)           1.381     1.604    input_synchronizer_B/first_R/D[6]
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_B/first_R/clk_out1
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[8]/C

Slack:                    inf
  Source:                 IO_A[3]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.225ns (13.759%)  route 1.407ns (86.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  IO_A[3] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  IO_A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.407     1.632    input_synchronizer_A/first_R/D[3]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.913    -0.758    input_synchronizer_A/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_B[14]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 1.468ns (23.878%)  route 4.681ns (76.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  IO_B[14] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[14]
    V4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  IO_B_IBUF[14]_inst/O
                         net (fo=1, routed)           4.681     6.149    input_synchronizer_B/first_R/D[12]
    SLICE_X21Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605    -1.371    input_synchronizer_B/first_R/clk_out1
    SLICE_X21Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[14]/C

Slack:                    inf
  Source:                 IO_A[14]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.458ns (24.330%)  route 4.536ns (75.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  IO_A[14] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[14]
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  IO_A_IBUF[14]_inst/O
                         net (fo=1, routed)           4.536     5.994    input_synchronizer_A/first_R/D[12]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_A/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[14]/C

Slack:                    inf
  Source:                 IO_A[13]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 1.471ns (24.736%)  route 4.474ns (75.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  IO_A[13] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[13]
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  IO_A_IBUF[13]_inst/O
                         net (fo=1, routed)           4.474     5.945    input_synchronizer_A/first_R/D[11]
    SLICE_X21Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_A/first_R/clk_out1
    SLICE_X21Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[13]/C

Slack:                    inf
  Source:                 IO_B[9]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.452ns (24.714%)  route 4.424ns (75.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  IO_B[9] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  IO_B_IBUF[9]_inst/O
                         net (fo=1, routed)           4.424     5.876    input_synchronizer_B/first_R/D[7]
    SLICE_X17Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.604    -1.372    input_synchronizer_B/first_R/clk_out1
    SLICE_X17Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[9]/C

Slack:                    inf
  Source:                 IO_B[13]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.453ns (26.511%)  route 4.029ns (73.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  IO_B[13] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[13]
    V3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IO_B_IBUF[13]_inst/O
                         net (fo=1, routed)           4.029     5.482    input_synchronizer_B/first_R/D[11]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.607    -1.369    input_synchronizer_B/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[13]/C

Slack:                    inf
  Source:                 IO_A[9]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.464ns (27.363%)  route 3.886ns (72.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  IO_A[9] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[9]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  IO_A_IBUF[9]_inst/O
                         net (fo=1, routed)           3.886     5.350    input_synchronizer_A/first_R/D[7]
    SLICE_X28Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.601    -1.375    input_synchronizer_A/first_R/clk_out1
    SLICE_X28Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[9]/C

Slack:                    inf
  Source:                 IO_A[0]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.461ns (27.487%)  route 3.853ns (72.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  IO_A[0] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  IO_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.853     5.314    input_synchronizer_A/first_R/D[0]
    SLICE_X12Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.609    -1.367    input_synchronizer_A/first_R/clk_out1
    SLICE_X12Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[0]/C

Slack:                    inf
  Source:                 IO_A[12]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.469ns (27.747%)  route 3.824ns (72.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  IO_A[12] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  IO_A_IBUF[12]_inst/O
                         net (fo=1, routed)           3.824     5.293    input_synchronizer_A/first_R/D[10]
    SLICE_X36Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.598    -1.378    input_synchronizer_A/first_R/clk_out1
    SLICE_X36Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[12]/C

Slack:                    inf
  Source:                 IO_B[12]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.454ns (27.742%)  route 3.788ns (72.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  IO_B[12] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[12]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  IO_B_IBUF[12]_inst/O
                         net (fo=1, routed)           3.788     5.243    input_synchronizer_B/first_R/D[10]
    SLICE_X28Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.605    -1.371    input_synchronizer_B/first_R/clk_out1
    SLICE_X28Y115        FDRE                                         r  input_synchronizer_B/first_R/q_reg[12]/C

Slack:                    inf
  Source:                 IO_B[10]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.455ns (27.996%)  route 3.743ns (72.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.886ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  IO_B[10] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[10]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  IO_B_IBUF[10]_inst/O
                         net (fo=1, routed)           3.743     5.198    input_synchronizer_B/first_R/D[8]
    SLICE_X36Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.597    -1.379    input_synchronizer_B/first_R/clk_out1
    SLICE_X36Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_A[8]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.218ns (23.301%)  route 0.718ns (76.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  IO_A[8] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[8]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  IO_A_IBUF[8]_inst/O
                         net (fo=1, routed)           0.718     0.936    input_synchronizer_A/first_R/D[6]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_A/first_R/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_A/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_A/first_R/q_reg[8]/C

Slack:                    inf
  Source:                 STM32_IN
                            (input port)
  Destination:            STM_uart/serial_in_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.225ns (20.247%)  route 0.886ns (79.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  STM32_IN (IN)
                         net (fo=0)                   0.000     0.000    STM32_IN
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  STM32_IN_IBUF_inst/O
                         net (fo=1, routed)           0.886     1.111    STM_uart/STM32_IN_IBUF
    SLICE_X32Y134        FDRE                                         r  STM_uart/serial_in_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    STM_uart/clk_out1
    SLICE_X32Y134        FDRE                                         r  STM_uart/serial_in_reg_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            input_synchronizer_BTN/first_R/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.231ns (17.359%)  route 1.100ns (82.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.100     1.331    input_synchronizer_BTN/first_R/BTN_IBUF[0]
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/first_R/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_BTN/first_R/clk_out1
    SLICE_X32Y134        FDRE                                         r  input_synchronizer_BTN/first_R/q_reg[0]/C

Slack:                    inf
  Source:                 IO_A[4]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.235ns (16.418%)  route 1.194ns (83.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  IO_A[4] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[4]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  IO_A_IBUF[4]_inst/O
                         net (fo=1, routed)           1.194     1.429    input_synchronizer_A/first_R/D[4]
    SLICE_X33Y117        FDRE                                         r  input_synchronizer_A/first_R/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.908    -0.763    input_synchronizer_A/first_R/clk_out1
    SLICE_X33Y117        FDRE                                         r  input_synchronizer_A/first_R/q_reg[4]/C

Slack:                    inf
  Source:                 IO_B[4]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.220ns (15.179%)  route 1.230ns (84.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  IO_B[4] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[4]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  IO_B_IBUF[4]_inst/O
                         net (fo=1, routed)           1.230     1.450    input_synchronizer_B/first_R/D[4]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_B/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[4]/C

Slack:                    inf
  Source:                 IO_B[5]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.217ns (14.833%)  route 1.245ns (85.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  IO_B[5] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[5]
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  IO_B_IBUF[5]_inst/O
                         net (fo=1, routed)           1.245     1.461    input_synchronizer_B/first_R/D[5]
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.909    -0.762    input_synchronizer_B/first_R/clk_out1
    SLICE_X13Y120        FDRE                                         r  input_synchronizer_B/first_R/q_reg[5]/C

Slack:                    inf
  Source:                 IO_B[3]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.229ns (15.503%)  route 1.249ns (84.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  IO_B[3] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[3]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  IO_B_IBUF[3]_inst/O
                         net (fo=1, routed)           1.249     1.479    input_synchronizer_B/first_R/D[3]
    SLICE_X20Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.911    -0.760    input_synchronizer_B/first_R/clk_out1
    SLICE_X20Y117        FDRE                                         r  input_synchronizer_B/first_R/q_reg[3]/C

Slack:                    inf
  Source:                 IO_A[5]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.218ns (14.554%)  route 1.282ns (85.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  IO_A[5] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[5]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  IO_A_IBUF[5]_inst/O
                         net (fo=1, routed)           1.282     1.500    input_synchronizer_A/first_R/D[5]
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_A/first_R/clk_out1
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_A/first_R/q_reg[5]/C

Slack:                    inf
  Source:                 IO_B[8]
                            (input port)
  Destination:            input_synchronizer_B/first_R/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.224ns (13.941%)  route 1.381ns (86.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  IO_B[8] (IN)
                         net (fo=0)                   0.000     0.000    IO_B[8]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  IO_B_IBUF[8]_inst/O
                         net (fo=1, routed)           1.381     1.604    input_synchronizer_B/first_R/D[6]
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.910    -0.761    input_synchronizer_B/first_R/clk_out1
    SLICE_X21Y118        FDRE                                         r  input_synchronizer_B/first_R/q_reg[8]/C

Slack:                    inf
  Source:                 IO_A[3]
                            (input port)
  Destination:            input_synchronizer_A/first_R/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.225ns (13.759%)  route 1.407ns (86.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  IO_A[3] (IN)
                         net (fo=0)                   0.000     0.000    IO_A[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  IO_A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.407     1.632    input_synchronizer_A/first_R/D[3]
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.913    -0.758    input_synchronizer_A/first_R/clk_out1
    SLICE_X20Y115        FDRE                                         r  input_synchronizer_A/first_R/q_reg[3]/C





