// Seed: 2288607123
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    input wand id_12
    , id_14
);
  assign id_8 = 1;
  supply1 id_15 = id_7;
  wire id_16;
  assign id_6 = 1;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1
    , id_9,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7
);
  always @(posedge id_1 or posedge id_0 != id_0) begin
    id_5 = id_7;
  end
  module_0(
      id_0, id_1, id_1, id_0, id_6, id_1, id_5, id_1, id_3, id_0, id_4, id_0, id_7
  );
  wire id_10;
endmodule
