$date
  Mon Jul 29 07:56:13 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fpga_bench $end
$var reg 1 ! c $end
$var reg 1 " o $end
$var reg 1 # r $end
$scope module bench_clock_1 $end
$var reg 1 $ o $end
$var reg 1 % s $end
$upscope $end
$scope module bench_reset_1 $end
$var reg 1 & o $end
$var reg 1 ' s $end
$upscope $end
$scope module fifo_buffer_1 $end
$var reg 1 ( r $end
$var reg 1 ) t $end
$var reg 1 * i $end
$var reg 1 + o $end
$scope module ngates $end
$var reg 5 , bf[4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
U"
U#
1$
1%
U&
U'
U(
1)
1*
U+
bUUUU1 ,
#1000000
0"
0#
0&
0'
0(
0+
b00000 ,
#2500000
0!
0$
0%
0)
#5000000
1!
1$
1%
1)
#6000000
1#
1&
1'
1(
#7500000
0!
0$
0%
0)
#10000000
1!
1$
1%
1)
b00001 ,
#12500000
0!
0$
0%
0)
#15000000
1!
1$
1%
1)
b00011 ,
#17500000
0!
0$
0%
0)
#20000000
1!
1$
1%
1)
b00111 ,
#22500000
0!
0$
0%
0)
#25000000
1!
1$
1%
1)
b01111 ,
#27500000
0!
0$
0%
0)
#30000000
1!
1"
1$
1%
1)
1+
b11111 ,
#32500000
0!
0$
0%
0)
#35000000
1!
1$
1%
1)
#37500000
0!
0$
0%
0)
#40000000
1!
1$
1%
1)
#42500000
0!
0$
0%
0)
#45000000
1!
1$
1%
1)
#47500000
0!
0$
0%
0)
#50000000
1!
1$
1%
1)
