
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -27.10

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.10

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.10

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.27 source latency core/ibuf.buf__data[11]$_DFFE_PP_/CK ^
  -0.35 target latency frontend/fq._T_2_1_data[8]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.07 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   43.36    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   51.83    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    0.11 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   85.84    0.06    0.11    0.22 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.01    0.22 ^ clkbuf_6_0_0_clock_regs/A (CLKBUF_X3)
    13   32.55    0.03    0.07    0.29 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_0_0_clock_regs (net)
                  0.03    0.00    0.30 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
     2    3.37    0.01    0.09    0.39 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
                                         dcache/_T_945[3] (net)
                  0.01    0.00    0.39 v dcache/_5732_/B (MUX2_X2)
     1    7.60    0.01    0.04    0.43 v dcache/_5732_/Z (MUX2_X2)
                                         dcache/_T_983[3] (net)
                  0.02    0.00    0.43 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   43.36    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clock/A (CLKBUF_X3)
     1    1.73    0.01    0.03    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    0.04 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    1.44    0.01    0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    0.07 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.85    0.01    0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         delaynet_2_core_clock (net)
                  0.01    0.00    0.09 ^ delaybuf_2_core_clock/A (CLKBUF_X3)
     1    1.68    0.01    0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
                                         delaynet_3_core_clock (net)
                  0.01    0.00    0.12 ^ delaybuf_3_core_clock/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
                                         delaynet_4_core_clock (net)
                  0.01    0.00    0.14 ^ delaybuf_4_core_clock/A (CLKBUF_X3)
     1    1.92    0.01    0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
                                         delaynet_5_core_clock (net)
                  0.01    0.00    0.17 ^ delaybuf_5_core_clock/A (CLKBUF_X3)
     1    1.59    0.01    0.03    0.19 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
                                         delaynet_6_core_clock (net)
                  0.01    0.00    0.19 ^ delaybuf_6_core_clock/A (CLKBUF_X3)
     2   24.74    0.02    0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
                                         clknet_0_clock (net)
                  0.02    0.00    0.24 ^ clkbuf_1_0__f_clock/A (CLKBUF_X3)
     1   45.93    0.03    0.06    0.30 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clock (net)
                  0.06    0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
                          0.00    0.32   clock reconvergence pessimism
                          0.05    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   43.36    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   51.83    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    0.11 ^ clkbuf_2_3_0_clock_regs/A (CLKBUF_X3)
    16   71.65    0.05    0.09    0.20 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clock_regs (net)
                  0.05    0.00    0.21 ^ clkbuf_6_57_0_clock_regs/A (CLKBUF_X3)
    12   28.83    0.02    0.07    0.27 ^ clkbuf_6_57_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_57_0_clock_regs (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_314_clock_regs/A (CLKBUF_X3)
     8   11.58    0.01    0.04    0.32 ^ clkbuf_leaf_314_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_314_clock_regs (net)
                  0.01    0.00    0.32 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     2    6.20    0.01    0.09    0.41 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.01    0.00    0.41 v frontend/_5983_/S (MUX2_X2)
     2   10.58    0.02    0.07    0.48 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.48 ^ core/_18838_/A (HA_X1)
     2    6.87    0.02    0.05    0.53 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.02    0.00    0.53 ^ rebuffer66/A (BUF_X4)
     3   16.94    0.01    0.03    0.56 ^ rebuffer66/Z (BUF_X4)
                                         net445 (net)
                  0.01    0.00    0.56 ^ rebuffer13/A (BUF_X8)
     3   11.90    0.01    0.02    0.58 ^ rebuffer13/Z (BUF_X8)
                                         net392 (net)
                  0.01    0.00    0.58 ^ place8534/A (BUF_X8)
     5   14.15    0.01    0.02    0.60 ^ place8534/Z (BUF_X8)
                                         net8534 (net)
                  0.01    0.00    0.60 ^ core/_10337_/S (MUX2_X2)
     2    8.00    0.01    0.08    0.68 v core/_10337_/Z (MUX2_X2)
                                         core/_04147_ (net)
                  0.01    0.00    0.68 v core/_10338_/B1 (OAI21_X4)
     3   11.47    0.02    0.03    0.71 ^ core/_10338_/ZN (OAI21_X4)
                                         core/_04148_ (net)
                  0.02    0.00    0.71 ^ place8362/A (BUF_X4)
     2    7.39    0.01    0.03    0.74 ^ place8362/Z (BUF_X4)
                                         net8362 (net)
                  0.01    0.00    0.74 ^ core/_10498_/A3 (NAND4_X4)
     2    7.10    0.02    0.03    0.77 v core/_10498_/ZN (NAND4_X4)
                                         core/_04308_ (net)
                  0.02    0.00    0.77 v core/_10500_/B (AOI211_X2)
     1    4.97    0.04    0.07    0.84 ^ core/_10500_/ZN (AOI211_X2)
                                         core/_04310_ (net)
                  0.04    0.00    0.84 ^ core/_10506_/A1 (OAI22_X2)
     1    2.75    0.01    0.02    0.87 v core/_10506_/ZN (OAI22_X2)
                                         core/_04316_ (net)
                  0.01    0.00    0.87 v core/_10507_/C1 (AOI221_X2)
     2   14.49    0.08    0.09    0.96 ^ core/_10507_/ZN (AOI221_X2)
                                         core/_04317_ (net)
                  0.08    0.00    0.96 ^ core/_10702_/A1 (NOR3_X4)
     2    4.81    0.02    0.01    0.97 v core/_10702_/ZN (NOR3_X4)
                                         core/_04512_ (net)
                  0.02    0.00    0.97 v core/_10720_/B1 (OAI33_X1)
     1    2.14    0.06    0.07    1.04 ^ core/_10720_/ZN (OAI33_X1)
                                         core/_04530_ (net)
                  0.06    0.00    1.04 ^ place7662/A (BUF_X2)
     3   16.06    0.02    0.05    1.09 ^ place7662/Z (BUF_X2)
                                         net7662 (net)
                  0.02    0.00    1.09 ^ place7663/A (BUF_X4)
     2    7.01    0.01    0.02    1.11 ^ place7663/Z (BUF_X4)
                                         net7663 (net)
                  0.01    0.00    1.11 ^ core/_11145_/A1 (OAI22_X2)
     1    1.70    0.01    0.01    1.12 v core/_11145_/ZN (OAI22_X2)
                                         core/_04948_ (net)
                  0.01    0.00    1.12 v core/_11146_/A2 (AND2_X2)
     1    7.15    0.01    0.03    1.16 v core/_11146_/ZN (AND2_X2)
                                         core/_04949_ (net)
                  0.01    0.00    1.16 v core/_11303_/A3 (NOR3_X4)
     2   13.10    0.04    0.06    1.22 ^ core/_11303_/ZN (NOR3_X4)
                                         core/_05101_ (net)
                  0.04    0.00    1.22 ^ core/_18303_/A2 (NAND2_X4)
     2    7.43    0.01    0.02    1.24 v core/_18303_/ZN (NAND2_X4)
                                         core/_03684_ (net)
                  0.01    0.00    1.24 v core/_18740_/A (AOI221_X2)
     1    4.09    0.04    0.07    1.32 ^ core/_18740_/ZN (AOI221_X2)
                                         core_io_imem_resp_ready (net)
                  0.04    0.00    1.32 ^ place7264/A (BUF_X4)
     3   26.31    0.02    0.04    1.35 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.02    0.01    1.36 ^ frontend/_3778_/A (INV_X8)
     3   18.89    0.01    0.01    1.37 v frontend/_3778_/ZN (INV_X8)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.37 v place7261/A (BUF_X8)
     3   13.74    0.01    0.02    1.40 v place7261/Z (BUF_X8)
                                         net7261 (net)
                  0.01    0.00    1.40 v frontend/_3779_/B2 (OAI21_X4)
     4   14.84    0.03    0.04    1.44 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.03    0.00    1.44 ^ rebuffer7/A (BUF_X8)
     2   28.86    0.01    0.03    1.47 ^ rebuffer7/Z (BUF_X8)
                                         net386 (net)
                  0.01    0.00    1.47 ^ place7254/A (BUF_X16)
     8   36.51    0.01    0.02    1.49 ^ place7254/Z (BUF_X16)
                                         net7254 (net)
                  0.01    0.00    1.49 ^ split74/A (BUF_X16)
     6   31.69    0.01    0.02    1.51 ^ split74/Z (BUF_X16)
                                         net453 (net)
                  0.01    0.01    1.52 ^ frontend/_3794_/S (MUX2_X1)
     1    1.30    0.01    0.06    1.58 v frontend/_3794_/Z (MUX2_X1)
                                         frontend/_0016_ (net)
                  0.01    0.00    1.58 v frontend/fq._T_2_0_data[13]$_DFFE_PP_/D (DFF_X1)
                                  1.58   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   43.36    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.01    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.55    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   51.83    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    1.31 ^ clkbuf_2_3_0_clock_regs/A (CLKBUF_X3)
    16   71.65    0.05    0.09    1.40 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clock_regs (net)
                  0.05    0.00    1.41 ^ clkbuf_6_58_0_clock_regs/A (CLKBUF_X3)
     9   27.53    0.02    0.06    1.47 ^ clkbuf_6_58_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_58_0_clock_regs (net)
                  0.02    0.00    1.47 ^ clkbuf_leaf_327_clock_regs/A (CLKBUF_X3)
     7    8.69    0.01    0.04    1.51 ^ clkbuf_leaf_327_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_327_clock_regs (net)
                  0.01    0.00    1.51 ^ frontend/fq._T_2_0_data[13]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.04    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   43.36    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.55    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   51.83    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    0.11 ^ clkbuf_2_3_0_clock_regs/A (CLKBUF_X3)
    16   71.65    0.05    0.09    0.20 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clock_regs (net)
                  0.05    0.00    0.21 ^ clkbuf_6_57_0_clock_regs/A (CLKBUF_X3)
    12   28.83    0.02    0.07    0.27 ^ clkbuf_6_57_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_57_0_clock_regs (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_314_clock_regs/A (CLKBUF_X3)
     8   11.58    0.01    0.04    0.32 ^ clkbuf_leaf_314_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_314_clock_regs (net)
                  0.01    0.00    0.32 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     2    6.20    0.01    0.09    0.41 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.01    0.00    0.41 v frontend/_5983_/S (MUX2_X2)
     2   10.58    0.02    0.07    0.48 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.48 ^ core/_18838_/A (HA_X1)
     2    6.87    0.02    0.05    0.53 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.02    0.00    0.53 ^ rebuffer66/A (BUF_X4)
     3   16.94    0.01    0.03    0.56 ^ rebuffer66/Z (BUF_X4)
                                         net445 (net)
                  0.01    0.00    0.56 ^ rebuffer13/A (BUF_X8)
     3   11.90    0.01    0.02    0.58 ^ rebuffer13/Z (BUF_X8)
                                         net392 (net)
                  0.01    0.00    0.58 ^ place8534/A (BUF_X8)
     5   14.15    0.01    0.02    0.60 ^ place8534/Z (BUF_X8)
                                         net8534 (net)
                  0.01    0.00    0.60 ^ core/_10337_/S (MUX2_X2)
     2    8.00    0.01    0.08    0.68 v core/_10337_/Z (MUX2_X2)
                                         core/_04147_ (net)
                  0.01    0.00    0.68 v core/_10338_/B1 (OAI21_X4)
     3   11.47    0.02    0.03    0.71 ^ core/_10338_/ZN (OAI21_X4)
                                         core/_04148_ (net)
                  0.02    0.00    0.71 ^ place8362/A (BUF_X4)
     2    7.39    0.01    0.03    0.74 ^ place8362/Z (BUF_X4)
                                         net8362 (net)
                  0.01    0.00    0.74 ^ core/_10498_/A3 (NAND4_X4)
     2    7.10    0.02    0.03    0.77 v core/_10498_/ZN (NAND4_X4)
                                         core/_04308_ (net)
                  0.02    0.00    0.77 v core/_10500_/B (AOI211_X2)
     1    4.97    0.04    0.07    0.84 ^ core/_10500_/ZN (AOI211_X2)
                                         core/_04310_ (net)
                  0.04    0.00    0.84 ^ core/_10506_/A1 (OAI22_X2)
     1    2.75    0.01    0.02    0.87 v core/_10506_/ZN (OAI22_X2)
                                         core/_04316_ (net)
                  0.01    0.00    0.87 v core/_10507_/C1 (AOI221_X2)
     2   14.49    0.08    0.09    0.96 ^ core/_10507_/ZN (AOI221_X2)
                                         core/_04317_ (net)
                  0.08    0.00    0.96 ^ core/_10702_/A1 (NOR3_X4)
     2    4.81    0.02    0.01    0.97 v core/_10702_/ZN (NOR3_X4)
                                         core/_04512_ (net)
                  0.02    0.00    0.97 v core/_10720_/B1 (OAI33_X1)
     1    2.14    0.06    0.07    1.04 ^ core/_10720_/ZN (OAI33_X1)
                                         core/_04530_ (net)
                  0.06    0.00    1.04 ^ place7662/A (BUF_X2)
     3   16.06    0.02    0.05    1.09 ^ place7662/Z (BUF_X2)
                                         net7662 (net)
                  0.02    0.00    1.09 ^ place7663/A (BUF_X4)
     2    7.01    0.01    0.02    1.11 ^ place7663/Z (BUF_X4)
                                         net7663 (net)
                  0.01    0.00    1.11 ^ core/_11145_/A1 (OAI22_X2)
     1    1.70    0.01    0.01    1.12 v core/_11145_/ZN (OAI22_X2)
                                         core/_04948_ (net)
                  0.01    0.00    1.12 v core/_11146_/A2 (AND2_X2)
     1    7.15    0.01    0.03    1.16 v core/_11146_/ZN (AND2_X2)
                                         core/_04949_ (net)
                  0.01    0.00    1.16 v core/_11303_/A3 (NOR3_X4)
     2   13.10    0.04    0.06    1.22 ^ core/_11303_/ZN (NOR3_X4)
                                         core/_05101_ (net)
                  0.04    0.00    1.22 ^ core/_18303_/A2 (NAND2_X4)
     2    7.43    0.01    0.02    1.24 v core/_18303_/ZN (NAND2_X4)
                                         core/_03684_ (net)
                  0.01    0.00    1.24 v core/_18740_/A (AOI221_X2)
     1    4.09    0.04    0.07    1.32 ^ core/_18740_/ZN (AOI221_X2)
                                         core_io_imem_resp_ready (net)
                  0.04    0.00    1.32 ^ place7264/A (BUF_X4)
     3   26.31    0.02    0.04    1.35 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.02    0.01    1.36 ^ frontend/_3778_/A (INV_X8)
     3   18.89    0.01    0.01    1.37 v frontend/_3778_/ZN (INV_X8)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.37 v place7261/A (BUF_X8)
     3   13.74    0.01    0.02    1.40 v place7261/Z (BUF_X8)
                                         net7261 (net)
                  0.01    0.00    1.40 v frontend/_3779_/B2 (OAI21_X4)
     4   14.84    0.03    0.04    1.44 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.03    0.00    1.44 ^ rebuffer7/A (BUF_X8)
     2   28.86    0.01    0.03    1.47 ^ rebuffer7/Z (BUF_X8)
                                         net386 (net)
                  0.01    0.00    1.47 ^ place7254/A (BUF_X16)
     8   36.51    0.01    0.02    1.49 ^ place7254/Z (BUF_X16)
                                         net7254 (net)
                  0.01    0.00    1.49 ^ split74/A (BUF_X16)
     6   31.69    0.01    0.02    1.51 ^ split74/Z (BUF_X16)
                                         net453 (net)
                  0.01    0.01    1.52 ^ frontend/_3794_/S (MUX2_X1)
     1    1.30    0.01    0.06    1.58 v frontend/_3794_/Z (MUX2_X1)
                                         frontend/_0016_ (net)
                  0.01    0.00    1.58 v frontend/fq._T_2_0_data[13]$_DFFE_PP_/D (DFF_X1)
                                  1.58   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   43.36    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.01    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.55    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   51.83    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    1.31 ^ clkbuf_2_3_0_clock_regs/A (CLKBUF_X3)
    16   71.65    0.05    0.09    1.40 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clock_regs (net)
                  0.05    0.00    1.41 ^ clkbuf_6_58_0_clock_regs/A (CLKBUF_X3)
     9   27.53    0.02    0.06    1.47 ^ clkbuf_6_58_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_58_0_clock_regs (net)
                  0.02    0.00    1.47 ^ clkbuf_leaf_327_clock_regs/A (CLKBUF_X3)
     7    8.69    0.01    0.04    1.51 ^ clkbuf_leaf_327_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_327_clock_regs (net)
                  0.01    0.00    1.51 ^ frontend/fq._T_2_0_data[13]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.04    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.0716622918844223

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3610

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.3502633571624756

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0305

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 435

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.10    0.20 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
   0.07    0.27 ^ clkbuf_6_57_0_clock_regs/Z (CLKBUF_X3)
   0.04    0.32 ^ clkbuf_leaf_314_clock_regs/Z (CLKBUF_X3)
   0.00    0.32 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.41 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
   0.07    0.48 ^ frontend/_5983_/Z (MUX2_X2)
   0.05    0.53 ^ core/_18838_/CO (HA_X1)
   0.03    0.56 ^ rebuffer66/Z (BUF_X4)
   0.02    0.58 ^ rebuffer13/Z (BUF_X8)
   0.02    0.60 ^ place8534/Z (BUF_X8)
   0.08    0.68 v core/_10337_/Z (MUX2_X2)
   0.03    0.71 ^ core/_10338_/ZN (OAI21_X4)
   0.03    0.74 ^ place8362/Z (BUF_X4)
   0.03    0.77 v core/_10498_/ZN (NAND4_X4)
   0.07    0.84 ^ core/_10500_/ZN (AOI211_X2)
   0.02    0.87 v core/_10506_/ZN (OAI22_X2)
   0.09    0.96 ^ core/_10507_/ZN (AOI221_X2)
   0.01    0.97 v core/_10702_/ZN (NOR3_X4)
   0.07    1.04 ^ core/_10720_/ZN (OAI33_X1)
   0.05    1.09 ^ place7662/Z (BUF_X2)
   0.02    1.11 ^ place7663/Z (BUF_X4)
   0.01    1.12 v core/_11145_/ZN (OAI22_X2)
   0.03    1.16 v core/_11146_/ZN (AND2_X2)
   0.06    1.22 ^ core/_11303_/ZN (NOR3_X4)
   0.02    1.24 v core/_18303_/ZN (NAND2_X4)
   0.08    1.32 ^ core/_18740_/ZN (AOI221_X2)
   0.04    1.35 ^ place7264/Z (BUF_X4)
   0.02    1.37 v frontend/_3778_/ZN (INV_X8)
   0.02    1.40 v place7261/Z (BUF_X8)
   0.04    1.44 ^ frontend/_3779_/ZN (OAI21_X4)
   0.03    1.47 ^ rebuffer7/Z (BUF_X8)
   0.03    1.49 ^ place7254/Z (BUF_X16)
   0.02    1.51 ^ split74/Z (BUF_X16)
   0.06    1.58 v frontend/_3794_/Z (MUX2_X1)
   0.00    1.58 v frontend/fq._T_2_0_data[13]$_DFFE_PP_/D (DFF_X1)
           1.58   data arrival time

   1.20    1.20   clock core_clock (rise edge)
   0.00    1.20   clock source latency
   0.00    1.20 ^ clock (in)
   0.04    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.10    1.40 ^ clkbuf_2_3_0_clock_regs/Z (CLKBUF_X3)
   0.07    1.47 ^ clkbuf_6_58_0_clock_regs/Z (CLKBUF_X3)
   0.04    1.51 ^ clkbuf_leaf_327_clock_regs/Z (CLKBUF_X3)
   0.00    1.51 ^ frontend/fq._T_2_0_data[13]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.51   clock reconvergence pessimism
  -0.04    1.48   library setup time
           1.48   data required time
---------------------------------------------------------
           1.48   data required time
          -1.58   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.11    0.22 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
   0.08    0.29 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
   0.00    0.30 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.39 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
   0.04    0.43 v dcache/_5732_/Z (MUX2_X2)
   0.00    0.43 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
           0.43   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
   0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
   0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
   0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
   0.03    0.19 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
   0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
   0.06    0.30 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
   0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
   0.00    0.32   clock reconvergence pessimism
   0.05    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.43   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.5754

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0979

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-6.214295

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-02   4.66e-03   3.10e-04   3.57e-02  29.9%
Combinational          2.78e-02   3.21e-02   8.53e-04   6.07e-02  51.0%
Clock                  8.71e-03   1.02e-02   4.20e-05   1.89e-02  15.9%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   3.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.09e-02   4.70e-02   1.37e-03   1.19e-01 100.0%
                          59.5%      39.4%       1.1%
