{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711905797466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711905797470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 11:23:17 2024 " "Processing started: Sun Mar 31 11:23:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711905797470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905797470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2S2 -c I2S2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2S2 -c I2S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905797470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711905799089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711905799089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S2-behavior " "Found design unit 1: I2S2-behavior" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817640 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S2 " "Found entity 1: I2S2" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S2_TB-behavior " "Found design unit 1: I2S2_TB-behavior" {  } { { "I2S2_TB.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817672 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S2_TB " "Found entity 1: I2S2_TB" {  } { { "I2S2_TB.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905817672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2S2 " "Elaborating entity \"I2S2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR I2S2.vhd(14) " "VHDL Signal Declaration warning at I2S2.vhd(14): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_in_r I2S2.vhd(46) " "Verilog HDL or VHDL warning at I2S2.vhd(46): object \"line_in_r\" assigned a value but never read" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_in_l I2S2.vhd(47) " "Verilog HDL or VHDL warning at I2S2.vhd(47): object \"line_in_l\" assigned a value but never read" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n I2S2.vhd(73) " "VHDL Process Statement warning at I2S2.vhd(73): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(94) " "VHDL Process Statement warning at I2S2.vhd(94): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_clk I2S2.vhd(94) " "VHDL Process Statement warning at I2S2.vhd(94): signal \"lr_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(95) " "VHDL Process Statement warning at I2S2.vhd(95): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state I2S2.vhd(97) " "VHDL Process Statement warning at I2S2.vhd(97): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(103) " "VHDL Process Statement warning at I2S2.vhd(103): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(106) " "VHDL Process Statement warning at I2S2.vhd(106): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(113) " "VHDL Process Statement warning at I2S2.vhd(113): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(119) " "VHDL Process Statement warning at I2S2.vhd(119): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(119) " "VHDL Process Statement warning at I2S2.vhd(119): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO I2S2.vhd(120) " "VHDL Process Statement warning at I2S2.vhd(120): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(120) " "VHDL Process Statement warning at I2S2.vhd(120): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_out_l I2S2.vhd(121) " "VHDL Process Statement warning at I2S2.vhd(121): signal \"line_out_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(121) " "VHDL Process Statement warning at I2S2.vhd(121): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(122) " "VHDL Process Statement warning at I2S2.vhd(122): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(123) " "VHDL Process Statement warning at I2S2.vhd(123): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(130) " "VHDL Process Statement warning at I2S2.vhd(130): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(136) " "VHDL Process Statement warning at I2S2.vhd(136): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(136) " "VHDL Process Statement warning at I2S2.vhd(136): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO I2S2.vhd(137) " "VHDL Process Statement warning at I2S2.vhd(137): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(137) " "VHDL Process Statement warning at I2S2.vhd(137): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_out_r I2S2.vhd(138) " "VHDL Process Statement warning at I2S2.vhd(138): signal \"line_out_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(138) " "VHDL Process Statement warning at I2S2.vhd(138): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(139) " "VHDL Process Statement warning at I2S2.vhd(139): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(140) " "VHDL Process Statement warning at I2S2.vhd(140): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711905817766 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_out_r I2S2.vhd(93) " "VHDL Process Statement warning at I2S2.vhd(93): inferring latch(es) for signal or variable \"line_out_r\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711905817782 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_out_l I2S2.vhd(93) " "VHDL Process Statement warning at I2S2.vhd(93): inferring latch(es) for signal or variable \"line_out_l\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711905817782 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state I2S2.vhd(93) " "VHDL Process Statement warning at I2S2.vhd(93): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711905817782 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count I2S2.vhd(93) " "VHDL Process Statement warning at I2S2.vhd(93): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711905817782 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GPIO I2S2.vhd(93) " "VHDL Process Statement warning at I2S2.vhd(93): inferring latch(es) for signal or variable \"GPIO\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711905817782 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO\[3\] I2S2.vhd(93) " "Inferred latch for \"GPIO\[3\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] I2S2.vhd(93) " "Inferred latch for \"count\[0\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] I2S2.vhd(93) " "Inferred latch for \"count\[1\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] I2S2.vhd(93) " "Inferred latch for \"count\[2\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] I2S2.vhd(93) " "Inferred latch for \"count\[3\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] I2S2.vhd(93) " "Inferred latch for \"count\[4\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] I2S2.vhd(93) " "Inferred latch for \"count\[5\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] I2S2.vhd(93) " "Inferred latch for \"count\[6\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] I2S2.vhd(93) " "Inferred latch for \"count\[7\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] I2S2.vhd(93) " "Inferred latch for \"count\[8\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] I2S2.vhd(93) " "Inferred latch for \"count\[9\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] I2S2.vhd(93) " "Inferred latch for \"count\[10\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] I2S2.vhd(93) " "Inferred latch for \"count\[11\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] I2S2.vhd(93) " "Inferred latch for \"count\[12\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] I2S2.vhd(93) " "Inferred latch for \"count\[13\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817784 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] I2S2.vhd(93) " "Inferred latch for \"count\[14\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] I2S2.vhd(93) " "Inferred latch for \"count\[15\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] I2S2.vhd(93) " "Inferred latch for \"count\[16\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] I2S2.vhd(93) " "Inferred latch for \"count\[17\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] I2S2.vhd(93) " "Inferred latch for \"count\[18\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] I2S2.vhd(93) " "Inferred latch for \"count\[19\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] I2S2.vhd(93) " "Inferred latch for \"count\[20\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] I2S2.vhd(93) " "Inferred latch for \"count\[21\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] I2S2.vhd(93) " "Inferred latch for \"count\[22\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] I2S2.vhd(93) " "Inferred latch for \"count\[23\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] I2S2.vhd(93) " "Inferred latch for \"count\[24\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] I2S2.vhd(93) " "Inferred latch for \"count\[25\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] I2S2.vhd(93) " "Inferred latch for \"count\[26\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] I2S2.vhd(93) " "Inferred latch for \"count\[27\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] I2S2.vhd(93) " "Inferred latch for \"count\[28\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] I2S2.vhd(93) " "Inferred latch for \"count\[29\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817785 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] I2S2.vhd(93) " "Inferred latch for \"count\[30\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] I2S2.vhd(93) " "Inferred latch for \"count\[31\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RIGHT_DAT I2S2.vhd(93) " "Inferred latch for \"state.RIGHT_DAT\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RIGHT_WAIT I2S2.vhd(93) " "Inferred latch for \"state.RIGHT_WAIT\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.LEFT_DAT I2S2.vhd(93) " "Inferred latch for \"state.LEFT_DAT\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.LEFT_WAIT I2S2.vhd(93) " "Inferred latch for \"state.LEFT_WAIT\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.INITIAL I2S2.vhd(93) " "Inferred latch for \"state.INITIAL\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[0\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[0\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[1\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[1\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[2\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[2\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[3\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[3\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[4\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[4\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[5\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[5\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[6\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[6\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[7\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[7\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[8\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[8\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[9\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[9\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[10\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[10\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[11\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[11\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[12\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[12\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[13\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[13\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[14\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[14\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817786 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[15\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[15\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[16\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[16\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[17\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[17\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[18\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[18\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[19\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[19\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[20\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[20\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[21\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[21\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[22\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[22\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[23\] I2S2.vhd(93) " "Inferred latch for \"line_out_l\[23\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[0\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[0\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[1\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[1\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[2\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[2\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[3\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[3\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[4\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[4\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[5\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[5\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[6\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[6\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[7\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[7\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[8\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[8\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[9\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[9\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[10\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[10\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[11\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[11\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817787 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[12\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[12\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[13\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[13\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[14\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[14\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[15\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[15\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[16\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[16\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[17\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[17\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[18\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[18\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[19\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[19\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[20\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[20\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[21\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[21\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[22\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[22\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[23\] I2S2.vhd(93) " "Inferred latch for \"line_out_r\[23\]\" at I2S2.vhd(93)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905817788 "|I2S2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "I2S2.vhd" "pll_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711905817798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711905818003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711905818003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 22579 " "Parameter \"clk0_multiply_by\" = \"22579\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711905818003 ""}  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711905818003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711905818083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905818083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711905818083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "GPIO\[3\]\$latch " "LATCH primitive \"GPIO\[3\]\$latch\" is permanently disabled" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1711905818335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state.RIGHT_DAT_1748 " "LATCH primitive \"state.RIGHT_DAT_1748\" is permanently disabled" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1711905818335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "GPIO\[3\]\$latch " "LATCH primitive \"GPIO\[3\]\$latch\" is permanently disabled" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1711905818335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state.RIGHT_DAT_1748 " "LATCH primitive \"state.RIGHT_DAT_1748\" is permanently disabled" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1711905818335 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711905818540 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711905818540 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711905818540 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1711905818540 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 93 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1711905818540 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1711905818540 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905818556 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711905818556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711905818556 "|I2S2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711905818556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711905818603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711905819123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711905819123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905819286 "|I2S2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905819286 "|I2S2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711905819286 "|I2S2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711905819286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711905819286 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711905819286 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1711905819286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711905819286 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711905819286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711905819286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711905819312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 11:23:39 2024 " "Processing ended: Sun Mar 31 11:23:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711905819312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711905819312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711905819312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711905819312 ""}
