/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/ten_gig_eth_mac_v15_1_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap ten_gig_eth_mac_v15_1_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/ten_gig_eth_mac_v15_1_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work ten_gig_eth_mac_v15_1_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/ten_gig_eth_mac_v15_1_6/.cxl.verilog.ten_gig_eth_mac_v15_1_6.ten_gig_eth_mac_v15_1_6.lin64.cmf
