// Seed: 1399024160
module module_0 (
    input tri id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    input supply1 id_10,
    input uwire id_11
);
  id_13(
      1'h0
  );
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input logic id_2,
    output logic id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6
);
  assign id_5 = 1;
  assign id_3 = 1;
  initial id_3 <= 1;
  wire id_8;
  always {id_2} <= ((1));
  logic id_9 = id_2;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_5,
      id_6,
      id_5,
      id_0,
      id_5,
      id_4,
      id_0
  );
endmodule
