
STM32F4_Register_Learn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000770  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .sec.         000005d0  08000918  08000918  00010918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000020  08000ee8  08000ee8  00010ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08000f08  08000f08  00020008  2**0
                  CONTENTS
  5 .ARM          00000000  08000f08  08000f08  00020008  2**0
                  CONTENTS
  6 .preinit_array 00000000  08000f08  08000f08  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08000f08  08000f08  00010f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08000f0c  08000f0c  00010f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000008  20000000  08000f10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000090  20000008  08000f18  00020008  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000098  08000f18  00020098  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003928  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000009fd  00000000  00000000  00023960  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001f8  00000000  00000000  00024360  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000190  00000000  00000000  00024558  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001a044  00000000  00000000  000246e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000025a0  00000000  00000000  0003e72c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0008c664  00000000  00000000  00040ccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000cd330  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000660  00000000  00000000  000cd3ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000008 	.word	0x20000008
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000900 	.word	0x08000900

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	08000900 	.word	0x08000900

080001e8 <ADC1_Start>:
	ADC1 -> SQR1 |= (1 << L);

	ADC1 -> CR2 |= (1 << ADON);
}
void ADC1_Start(uint8_t channel)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
	ADC1 -> SQR3 = 0;
 80001f2:	4b0c      	ldr	r3, [pc, #48]	; (8000224 <ADC1_Start+0x3c>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1 -> SQR3 |= (channel << SQ1);
 80001f8:	4b0a      	ldr	r3, [pc, #40]	; (8000224 <ADC1_Start+0x3c>)
 80001fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80001fc:	79fb      	ldrb	r3, [r7, #7]
 80001fe:	4909      	ldr	r1, [pc, #36]	; (8000224 <ADC1_Start+0x3c>)
 8000200:	4313      	orrs	r3, r2
 8000202:	634b      	str	r3, [r1, #52]	; 0x34
	ADC1 -> SR = 0;
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <ADC1_Start+0x3c>)
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
	ADC1 -> CR2 |= (1 << SWSTART);
 800020a:	4b06      	ldr	r3, [pc, #24]	; (8000224 <ADC1_Start+0x3c>)
 800020c:	689b      	ldr	r3, [r3, #8]
 800020e:	4a05      	ldr	r2, [pc, #20]	; (8000224 <ADC1_Start+0x3c>)
 8000210:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000214:	6093      	str	r3, [r2, #8]
}
 8000216:	bf00      	nop
 8000218:	370c      	adds	r7, #12
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	40012000 	.word	0x40012000

08000228 <ADC1_GetValue>:
uint16_t ADC1_GetValue(uint8_t channel)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	ADC1_Start(channel);
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	4618      	mov	r0, r3
 8000236:	f7ff ffd7 	bl	80001e8 <ADC1_Start>
	while (!(ADC1 -> SR & (1 << 1)));
 800023a:	bf00      	nop
 800023c:	4b07      	ldr	r3, [pc, #28]	; (800025c <ADC1_GetValue+0x34>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f003 0302 	and.w	r3, r3, #2
 8000244:	2b00      	cmp	r3, #0
 8000246:	d0f9      	beq.n	800023c <ADC1_GetValue+0x14>
	ADC1 -> SR = 0;
 8000248:	4b04      	ldr	r3, [pc, #16]	; (800025c <ADC1_GetValue+0x34>)
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
	return (ADC1 -> DR);
 800024e:	4b03      	ldr	r3, [pc, #12]	; (800025c <ADC1_GetValue+0x34>)
 8000250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000252:	b29b      	uxth	r3, r3
}
 8000254:	4618      	mov	r0, r3
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40012000 	.word	0x40012000

08000260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
 8000266:	4603      	mov	r3, r0
 8000268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800026a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026e:	2b00      	cmp	r3, #0
 8000270:	db0b      	blt.n	800028a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	f003 021f 	and.w	r2, r3, #31
 8000278:	4907      	ldr	r1, [pc, #28]	; (8000298 <__NVIC_EnableIRQ+0x38>)
 800027a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800027e:	095b      	lsrs	r3, r3, #5
 8000280:	2001      	movs	r0, #1
 8000282:	fa00 f202 	lsl.w	r2, r0, r2
 8000286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800028a:	bf00      	nop
 800028c:	370c      	adds	r7, #12
 800028e:	46bd      	mov	sp, r7
 8000290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000e100 	.word	0xe000e100

0800029c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800029c:	b480      	push	{r7}
 800029e:	b083      	sub	sp, #12
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	4603      	mov	r3, r0
 80002a4:	6039      	str	r1, [r7, #0]
 80002a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	db0a      	blt.n	80002c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	b2da      	uxtb	r2, r3
 80002b4:	490c      	ldr	r1, [pc, #48]	; (80002e8 <__NVIC_SetPriority+0x4c>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	0112      	lsls	r2, r2, #4
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	440b      	add	r3, r1
 80002c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002c4:	e00a      	b.n	80002dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	b2da      	uxtb	r2, r3
 80002ca:	4908      	ldr	r1, [pc, #32]	; (80002ec <__NVIC_SetPriority+0x50>)
 80002cc:	79fb      	ldrb	r3, [r7, #7]
 80002ce:	f003 030f 	and.w	r3, r3, #15
 80002d2:	3b04      	subs	r3, #4
 80002d4:	0112      	lsls	r2, r2, #4
 80002d6:	b2d2      	uxtb	r2, r2
 80002d8:	440b      	add	r3, r1
 80002da:	761a      	strb	r2, [r3, #24]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	e000e100 	.word	0xe000e100
 80002ec:	e000ed00 	.word	0xe000ed00

080002f0 <SPI1_Config>:

#ifdef STM32F407DEF_H_


void SPI1_Config(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
	 * MODE: Master full duplex
	 * Frame: 8bit | First bit: MSB bit
	 * SCK Mode: SPOL = 1 | SPHA = 1
	 */

	RCC -> APB2ENR |= (1 << SPI1_EN);
 80002f4:	4b24      	ldr	r3, [pc, #144]	; (8000388 <SPI1_Config+0x98>)
 80002f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002f8:	4a23      	ldr	r2, [pc, #140]	; (8000388 <SPI1_Config+0x98>)
 80002fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002fe:	6453      	str	r3, [r2, #68]	; 0x44
	SPI1 -> CR1 |= (DATA_FRAME_8_BIT << DFF) | (FULL_DUPLEX << RXONLY) | (1 << SSM) | (1 << SSI) | (MSB_FIRST << LSBFIRST);
 8000300:	4b22      	ldr	r3, [pc, #136]	; (800038c <SPI1_Config+0x9c>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a21      	ldr	r2, [pc, #132]	; (800038c <SPI1_Config+0x9c>)
 8000306:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800030a:	6013      	str	r3, [r2, #0]
	SPI1 -> CR1 |= (PCLK_DIV_16 << BR) | (MASTER_CONFIG << MSTR) | (1 << SPICPOL) | (1 << SPICPHA);
 800030c:	4b1f      	ldr	r3, [pc, #124]	; (800038c <SPI1_Config+0x9c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a1e      	ldr	r2, [pc, #120]	; (800038c <SPI1_Config+0x9c>)
 8000312:	f043 031f 	orr.w	r3, r3, #31
 8000316:	6013      	str	r3, [r2, #0]
	SPI1 -> CR1 |= (1 << SPE);
 8000318:	4b1c      	ldr	r3, [pc, #112]	; (800038c <SPI1_Config+0x9c>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a1b      	ldr	r2, [pc, #108]	; (800038c <SPI1_Config+0x9c>)
 800031e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000322:	6013      	str	r3, [r2, #0]

	RCC -> AHB1ENR |= (1 << SPI1_PORT_EN);
 8000324:	4b18      	ldr	r3, [pc, #96]	; (8000388 <SPI1_Config+0x98>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4a17      	ldr	r2, [pc, #92]	; (8000388 <SPI1_Config+0x98>)
 800032a:	f043 0301 	orr.w	r3, r3, #1
 800032e:	6313      	str	r3, [r2, #48]	; 0x30
	// SCK, MOSI, MISO pins config
	SPI1_PORT -> MODER |= (AFM << SPI1_MOSI_MODER) | (AFM << SPI1_MISO_MODER) | (AFM << SPI1_SCK_MODER);
 8000330:	4b17      	ldr	r3, [pc, #92]	; (8000390 <SPI1_Config+0xa0>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4a16      	ldr	r2, [pc, #88]	; (8000390 <SPI1_Config+0xa0>)
 8000336:	f443 4328 	orr.w	r3, r3, #43008	; 0xa800
 800033a:	6013      	str	r3, [r2, #0]
	SPI1_PORT -> OSPEEDR |= (VH_SPEED << SPI1_MOSI_SP) | (VH_SPEED << SPI1_MISO_OP) | (VH_SPEED << SPI1_SCK_OP);
 800033c:	4b14      	ldr	r3, [pc, #80]	; (8000390 <SPI1_Config+0xa0>)
 800033e:	689b      	ldr	r3, [r3, #8]
 8000340:	4a13      	ldr	r2, [pc, #76]	; (8000390 <SPI1_Config+0xa0>)
 8000342:	f443 437c 	orr.w	r3, r3, #64512	; 0xfc00
 8000346:	6093      	str	r3, [r2, #8]
	SPI1_PORT -> IDR |= (1 << SPI1_MOSI) | (1 << SPI1_MISO) | (1 << SPI1_SCK);
 8000348:	4b11      	ldr	r3, [pc, #68]	; (8000390 <SPI1_Config+0xa0>)
 800034a:	691b      	ldr	r3, [r3, #16]
 800034c:	4a10      	ldr	r2, [pc, #64]	; (8000390 <SPI1_Config+0xa0>)
 800034e:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8000352:	6113      	str	r3, [r2, #16]
	SPI1_PORT -> AFRL |= (SPIM_AF << SPI1_MOSI_AF) | (SPIM_AF << SPI1_MISO_AF) | (SPIM_AF << SPI1_SCK_AF);
 8000354:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <SPI1_Config+0xa0>)
 8000356:	6a1b      	ldr	r3, [r3, #32]
 8000358:	4a0d      	ldr	r2, [pc, #52]	; (8000390 <SPI1_Config+0xa0>)
 800035a:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 800035e:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000362:	6213      	str	r3, [r2, #32]
	// SS pin config
	SPI_CS_PORT -> MODER |= (OUTPUT << SPI_CS_PIN * 2);
 8000364:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <SPI1_Config+0xa0>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a09      	ldr	r2, [pc, #36]	; (8000390 <SPI1_Config+0xa0>)
 800036a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800036e:	6013      	str	r3, [r2, #0]
	SPI_CS_PORT -> OSPEEDR |= (VH_SPEED << SPI_CS_PIN * 2);
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <SPI1_Config+0xa0>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a06      	ldr	r2, [pc, #24]	; (8000390 <SPI1_Config+0xa0>)
 8000376:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800037a:	6093      	str	r3, [r2, #8]
}
 800037c:	bf00      	nop
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40023800 	.word	0x40023800
 800038c:	40013000 	.word	0x40013000
 8000390:	40020000 	.word	0x40020000

08000394 <SPI3_Config>:


void SPI3_Config(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
	 * Frame: 8bit | First bit: MSB bit
	 * SCK Mode: SPOL = 1 | SPHA = 1
	 * Hardware input slaver: PA15
	 */

	RCC -> APB1ENR |= (1 << SPI3_EN);
 8000398:	4b2f      	ldr	r3, [pc, #188]	; (8000458 <SPI3_Config+0xc4>)
 800039a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800039c:	4a2e      	ldr	r2, [pc, #184]	; (8000458 <SPI3_Config+0xc4>)
 800039e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80003a2:	6413      	str	r3, [r2, #64]	; 0x40
	SPI3 -> CR1 |= (DATA_FRAME_8_BIT << DFF) | (FULL_DUPLEX << RXONLY) | (0 << SSM) | (0 << SSI) | (MSB_FIRST << LSBFIRST);
 80003a4:	4b2d      	ldr	r3, [pc, #180]	; (800045c <SPI3_Config+0xc8>)
 80003a6:	4a2d      	ldr	r2, [pc, #180]	; (800045c <SPI3_Config+0xc8>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	6013      	str	r3, [r2, #0]
	SPI3 -> CR1 |= (1 << SPICPOL) | (1 << SPICPHA);
 80003ac:	4b2b      	ldr	r3, [pc, #172]	; (800045c <SPI3_Config+0xc8>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a2a      	ldr	r2, [pc, #168]	; (800045c <SPI3_Config+0xc8>)
 80003b2:	f043 0303 	orr.w	r3, r3, #3
 80003b6:	6013      	str	r3, [r2, #0]
	SPI3 -> CR1 |= (1 << SPE);
 80003b8:	4b28      	ldr	r3, [pc, #160]	; (800045c <SPI3_Config+0xc8>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a27      	ldr	r2, [pc, #156]	; (800045c <SPI3_Config+0xc8>)
 80003be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c2:	6013      	str	r3, [r2, #0]

	RCC -> AHB1ENR |= (1 << SPI3_PORT_EN);
 80003c4:	4b24      	ldr	r3, [pc, #144]	; (8000458 <SPI3_Config+0xc4>)
 80003c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c8:	4a23      	ldr	r2, [pc, #140]	; (8000458 <SPI3_Config+0xc4>)
 80003ca:	f043 0304 	orr.w	r3, r3, #4
 80003ce:	6313      	str	r3, [r2, #48]	; 0x30
	// SCK, MOSI, MISO pins config
	SPI3_PORT -> MODER |= (AFM << SPI3_MOSI_MODER) | (AFM << SPI3_MISO_MODER) | (AFM << SPI3_SCK_MODER);
 80003d0:	4b23      	ldr	r3, [pc, #140]	; (8000460 <SPI3_Config+0xcc>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a22      	ldr	r2, [pc, #136]	; (8000460 <SPI3_Config+0xcc>)
 80003d6:	f043 7328 	orr.w	r3, r3, #44040192	; 0x2a00000
 80003da:	6013      	str	r3, [r2, #0]
	SPI3_PORT -> OSPEEDR |= (VH_SPEED << SPI3_MOSI_SP) | (VH_SPEED << SPI3_MISO_OP) | (VH_SPEED << SPI3_SCK_OP);
 80003dc:	4b20      	ldr	r3, [pc, #128]	; (8000460 <SPI3_Config+0xcc>)
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	4a1f      	ldr	r2, [pc, #124]	; (8000460 <SPI3_Config+0xcc>)
 80003e2:	f043 737c 	orr.w	r3, r3, #66060288	; 0x3f00000
 80003e6:	6093      	str	r3, [r2, #8]
	SPI3_PORT -> IDR |= (1 << SPI3_MOSI) | (1 << SPI3_MISO) | (1 << SPI3_SCK);
 80003e8:	4b1d      	ldr	r3, [pc, #116]	; (8000460 <SPI3_Config+0xcc>)
 80003ea:	691b      	ldr	r3, [r3, #16]
 80003ec:	4a1c      	ldr	r2, [pc, #112]	; (8000460 <SPI3_Config+0xcc>)
 80003ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80003f2:	6113      	str	r3, [r2, #16]
	SPI3_PORT -> AFRH |= (SPIS_AF << SPI3_MOSI_AF) | (SPIS_AF << SPI3_MISO_AF) | (SPIS_AF << SPI3_SCK_AF);
 80003f4:	4b1a      	ldr	r3, [pc, #104]	; (8000460 <SPI3_Config+0xcc>)
 80003f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003f8:	4a19      	ldr	r2, [pc, #100]	; (8000460 <SPI3_Config+0xcc>)
 80003fa:	f443 23cc 	orr.w	r3, r3, #417792	; 0x66000
 80003fe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8000402:	6253      	str	r3, [r2, #36]	; 0x24
	//NSS pin config (Slaver Mode)
	RCC -> AHB1ENR |= (1 << GPIOA_EN);
 8000404:	4b14      	ldr	r3, [pc, #80]	; (8000458 <SPI3_Config+0xc4>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a13      	ldr	r2, [pc, #76]	; (8000458 <SPI3_Config+0xc4>)
 800040a:	f043 0301 	orr.w	r3, r3, #1
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA -> MODER |= (AFM << MODER15);
 8000410:	4b14      	ldr	r3, [pc, #80]	; (8000464 <SPI3_Config+0xd0>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a13      	ldr	r2, [pc, #76]	; (8000464 <SPI3_Config+0xd0>)
 8000416:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800041a:	6013      	str	r3, [r2, #0]
	GPIOA -> OSPEEDR |= (VH_SPEED << OSPEEDR15);
 800041c:	4b11      	ldr	r3, [pc, #68]	; (8000464 <SPI3_Config+0xd0>)
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	4a10      	ldr	r2, [pc, #64]	; (8000464 <SPI3_Config+0xd0>)
 8000422:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000426:	6093      	str	r3, [r2, #8]
	GPIOA -> OTYPER |= (OUTPUT_PP << OT15);
 8000428:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <SPI3_Config+0xd0>)
 800042a:	4a0e      	ldr	r2, [pc, #56]	; (8000464 <SPI3_Config+0xd0>)
 800042c:	685b      	ldr	r3, [r3, #4]
 800042e:	6053      	str	r3, [r2, #4]
	GPIOA -> PUPDR |= (PUP_N_PP << PUPDR15);
 8000430:	4b0c      	ldr	r3, [pc, #48]	; (8000464 <SPI3_Config+0xd0>)
 8000432:	4a0c      	ldr	r2, [pc, #48]	; (8000464 <SPI3_Config+0xd0>)
 8000434:	68db      	ldr	r3, [r3, #12]
 8000436:	60d3      	str	r3, [r2, #12]
	GPIOA -> IDR |= (0 << 15);
 8000438:	4b0a      	ldr	r3, [pc, #40]	; (8000464 <SPI3_Config+0xd0>)
 800043a:	4a0a      	ldr	r2, [pc, #40]	; (8000464 <SPI3_Config+0xd0>)
 800043c:	691b      	ldr	r3, [r3, #16]
 800043e:	6113      	str	r3, [r2, #16]
	GPIOA -> AFRH |= (SPIS_AF << AFRH15);
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <SPI3_Config+0xd0>)
 8000442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000444:	4a07      	ldr	r2, [pc, #28]	; (8000464 <SPI3_Config+0xd0>)
 8000446:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800044a:	6253      	str	r3, [r2, #36]	; 0x24
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	40023800 	.word	0x40023800
 800045c:	40003c00 	.word	0x40003c00
 8000460:	40020800 	.word	0x40020800
 8000464:	40020000 	.word	0x40020000

08000468 <SPI_CS_Enable>:
void SPI_Disable(SPI_TypeDef * SPIx)
{
	SPIx -> CR1 &= ~(1 << SPE);
}
void SPI_CS_Enable(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
	GPIO_Write(SPI_CS_PORT, SPI_CS_PIN, LOW);
 800046c:	2200      	movs	r2, #0
 800046e:	2104      	movs	r1, #4
 8000470:	4802      	ldr	r0, [pc, #8]	; (800047c <SPI_CS_Enable+0x14>)
 8000472:	f000 fae6 	bl	8000a42 <GPIO_Write>
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40020000 	.word	0x40020000

08000480 <SPI_CS_Disable>:
void SPI_CS_Disable(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
	GPIO_Write(SPI_CS_PORT, SPI_CS_PIN, HIGH);
 8000484:	2201      	movs	r2, #1
 8000486:	2104      	movs	r1, #4
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <SPI_CS_Disable+0x14>)
 800048a:	f000 fada 	bl	8000a42 <GPIO_Write>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40020000 	.word	0x40020000

08000498 <SPI_TransmitReceives>:
 * Hàm này dùng chỉ để mục đích test
 * SPI1 làm Master, SP3 làm Slaver
 * SPI1 sẽ truyền n kí tự (size) cho SPI3, SPI3 nhận n kí tự.
 */
void SPI_TransmitReceives(SPI_TypeDef * SPIx, SPI_TypeDef * SPIy ,uint8_t *tx_data, uint8_t *rx_data, uint8_t size)
{
 8000498:	b480      	push	{r7}
 800049a:	b087      	sub	sp, #28
 800049c:	af00      	add	r7, sp, #0
 800049e:	60f8      	str	r0, [r7, #12]
 80004a0:	60b9      	str	r1, [r7, #8]
 80004a2:	607a      	str	r2, [r7, #4]
 80004a4:	603b      	str	r3, [r7, #0]
	uint32_t timeout = 100000;
 80004a6:	4b3d      	ldr	r3, [pc, #244]	; (800059c <SPI_TransmitReceives+0x104>)
 80004a8:	617b      	str	r3, [r7, #20]
	uint8_t index = 0;
 80004aa:	2300      	movs	r3, #0
 80004ac:	74fb      	strb	r3, [r7, #19]
	for(index = 0; index < size;)
 80004ae:	2300      	movs	r3, #0
 80004b0:	74fb      	strb	r3, [r7, #19]
 80004b2:	e046      	b.n	8000542 <SPI_TransmitReceives+0xaa>
	{
		// Wait for TXE bit is set
		timeout = 100000;
 80004b4:	4b39      	ldr	r3, [pc, #228]	; (800059c <SPI_TransmitReceives+0x104>)
 80004b6:	617b      	str	r3, [r7, #20]
		while(timeout)
 80004b8:	e00b      	b.n	80004d2 <SPI_TransmitReceives+0x3a>
		{
			timeout--;
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	3b01      	subs	r3, #1
 80004be:	617b      	str	r3, [r7, #20]
			if((SPIx -> SR) & (1 << SPITXE))
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f003 0302 	and.w	r3, r3, #2
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d002      	beq.n	80004d2 <SPI_TransmitReceives+0x3a>
			{
				timeout = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	617b      	str	r3, [r7, #20]
				break;
 80004d0:	e002      	b.n	80004d8 <SPI_TransmitReceives+0x40>
		while(timeout)
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d1f0      	bne.n	80004ba <SPI_TransmitReceives+0x22>
			}
		}
		// Load the data into the Data Register
		SPIx -> DR = tx_data[index];
 80004d8:	7cfb      	ldrb	r3, [r7, #19]
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	4413      	add	r3, r2
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	461a      	mov	r2, r3
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	60da      	str	r2, [r3, #12]

		//Read data:
		// Wait for BSY bit is reset
		timeout = 100000;
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <SPI_TransmitReceives+0x104>)
 80004e8:	617b      	str	r3, [r7, #20]
		while(timeout)
 80004ea:	e00b      	b.n	8000504 <SPI_TransmitReceives+0x6c>
		{
			timeout--;
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	3b01      	subs	r3, #1
 80004f0:	617b      	str	r3, [r7, #20]
			if(!((SPIx -> SR) & (1 << BSY)))
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d102      	bne.n	8000504 <SPI_TransmitReceives+0x6c>
			{
				timeout = 0;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
				break;
 8000502:	e002      	b.n	800050a <SPI_TransmitReceives+0x72>
		while(timeout)
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d1f0      	bne.n	80004ec <SPI_TransmitReceives+0x54>
			}
		}
		// Wait for RXNE bit is set
		timeout = 10000;
 800050a:	f242 7310 	movw	r3, #10000	; 0x2710
 800050e:	617b      	str	r3, [r7, #20]
		while(((SPIy -> SR) & (1 << SPIRXNE)) != (1 << SPIRXNE))
 8000510:	e005      	b.n	800051e <SPI_TransmitReceives+0x86>
		{
			timeout--;
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	3b01      	subs	r3, #1
 8000516:	617b      	str	r3, [r7, #20]
			if(timeout == 0)break;
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d006      	beq.n	800052c <SPI_TransmitReceives+0x94>
		while(((SPIy -> SR) & (1 << SPIRXNE)) != (1 << SPIRXNE))
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	689b      	ldr	r3, [r3, #8]
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	2b01      	cmp	r3, #1
 8000528:	d1f3      	bne.n	8000512 <SPI_TransmitReceives+0x7a>
 800052a:	e000      	b.n	800052e <SPI_TransmitReceives+0x96>
			if(timeout == 0)break;
 800052c:	bf00      	nop
		}
		// Read the data from the Data Register
		rx_data[index] = SPIy -> DR;
 800052e:	68bb      	ldr	r3, [r7, #8]
 8000530:	68d9      	ldr	r1, [r3, #12]
 8000532:	7cfb      	ldrb	r3, [r7, #19]
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	4413      	add	r3, r2
 8000538:	b2ca      	uxtb	r2, r1
 800053a:	701a      	strb	r2, [r3, #0]
		index++;
 800053c:	7cfb      	ldrb	r3, [r7, #19]
 800053e:	3301      	adds	r3, #1
 8000540:	74fb      	strb	r3, [r7, #19]
	for(index = 0; index < size;)
 8000542:	7cfa      	ldrb	r2, [r7, #19]
 8000544:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000548:	429a      	cmp	r2, r3
 800054a:	d3b3      	bcc.n	80004b4 <SPI_TransmitReceives+0x1c>
	}
	// Wait for TXE bit is set
	timeout = 100000;
 800054c:	4b13      	ldr	r3, [pc, #76]	; (800059c <SPI_TransmitReceives+0x104>)
 800054e:	617b      	str	r3, [r7, #20]
	while(timeout--)
 8000550:	e008      	b.n	8000564 <SPI_TransmitReceives+0xcc>
	{
		if((SPIx -> SR) & (1 << SPITXE))
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	f003 0302 	and.w	r3, r3, #2
 800055a:	2b00      	cmp	r3, #0
 800055c:	d002      	beq.n	8000564 <SPI_TransmitReceives+0xcc>
		{
			timeout = 0;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
			break;
 8000562:	e004      	b.n	800056e <SPI_TransmitReceives+0xd6>
	while(timeout--)
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	1e5a      	subs	r2, r3, #1
 8000568:	617a      	str	r2, [r7, #20]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d1f1      	bne.n	8000552 <SPI_TransmitReceives+0xba>
		}
	}
	// Wait for BSY bit is reset
	timeout = 100000;
 800056e:	4b0b      	ldr	r3, [pc, #44]	; (800059c <SPI_TransmitReceives+0x104>)
 8000570:	617b      	str	r3, [r7, #20]
	while(timeout--)
 8000572:	e005      	b.n	8000580 <SPI_TransmitReceives+0xe8>
	{
		if(!((SPIx -> SR) & (1 << BSY)))
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800057c:	2b00      	cmp	r3, #0
 800057e:	d005      	beq.n	800058c <SPI_TransmitReceives+0xf4>
	while(timeout--)
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	1e5a      	subs	r2, r3, #1
 8000584:	617a      	str	r2, [r7, #20]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d1f4      	bne.n	8000574 <SPI_TransmitReceives+0xdc>
		{
			break;
		}
	}
}
 800058a:	e000      	b.n	800058e <SPI_TransmitReceives+0xf6>
			break;
 800058c:	bf00      	nop
}
 800058e:	bf00      	nop
 8000590:	371c      	adds	r7, #28
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	000186a0 	.word	0x000186a0

080005a0 <__NVIC_EnableIRQ>:
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	db0b      	blt.n	80005ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	f003 021f 	and.w	r2, r3, #31
 80005b8:	4907      	ldr	r1, [pc, #28]	; (80005d8 <__NVIC_EnableIRQ+0x38>)
 80005ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005be:	095b      	lsrs	r3, r3, #5
 80005c0:	2001      	movs	r0, #1
 80005c2:	fa00 f202 	lsl.w	r2, r0, r2
 80005c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000e100 	.word	0xe000e100

080005dc <__NVIC_SetPriority>:
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db0a      	blt.n	8000606 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	b2da      	uxtb	r2, r3
 80005f4:	490c      	ldr	r1, [pc, #48]	; (8000628 <__NVIC_SetPriority+0x4c>)
 80005f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fa:	0112      	lsls	r2, r2, #4
 80005fc:	b2d2      	uxtb	r2, r2
 80005fe:	440b      	add	r3, r1
 8000600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000604:	e00a      	b.n	800061c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	b2da      	uxtb	r2, r3
 800060a:	4908      	ldr	r1, [pc, #32]	; (800062c <__NVIC_SetPriority+0x50>)
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	3b04      	subs	r3, #4
 8000614:	0112      	lsls	r2, r2, #4
 8000616:	b2d2      	uxtb	r2, r2
 8000618:	440b      	add	r3, r1
 800061a:	761a      	strb	r2, [r3, #24]
}
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000e100 	.word	0xe000e100
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_EnableIRQ>:
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	2b00      	cmp	r3, #0
 8000640:	db0b      	blt.n	800065a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	f003 021f 	and.w	r2, r3, #31
 8000648:	4907      	ldr	r1, [pc, #28]	; (8000668 <__NVIC_EnableIRQ+0x38>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	2001      	movs	r0, #1
 8000652:	fa00 f202 	lsl.w	r2, r0, r2
 8000656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000e100 	.word	0xe000e100

0800066c <__NVIC_SetPriority>:
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	6039      	str	r1, [r7, #0]
 8000676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	2b00      	cmp	r3, #0
 800067e:	db0a      	blt.n	8000696 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	490c      	ldr	r1, [pc, #48]	; (80006b8 <__NVIC_SetPriority+0x4c>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	0112      	lsls	r2, r2, #4
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	440b      	add	r3, r1
 8000690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000694:	e00a      	b.n	80006ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4908      	ldr	r1, [pc, #32]	; (80006bc <__NVIC_SetPriority+0x50>)
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f003 030f 	and.w	r3, r3, #15
 80006a2:	3b04      	subs	r3, #4
 80006a4:	0112      	lsls	r2, r2, #4
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	440b      	add	r3, r1
 80006aa:	761a      	strb	r2, [r3, #24]
}
 80006ac:	bf00      	nop
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <EXTI0_IRQHandler>:
//  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
//#endif

#include "main.h"
void EXTI0_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	if(EXTI -> PR & (1 << PR0))
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <EXTI0_IRQHandler+0x50>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	f003 0301 	and.w	r3, r3, #1
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d01d      	beq.n	800070c <EXTI0_IRQHandler+0x4c>
	{
		EXTI -> PR &= ~(0 << PR0);
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <EXTI0_IRQHandler+0x50>)
 80006d2:	4a0f      	ldr	r2, [pc, #60]	; (8000710 <EXTI0_IRQHandler+0x50>)
 80006d4:	695b      	ldr	r3, [r3, #20]
 80006d6:	6153      	str	r3, [r2, #20]
		if(GPIO_Read(BTN_Port, BTN_Pin))
 80006d8:	2100      	movs	r1, #0
 80006da:	480e      	ldr	r0, [pc, #56]	; (8000714 <EXTI0_IRQHandler+0x54>)
 80006dc:	f000 f996 	bl	8000a0c <GPIO_Read>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d009      	beq.n	80006fa <EXTI0_IRQHandler+0x3a>
		{
			GPIO_Write(LED4_Port, LED4_Pin, HIGH);
 80006e6:	2201      	movs	r2, #1
 80006e8:	210c      	movs	r1, #12
 80006ea:	480b      	ldr	r0, [pc, #44]	; (8000718 <EXTI0_IRQHandler+0x58>)
 80006ec:	f000 f9a9 	bl	8000a42 <GPIO_Write>
			UART2_Writes("LED 3: BAT\n", 11);
 80006f0:	210b      	movs	r1, #11
 80006f2:	480a      	ldr	r0, [pc, #40]	; (800071c <EXTI0_IRQHandler+0x5c>)
 80006f4:	f000 fa6e 	bl	8000bd4 <UART2_Writes>
		{
			GPIO_Write(LED4_Port, LED4_Pin, LOW);
			UART2_Writes("LED 3: TAT\n", 11);
		}
	}
}
 80006f8:	e008      	b.n	800070c <EXTI0_IRQHandler+0x4c>
			GPIO_Write(LED4_Port, LED4_Pin, LOW);
 80006fa:	2200      	movs	r2, #0
 80006fc:	210c      	movs	r1, #12
 80006fe:	4806      	ldr	r0, [pc, #24]	; (8000718 <EXTI0_IRQHandler+0x58>)
 8000700:	f000 f99f 	bl	8000a42 <GPIO_Write>
			UART2_Writes("LED 3: TAT\n", 11);
 8000704:	210b      	movs	r1, #11
 8000706:	4806      	ldr	r0, [pc, #24]	; (8000720 <EXTI0_IRQHandler+0x60>)
 8000708:	f000 fa64 	bl	8000bd4 <UART2_Writes>
}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40013c00 	.word	0x40013c00
 8000714:	40020000 	.word	0x40020000
 8000718:	40020c00 	.word	0x40020c00
 800071c:	08000ef0 	.word	0x08000ef0
 8000720:	08000efc 	.word	0x08000efc

08000724 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	TIM7 -> SR &= (0 << UIF);
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <TIM7_IRQHandler+0x24>)
 800072a:	691b      	ldr	r3, [r3, #16]
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <TIM7_IRQHandler+0x24>)
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
	TIM7 -> CNT = 64535;
 8000732:	4b05      	ldr	r3, [pc, #20]	; (8000748 <TIM7_IRQHandler+0x24>)
 8000734:	f64f 4217 	movw	r2, #64535	; 0xfc17
 8000738:	625a      	str	r2, [r3, #36]	; 0x24
	GPIO_Toggle(LED5_Port, LED5_Pin);
 800073a:	210e      	movs	r1, #14
 800073c:	4803      	ldr	r0, [pc, #12]	; (800074c <TIM7_IRQHandler+0x28>)
 800073e:	f000 f9b4 	bl	8000aaa <GPIO_Toggle>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40001400 	.word	0x40001400
 800074c:	40020c00 	.word	0x40020c00

08000750 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	if(USART2 -> SR & (1 << RXNE))
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <USART2_IRQHandler+0x18>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f003 0320 	and.w	r3, r3, #32
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <USART2_IRQHandler+0x14>
	{
		USART2_RX_Interrupt();
 8000760:	f000 fb0c 	bl	8000d7c <USART2_RX_Interrupt>
	}
}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40004400 	.word	0x40004400

0800076c <Hardware_Config>:
	}
}


void Hardware_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	SysClock_Config();
 8000770:	f000 fb64 	bl	8000e3c <SysClock_Config>
	GPIO_Config();
 8000774:	f000 fad0 	bl	8000d18 <GPIO_Config>
	Interrupt_Config();
 8000778:	f000 f91a 	bl	80009b0 <Interrupt_Config>
	TIM6_Config();
 800077c:	f000 fa54 	bl	8000c28 <TIM6_Config>
	TIM7_Config();
 8000780:	f000 fa74 	bl	8000c6c <TIM7_Config>
	UART2_Config();
 8000784:	f000 f9b0 	bl	8000ae8 <UART2_Config>
	ADC1_Config();
 8000788:	f000 f8c6 	bl	8000918 <_etext>
	SPI1_Config();
 800078c:	f7ff fdb0 	bl	80002f0 <SPI1_Config>
	SPI3_Config();
 8000790:	f7ff fe00 	bl	8000394 <SPI3_Config>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <main>:
 */
uint8_t adc_value[2];
uint8_t data[5] = {1, 2, 3, 4, 5};
uint8_t datarv[5];
int main(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af02      	add	r7, sp, #8
	Hardware_Config();
 800079e:	f7ff ffe5 	bl	800076c <Hardware_Config>
	TIM6_Delay_ms(200);
 80007a2:	20c8      	movs	r0, #200	; 0xc8
 80007a4:	f000 faa6 	bl	8000cf4 <TIM6_Delay_ms>
	for(;;)
	{
		SPI_CS_Enable();
 80007a8:	f7ff fe5e 	bl	8000468 <SPI_CS_Enable>
		SPI_TransmitReceives(SPI1, SPI3, data, datarv, 4);
 80007ac:	2304      	movs	r3, #4
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	4b15      	ldr	r3, [pc, #84]	; (8000808 <main+0x70>)
 80007b2:	4a16      	ldr	r2, [pc, #88]	; (800080c <main+0x74>)
 80007b4:	4916      	ldr	r1, [pc, #88]	; (8000810 <main+0x78>)
 80007b6:	4817      	ldr	r0, [pc, #92]	; (8000814 <main+0x7c>)
 80007b8:	f7ff fe6e 	bl	8000498 <SPI_TransmitReceives>
		SPI_CS_Disable();
 80007bc:	f7ff fe60 	bl	8000480 <SPI_CS_Disable>
		data[0]++;
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <main+0x74>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	4b10      	ldr	r3, [pc, #64]	; (800080c <main+0x74>)
 80007ca:	701a      	strb	r2, [r3, #0]
		data[2]++;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <main+0x74>)
 80007ce:	789b      	ldrb	r3, [r3, #2]
 80007d0:	3301      	adds	r3, #1
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	4b0d      	ldr	r3, [pc, #52]	; (800080c <main+0x74>)
 80007d6:	709a      	strb	r2, [r3, #2]
		GPIO_Toggle(LED3_Port, LED3_Pin);
 80007d8:	210d      	movs	r1, #13
 80007da:	480f      	ldr	r0, [pc, #60]	; (8000818 <main+0x80>)
 80007dc:	f000 f965 	bl	8000aaa <GPIO_Toggle>
		adc_value[0] = ADC1_GetValue(1);
 80007e0:	2001      	movs	r0, #1
 80007e2:	f7ff fd21 	bl	8000228 <ADC1_GetValue>
 80007e6:	4603      	mov	r3, r0
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <main+0x84>)
 80007ec:	701a      	strb	r2, [r3, #0]
		adc_value[1] = ADC1_GetValue(2);
 80007ee:	2002      	movs	r0, #2
 80007f0:	f7ff fd1a 	bl	8000228 <ADC1_GetValue>
 80007f4:	4603      	mov	r3, r0
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <main+0x84>)
 80007fa:	705a      	strb	r2, [r3, #1]
		TIM6_Delay_ms(1000);
 80007fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000800:	f000 fa78 	bl	8000cf4 <TIM6_Delay_ms>
		SPI_CS_Enable();
 8000804:	e7d0      	b.n	80007a8 <main+0x10>
 8000806:	bf00      	nop
 8000808:	20000028 	.word	0x20000028
 800080c:	20000000 	.word	0x20000000
 8000810:	40003c00 	.word	0x40003c00
 8000814:	40013000 	.word	0x40013000
 8000818:	40020c00 	.word	0x40020c00
 800081c:	20000030 	.word	0x20000030

08000820 <Reset_Handler>:
 8000820:	480d      	ldr	r0, [pc, #52]	; (8000858 <LoopForever+0x2>)
 8000822:	4685      	mov	sp, r0
 8000824:	480d      	ldr	r0, [pc, #52]	; (800085c <LoopForever+0x6>)
 8000826:	490e      	ldr	r1, [pc, #56]	; (8000860 <LoopForever+0xa>)
 8000828:	4a0e      	ldr	r2, [pc, #56]	; (8000864 <LoopForever+0xe>)
 800082a:	2300      	movs	r3, #0
 800082c:	e002      	b.n	8000834 <LoopCopyDataInit>

0800082e <CopyDataInit>:
 800082e:	58d4      	ldr	r4, [r2, r3]
 8000830:	50c4      	str	r4, [r0, r3]
 8000832:	3304      	adds	r3, #4

08000834 <LoopCopyDataInit>:
 8000834:	18c4      	adds	r4, r0, r3
 8000836:	428c      	cmp	r4, r1
 8000838:	d3f9      	bcc.n	800082e <CopyDataInit>
 800083a:	4a0b      	ldr	r2, [pc, #44]	; (8000868 <LoopForever+0x12>)
 800083c:	4c0b      	ldr	r4, [pc, #44]	; (800086c <LoopForever+0x16>)
 800083e:	2300      	movs	r3, #0
 8000840:	e001      	b.n	8000846 <LoopFillZerobss>

08000842 <FillZerobss>:
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	3204      	adds	r2, #4

08000846 <LoopFillZerobss>:
 8000846:	42a2      	cmp	r2, r4
 8000848:	d3fb      	bcc.n	8000842 <FillZerobss>
 800084a:	f3af 8000 	nop.w
 800084e:	f000 f811 	bl	8000874 <__libc_init_array>
 8000852:	f7ff ffa1 	bl	8000798 <main>

08000856 <LoopForever>:
 8000856:	e7fe      	b.n	8000856 <LoopForever>
 8000858:	20020000 	.word	0x20020000
 800085c:	20000000 	.word	0x20000000
 8000860:	20000008 	.word	0x20000008
 8000864:	08000f10 	.word	0x08000f10
 8000868:	20000008 	.word	0x20000008
 800086c:	20000098 	.word	0x20000098

08000870 <ADC_IRQHandler>:
 8000870:	e7fe      	b.n	8000870 <ADC_IRQHandler>
	...

08000874 <__libc_init_array>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	4e0d      	ldr	r6, [pc, #52]	; (80008ac <__libc_init_array+0x38>)
 8000878:	4c0d      	ldr	r4, [pc, #52]	; (80008b0 <__libc_init_array+0x3c>)
 800087a:	1ba4      	subs	r4, r4, r6
 800087c:	10a4      	asrs	r4, r4, #2
 800087e:	2500      	movs	r5, #0
 8000880:	42a5      	cmp	r5, r4
 8000882:	d109      	bne.n	8000898 <__libc_init_array+0x24>
 8000884:	4e0b      	ldr	r6, [pc, #44]	; (80008b4 <__libc_init_array+0x40>)
 8000886:	4c0c      	ldr	r4, [pc, #48]	; (80008b8 <__libc_init_array+0x44>)
 8000888:	f000 f83a 	bl	8000900 <_init>
 800088c:	1ba4      	subs	r4, r4, r6
 800088e:	10a4      	asrs	r4, r4, #2
 8000890:	2500      	movs	r5, #0
 8000892:	42a5      	cmp	r5, r4
 8000894:	d105      	bne.n	80008a2 <__libc_init_array+0x2e>
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800089c:	4798      	blx	r3
 800089e:	3501      	adds	r5, #1
 80008a0:	e7ee      	b.n	8000880 <__libc_init_array+0xc>
 80008a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008a6:	4798      	blx	r3
 80008a8:	3501      	adds	r5, #1
 80008aa:	e7f2      	b.n	8000892 <__libc_init_array+0x1e>
 80008ac:	08000f08 	.word	0x08000f08
 80008b0:	08000f08 	.word	0x08000f08
 80008b4:	08000f08 	.word	0x08000f08
 80008b8:	08000f0c 	.word	0x08000f0c

080008bc <memset>:
 80008bc:	4402      	add	r2, r0
 80008be:	4603      	mov	r3, r0
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d100      	bne.n	80008c6 <memset+0xa>
 80008c4:	4770      	bx	lr
 80008c6:	f803 1b01 	strb.w	r1, [r3], #1
 80008ca:	e7f9      	b.n	80008c0 <memset+0x4>

080008cc <strstr>:
 80008cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ce:	7803      	ldrb	r3, [r0, #0]
 80008d0:	b17b      	cbz	r3, 80008f2 <strstr+0x26>
 80008d2:	4604      	mov	r4, r0
 80008d4:	7823      	ldrb	r3, [r4, #0]
 80008d6:	4620      	mov	r0, r4
 80008d8:	1c66      	adds	r6, r4, #1
 80008da:	b17b      	cbz	r3, 80008fc <strstr+0x30>
 80008dc:	1e4a      	subs	r2, r1, #1
 80008de:	1e63      	subs	r3, r4, #1
 80008e0:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80008e4:	b14d      	cbz	r5, 80008fa <strstr+0x2e>
 80008e6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80008ea:	42af      	cmp	r7, r5
 80008ec:	4634      	mov	r4, r6
 80008ee:	d0f7      	beq.n	80008e0 <strstr+0x14>
 80008f0:	e7f0      	b.n	80008d4 <strstr+0x8>
 80008f2:	780b      	ldrb	r3, [r1, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	bf18      	it	ne
 80008f8:	2000      	movne	r0, #0
 80008fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008fc:	4618      	mov	r0, r3
 80008fe:	e7fc      	b.n	80008fa <strstr+0x2e>

08000900 <_init>:
 8000900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000902:	bf00      	nop
 8000904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000906:	bc08      	pop	{r3}
 8000908:	469e      	mov	lr, r3
 800090a:	4770      	bx	lr

0800090c <_fini>:
 800090c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800090e:	bf00      	nop
 8000910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000912:	bc08      	pop	{r3}
 8000914:	469e      	mov	lr, r3
 8000916:	4770      	bx	lr

Disassembly of section .sec.:

08000918 <ADC1_Config>:
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
	RCC -> APB2ENR |= (1 << ADC1_EN);
 800091c:	4b20      	ldr	r3, [pc, #128]	; (80009a0 <_etext+0x88>)
 800091e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000920:	4a1f      	ldr	r2, [pc, #124]	; (80009a0 <_etext+0x88>)
 8000922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000926:	6453      	str	r3, [r2, #68]	; 0x44
	RCC -> AHB1ENR |= (1 << GPIOA_EN);
 8000928:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <_etext+0x88>)
 800092a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092c:	4a1c      	ldr	r2, [pc, #112]	; (80009a0 <_etext+0x88>)
 800092e:	f043 0301 	orr.w	r3, r3, #1
 8000932:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA -> MODER |= (ANL << MODER2) |(ANL << MODER1);
 8000934:	4b1b      	ldr	r3, [pc, #108]	; (80009a4 <_etext+0x8c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a1a      	ldr	r2, [pc, #104]	; (80009a4 <_etext+0x8c>)
 800093a:	f043 033c 	orr.w	r3, r3, #60	; 0x3c
 800093e:	6013      	str	r3, [r2, #0]
	ADC -> CCR |= (PCKL2_DIV_2 << ADCPRE);
 8000940:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <_etext+0x90>)
 8000942:	4a19      	ldr	r2, [pc, #100]	; (80009a8 <_etext+0x90>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	6053      	str	r3, [r2, #4]
	ADC1 -> CR1 |= (1 << SCAN) | (ADC_12_BIT << RES); // Scan mode + 12 bit ADC restion
 8000948:	4b18      	ldr	r3, [pc, #96]	; (80009ac <_etext+0x94>)
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	4a17      	ldr	r2, [pc, #92]	; (80009ac <_etext+0x94>)
 800094e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000952:	6053      	str	r3, [r2, #4]
	ADC1 -> CR2 = (1 << CONT);
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <_etext+0x94>)
 8000956:	2202      	movs	r2, #2
 8000958:	609a      	str	r2, [r3, #8]
	ADC1 -> CR2 |= (1 << EOCS); //
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <_etext+0x94>)
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	4a13      	ldr	r2, [pc, #76]	; (80009ac <_etext+0x94>)
 8000960:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000964:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 &= ~(1 << ALIGN);
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <_etext+0x94>)
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	4a10      	ldr	r2, [pc, #64]	; (80009ac <_etext+0x94>)
 800096c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000970:	6093      	str	r3, [r2, #8]
	ADC1 -> SMPR2 |= (SAMPLE_15CYC << SMP2) | (SAMPLE_15CYC << SMP1);
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <_etext+0x94>)
 8000974:	691b      	ldr	r3, [r3, #16]
 8000976:	4a0d      	ldr	r2, [pc, #52]	; (80009ac <_etext+0x94>)
 8000978:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 800097c:	6113      	str	r3, [r2, #16]
	ADC1 -> SQR1 |= (1 << L);
 800097e:	4b0b      	ldr	r3, [pc, #44]	; (80009ac <_etext+0x94>)
 8000980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000982:	4a0a      	ldr	r2, [pc, #40]	; (80009ac <_etext+0x94>)
 8000984:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000988:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1 -> CR2 |= (1 << ADON);
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <_etext+0x94>)
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	4a07      	ldr	r2, [pc, #28]	; (80009ac <_etext+0x94>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6093      	str	r3, [r2, #8]
}
 8000996:	bf00      	nop
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40012300 	.word	0x40012300
 80009ac:	40012000 	.word	0x40012000

080009b0 <Interrupt_Config>:
#define LOW		0

#ifdef STM32F407DEF_H_

void Interrupt_Config(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	RCC -> APB2ENR |= (1 << SYSCFG_EN); 	// Enable SYSCNFG Clock
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <Interrupt_Config+0x50>)
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	4a11      	ldr	r2, [pc, #68]	; (8000a00 <Interrupt_Config+0x50>)
 80009ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009be:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG -> EXTICR[0] &= 0x0;				// PORT A: Interrupt
 80009c0:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <Interrupt_Config+0x54>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <Interrupt_Config+0x54>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
	EXTI -> IMR	 |= (1 << MR0);
 80009ca:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <Interrupt_Config+0x58>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a0e      	ldr	r2, [pc, #56]	; (8000a08 <Interrupt_Config+0x58>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6013      	str	r3, [r2, #0]
	EXTI -> RTSR |= (1 << TRIG0);
 80009d6:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <Interrupt_Config+0x58>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	4a0b      	ldr	r2, [pc, #44]	; (8000a08 <Interrupt_Config+0x58>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	6093      	str	r3, [r2, #8]
	EXTI -> FTSR |= (1 << TRIG0);
 80009e2:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <Interrupt_Config+0x58>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	4a08      	ldr	r2, [pc, #32]	; (8000a08 <Interrupt_Config+0x58>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(EXTI0_IRQn, 1);
 80009ee:	2101      	movs	r1, #1
 80009f0:	2006      	movs	r0, #6
 80009f2:	f7ff fc53 	bl	800029c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 80009f6:	2006      	movs	r0, #6
 80009f8:	f7ff fc32 	bl	8000260 <__NVIC_EnableIRQ>
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40023800 	.word	0x40023800
 8000a04:	40013800 	.word	0x40013800
 8000a08:	40013c00 	.word	0x40013c00

08000a0c <GPIO_Read>:

uint8_t GPIO_Read(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	807b      	strh	r3, [r7, #2]
	uint8_t GPIO_Pin_State;
	if(GPIO_Port -> IDR & (1 << GPIO_Pin))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	691b      	ldr	r3, [r3, #16]
 8000a1c:	887a      	ldrh	r2, [r7, #2]
 8000a1e:	2101      	movs	r1, #1
 8000a20:	fa01 f202 	lsl.w	r2, r1, r2
 8000a24:	4013      	ands	r3, r2
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <GPIO_Read+0x24>
	{
		GPIO_Pin_State = HIGH;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e001      	b.n	8000a34 <GPIO_Read+0x28>
	}
	else
	{
		GPIO_Pin_State = LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	73fb      	strb	r3, [r7, #15]
	}
	return GPIO_Pin_State;
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3714      	adds	r7, #20
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <GPIO_Write>:

void GPIO_Write(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin, uint8_t GPIO_Pin_State)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	807b      	strh	r3, [r7, #2]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	707b      	strb	r3, [r7, #1]
	switch(GPIO_Pin_State)
 8000a52:	787b      	ldrb	r3, [r7, #1]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <GPIO_Write+0x1c>
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d00b      	beq.n	8000a74 <GPIO_Write+0x32>
 8000a5c:	e014      	b.n	8000a88 <GPIO_Write+0x46>
	{
	case LOW:
		GPIO_Port -> BSRR |= ((1 << GPIO_Pin) << 16);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	887a      	ldrh	r2, [r7, #2]
 8000a64:	2101      	movs	r1, #1
 8000a66:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6a:	0412      	lsls	r2, r2, #16
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	619a      	str	r2, [r3, #24]
		break;
 8000a72:	e014      	b.n	8000a9e <GPIO_Write+0x5c>
	case HIGH:
		GPIO_Port -> BSRR |= (1 << GPIO_Pin);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	887a      	ldrh	r2, [r7, #2]
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	619a      	str	r2, [r3, #24]
		break;
 8000a86:	e00a      	b.n	8000a9e <GPIO_Write+0x5c>
	default:
		GPIO_Port -> BSRR |= ((1 << GPIO_Pin) << 16);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	887a      	ldrh	r2, [r7, #2]
 8000a8e:	2101      	movs	r1, #1
 8000a90:	fa01 f202 	lsl.w	r2, r1, r2
 8000a94:	0412      	lsls	r2, r2, #16
 8000a96:	431a      	orrs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	619a      	str	r2, [r3, #24]
		break;
 8000a9c:	bf00      	nop
	}
}
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <GPIO_Toggle>:
void GPIO_Toggle(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b082      	sub	sp, #8
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	460b      	mov	r3, r1
 8000ab4:	807b      	strh	r3, [r7, #2]
	if(GPIO_Read(GPIO_Port, GPIO_Pin))
 8000ab6:	887b      	ldrh	r3, [r7, #2]
 8000ab8:	4619      	mov	r1, r3
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ffa6 	bl	8000a0c <GPIO_Read>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d006      	beq.n	8000ad4 <GPIO_Toggle+0x2a>
	{
		GPIO_Write(GPIO_Port, GPIO_Pin, LOW);
 8000ac6:	887b      	ldrh	r3, [r7, #2]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	4619      	mov	r1, r3
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff ffb8 	bl	8000a42 <GPIO_Write>
	}
	else
	{
		GPIO_Write(GPIO_Port, GPIO_Pin, HIGH);
	}
}
 8000ad2:	e005      	b.n	8000ae0 <GPIO_Toggle+0x36>
		GPIO_Write(GPIO_Port, GPIO_Pin, HIGH);
 8000ad4:	887b      	ldrh	r3, [r7, #2]
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f7ff ffb1 	bl	8000a42 <GPIO_Write>
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <UART2_Config>:
 */

#include "UART.h"

void UART2_Config(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= (1 << UART2_EN);
 8000aec:	4b2a      	ldr	r3, [pc, #168]	; (8000b98 <UART2_Config+0xb0>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af0:	4a29      	ldr	r2, [pc, #164]	; (8000b98 <UART2_Config+0xb0>)
 8000af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af6:	6413      	str	r3, [r2, #64]	; 0x40
	 * Alternate function mode
	 * High Speed
	 * PA3 (ARFL3) => UART mode (AF7)
	 * PA2 (ARFL2) => UART mode (AF7)
	 */
	RCC -> AHB1ENR |= (1 << GPIOA_EN);
 8000af8:	4b27      	ldr	r3, [pc, #156]	; (8000b98 <UART2_Config+0xb0>)
 8000afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afc:	4a26      	ldr	r2, [pc, #152]	; (8000b98 <UART2_Config+0xb0>)
 8000afe:	f043 0301 	orr.w	r3, r3, #1
 8000b02:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA -> MODER |= (AFM << MODER2) | (AFM << MODER3);
 8000b04:	4b25      	ldr	r3, [pc, #148]	; (8000b9c <UART2_Config+0xb4>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a24      	ldr	r2, [pc, #144]	; (8000b9c <UART2_Config+0xb4>)
 8000b0a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000b0e:	6013      	str	r3, [r2, #0]
	GPIOA -> OSPEEDR |= (H_SPEED << OSPEEDR2) | (H_SPEED << OSPEEDR3);
 8000b10:	4b22      	ldr	r3, [pc, #136]	; (8000b9c <UART2_Config+0xb4>)
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	4a21      	ldr	r2, [pc, #132]	; (8000b9c <UART2_Config+0xb4>)
 8000b16:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000b1a:	6093      	str	r3, [r2, #8]
	GPIOA -> AFRL |= (AF7 << AFRL2) | (AF7 << AFRL3);
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	; (8000b9c <UART2_Config+0xb4>)
 8000b1e:	6a1b      	ldr	r3, [r3, #32]
 8000b20:	4a1e      	ldr	r2, [pc, #120]	; (8000b9c <UART2_Config+0xb4>)
 8000b22:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000b26:	6213      	str	r3, [r2, #32]

	/*
	 * USART2 Enable
	 * 1 Start bit, 8 Data bit, 1 Stop bit
	 */
	USART2 -> CR1 |= 0x00;
 8000b28:	4b1d      	ldr	r3, [pc, #116]	; (8000ba0 <UART2_Config+0xb8>)
 8000b2a:	4a1d      	ldr	r2, [pc, #116]	; (8000ba0 <UART2_Config+0xb8>)
 8000b2c:	68db      	ldr	r3, [r3, #12]
 8000b2e:	60d3      	str	r3, [r2, #12]
	USART2 -> CR1 |= (1 << UE);
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <UART2_Config+0xb8>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a1a      	ldr	r2, [pc, #104]	; (8000ba0 <UART2_Config+0xb8>)
 8000b36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b3a:	60d3      	str	r3, [r2, #12]
	USART2 -> CR1 |= (DATA_BIT_8 << M);
 8000b3c:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <UART2_Config+0xb8>)
 8000b3e:	4a18      	ldr	r2, [pc, #96]	; (8000ba0 <UART2_Config+0xb8>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	60d3      	str	r3, [r2, #12]
	USART2 -> CR2 |= (STOP_BIT_1 << UART_STOP);
 8000b44:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <UART2_Config+0xb8>)
 8000b46:	4a16      	ldr	r2, [pc, #88]	; (8000ba0 <UART2_Config+0xb8>)
 8000b48:	691b      	ldr	r3, [r3, #16]
 8000b4a:	6113      	str	r3, [r2, #16]
	 * How to derive USARTDIV from USART_BRR register values when OVER8=1:
	 * USARTDIV = Fck / (8 * 115200) = 27.13 => 27 & 0.13
	 * DIV_Mantissa = 27
	 * 0.13 * 8, the nearest real number is 1 => DIV_Fraction = 1.
	 */
	USART2 -> CR1 |= (1 << OVER8);
 8000b4c:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <UART2_Config+0xb8>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	4a13      	ldr	r2, [pc, #76]	; (8000ba0 <UART2_Config+0xb8>)
 8000b52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b56:	60d3      	str	r3, [r2, #12]
	USART2 -> BRR = 0x0000;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <UART2_Config+0xb8>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
	USART2 -> BRR |= (1 << 0) | (27 << 4);
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <UART2_Config+0xb8>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	4a0f      	ldr	r2, [pc, #60]	; (8000ba0 <UART2_Config+0xb8>)
 8000b64:	f443 73d8 	orr.w	r3, r3, #432	; 0x1b0
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6093      	str	r3, [r2, #8]
	/*
	 * UART2:
	 * Transmitter and receiver Enable.
	 * Receiver interrupt Enable
	 */
	USART2 -> CR1 |= (1 << RE) | (1 << TE);
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <UART2_Config+0xb8>)
 8000b70:	68db      	ldr	r3, [r3, #12]
 8000b72:	4a0b      	ldr	r2, [pc, #44]	; (8000ba0 <UART2_Config+0xb8>)
 8000b74:	f043 030c 	orr.w	r3, r3, #12
 8000b78:	60d3      	str	r3, [r2, #12]
	USART2 -> CR1 |= (1 << RXNEIE); // RXNE interrup enable
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <UART2_Config+0xb8>)
 8000b7c:	68db      	ldr	r3, [r3, #12]
 8000b7e:	4a08      	ldr	r2, [pc, #32]	; (8000ba0 <UART2_Config+0xb8>)
 8000b80:	f043 0320 	orr.w	r3, r3, #32
 8000b84:	60d3      	str	r3, [r2, #12]
	/*
	 * NVIC set enable Interrupt
	 */
	NVIC_SetPriority(USART2_IRQn, 2);
 8000b86:	2102      	movs	r1, #2
 8000b88:	2026      	movs	r0, #38	; 0x26
 8000b8a:	f7ff fd27 	bl	80005dc <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8000b8e:	2026      	movs	r0, #38	; 0x26
 8000b90:	f7ff fd06 	bl	80005a0 <__NVIC_EnableIRQ>
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	40020000 	.word	0x40020000
 8000ba0:	40004400 	.word	0x40004400

08000ba4 <UART2_SendChar>:

void UART2_SendChar(char chr)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
	USART2 -> DR = chr;
 8000bae:	4a08      	ldr	r2, [pc, #32]	; (8000bd0 <UART2_SendChar+0x2c>)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	6053      	str	r3, [r2, #4]
	while (!(USART2 -> SR & (1 << TC)));
 8000bb4:	bf00      	nop
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <UART2_SendChar+0x2c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d0f9      	beq.n	8000bb6 <UART2_SendChar+0x12>
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	40004400 	.word	0x40004400

08000bd4 <UART2_Writes>:
void UART2_Writes(char *string, uint16_t size)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
	uint16_t index = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	81fb      	strh	r3, [r7, #14]
	while(index < size)
 8000be4:	e009      	b.n	8000bfa <UART2_Writes+0x26>
	{
		UART2_SendChar(string[index]);
 8000be6:	89fb      	ldrh	r3, [r7, #14]
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	4413      	add	r3, r2
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ffd8 	bl	8000ba4 <UART2_SendChar>
		index++;
 8000bf4:	89fb      	ldrh	r3, [r7, #14]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	81fb      	strh	r3, [r7, #14]
	while(index < size)
 8000bfa:	89fa      	ldrh	r2, [r7, #14]
 8000bfc:	887b      	ldrh	r3, [r7, #2]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d3f1      	bcc.n	8000be6 <UART2_Writes+0x12>
	}
}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <UART2_ReadChar>:
char UART2_ReadChar(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	b083      	sub	sp, #12
 8000c0e:	af00      	add	r7, sp, #0
	char chr;
	chr = USART2 -> DR;
 8000c10:	4b04      	ldr	r3, [pc, #16]	; (8000c24 <UART2_ReadChar+0x1a>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	71fb      	strb	r3, [r7, #7]
	return (chr);
 8000c16:	79fb      	ldrb	r3, [r7, #7]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	40004400 	.word	0x40004400

08000c28 <TIM6_Config>:
#include "timer.h"

#ifdef STM32F407DEF_H_

void TIM6_Config(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	 * APB1 Timer clocks: 50Mhz
	 * Enable Timer 6
	 * Timer Prescale: 50Mhz/50 ~ 1us
	 * Counter Enable
	 */
	RCC -> APB1ENR |= (1 << TIM6_EN);
 8000c2c:	4b0d      	ldr	r3, [pc, #52]	; (8000c64 <TIM6_Config+0x3c>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c30:	4a0c      	ldr	r2, [pc, #48]	; (8000c64 <TIM6_Config+0x3c>)
 8000c32:	f043 0310 	orr.w	r3, r3, #16
 8000c36:	6413      	str	r3, [r2, #64]	; 0x40

	TIM6 -> PSC = 50 - 1;
 8000c38:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <TIM6_Config+0x40>)
 8000c3a:	2231      	movs	r2, #49	; 0x31
 8000c3c:	629a      	str	r2, [r3, #40]	; 0x28

	TIM6 -> CR1 |= (1 << CEN);
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <TIM6_Config+0x40>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a09      	ldr	r2, [pc, #36]	; (8000c68 <TIM6_Config+0x40>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6013      	str	r3, [r2, #0]
	while(!(TIM6 -> SR & (1 << UIF)));
 8000c4a:	bf00      	nop
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <TIM6_Config+0x40>)
 8000c4e:	691b      	ldr	r3, [r3, #16]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0f9      	beq.n	8000c4c <TIM6_Config+0x24>
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40001000 	.word	0x40001000

08000c6c <TIM7_Config>:
		TIM6_Delay_us(1000);
	}
}

void TIM7_Config(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	 * Enable Timer 7
	 * Timer Prescale: 50Mhz/50000 ~ 1ms
	 * Counter = 1000 (64535 - 65535) = 1s : Interrupt
	 * Counter Enable
	 */
	RCC -> APB1ENR |= (1 << TIM7_EN);
 8000c70:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <TIM7_Config+0x4c>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c74:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <TIM7_Config+0x4c>)
 8000c76:	f043 0320 	orr.w	r3, r3, #32
 8000c7a:	6413      	str	r3, [r2, #64]	; 0x40

	TIM7 -> DIER |= (1 << UIE);
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <TIM7_Config+0x50>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <TIM7_Config+0x50>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	60d3      	str	r3, [r2, #12]
	TIM7 -> PSC = 50000 - 1;
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <TIM7_Config+0x50>)
 8000c8a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8000c8e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM7 -> CNT = 64535;
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <TIM7_Config+0x50>)
 8000c92:	f64f 4217 	movw	r2, #64535	; 0xfc17
 8000c96:	625a      	str	r2, [r3, #36]	; 0x24

	TIM7 -> CR1 |= (1 << CEN);
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <TIM7_Config+0x50>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a07      	ldr	r2, [pc, #28]	; (8000cbc <TIM7_Config+0x50>)
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	6013      	str	r3, [r2, #0]
	/*
	 * NVIC set enable Interrupt
	 */
	NVIC_SetPriority(TIM7_IRQn, 2);
 8000ca4:	2102      	movs	r1, #2
 8000ca6:	2037      	movs	r0, #55	; 0x37
 8000ca8:	f7ff fce0 	bl	800066c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 8000cac:	2037      	movs	r0, #55	; 0x37
 8000cae:	f7ff fcbf 	bl	8000630 <__NVIC_EnableIRQ>
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40001400 	.word	0x40001400

08000cc0 <TIM6_Delay_us>:
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	80fb      	strh	r3, [r7, #6]
	TIM6_Config();
 8000cca:	f7ff ffad 	bl	8000c28 <TIM6_Config>
	TIM6 -> CNT = 0;
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <TIM6_Delay_us+0x30>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM6 -> CNT < time);
 8000cd4:	bf00      	nop
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <TIM6_Delay_us+0x30>)
 8000cd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cda:	88fb      	ldrh	r3, [r7, #6]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d3fa      	bcc.n	8000cd6 <TIM6_Delay_us+0x16>
	TIM6 -> CR1 = 0x00;
 8000ce0:	4b03      	ldr	r3, [pc, #12]	; (8000cf0 <TIM6_Delay_us+0x30>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40001000 	.word	0x40001000

08000cf4 <TIM6_Delay_ms>:
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	while(time --)
 8000cfc:	e003      	b.n	8000d06 <TIM6_Delay_ms+0x12>
		TIM6_Delay_us(1000);
 8000cfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d02:	f7ff ffdd 	bl	8000cc0 <TIM6_Delay_us>
	while(time --)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	1e5a      	subs	r2, r3, #1
 8000d0a:	607a      	str	r2, [r7, #4]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1f6      	bne.n	8000cfe <TIM6_Delay_ms+0xa>
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <GPIO_Config>:
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2 | RCC_CFGR_SW_PLL;
	while(!(RCC -> CFGR & RCC_CFGR_SWS));

}
void GPIO_Config(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
	// Set clock GPIO
	RCC -> AHB1ENR |= (1 << GPIOD_EN);
 8000d1c:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <GPIO_Config+0x58>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	4a13      	ldr	r2, [pc, #76]	; (8000d70 <GPIO_Config+0x58>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	6313      	str	r3, [r2, #48]	; 0x30
	// GPIO config
	GPIOD -> MODER |= (OUTPUT << LED3_Pin * 2) | (OUTPUT << LED4_Pin * 2) | (OUTPUT << LED5_Pin * 2) | (OUTPUT << LED6_Pin * 2);
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <GPIO_Config+0x5c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a11      	ldr	r2, [pc, #68]	; (8000d74 <GPIO_Config+0x5c>)
 8000d2e:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000d32:	6013      	str	r3, [r2, #0]
	GPIOD -> OTYPER = (OUTPUT_PP << LED3_Pin) | (OUTPUT_PP << LED4_Pin) | (OUTPUT_PP << LED5_Pin) | (OUTPUT_PP << LED6_Pin);
 8000d34:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <GPIO_Config+0x5c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	605a      	str	r2, [r3, #4]
	GPIOD -> OSPEEDR = (H_SPEED << LED3_Pin * 2) | (H_SPEED << LED4_Pin * 2) | (H_SPEED << LED5_Pin * 2) | (H_SPEED << LED6_Pin * 2);
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <GPIO_Config+0x5c>)
 8000d3c:	f04f 422a 	mov.w	r2, #2852126720	; 0xaa000000
 8000d40:	609a      	str	r2, [r3, #8]
	GPIOD -> PUPDR = (PUP_N_PP << LED3_Pin) | (PUP_N_PP << LED4_Pin) | (PUP_N_PP << LED5_Pin) | (PUP_N_PP << LED6_Pin);
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <GPIO_Config+0x5c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	60da      	str	r2, [r3, #12]

	RCC -> AHB1ENR |= (1 << GPIOA_EN);
 8000d48:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <GPIO_Config+0x58>)
 8000d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4c:	4a08      	ldr	r2, [pc, #32]	; (8000d70 <GPIO_Config+0x58>)
 8000d4e:	f043 0301 	orr.w	r3, r3, #1
 8000d52:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA -> MODER |= (INPUT << BTN_Pin);
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <GPIO_Config+0x60>)
 8000d56:	4a08      	ldr	r2, [pc, #32]	; (8000d78 <GPIO_Config+0x60>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	6013      	str	r3, [r2, #0]
	GPIOA -> PUPDR |= (PUP_N_PP << BTN_Pin);
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <GPIO_Config+0x60>)
 8000d5e:	4a06      	ldr	r2, [pc, #24]	; (8000d78 <GPIO_Config+0x60>)
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40020c00 	.word	0x40020c00
 8000d78:	40020000 	.word	0x40020000

08000d7c <USART2_RX_Interrupt>:
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
	char chr = UART2_ReadChar();
 8000d82:	f7ff ff42 	bl	8000c0a <UART2_ReadChar>
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
	if(chr == '{')
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b7b      	cmp	r3, #123	; 0x7b
 8000d8e:	d114      	bne.n	8000dba <USART2_RX_Interrupt+0x3e>
		memset(rx_array, 0, 100);
 8000d90:	2264      	movs	r2, #100	; 0x64
 8000d92:	2100      	movs	r1, #0
 8000d94:	4824      	ldr	r0, [pc, #144]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000d96:	f7ff fd91 	bl	80008bc <memset>
		rx_index = 0;
 8000d9a:	4b24      	ldr	r3, [pc, #144]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
		rx_array[rx_index] = chr;
 8000da0:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	4619      	mov	r1, r3
 8000da6:	4a20      	ldr	r2, [pc, #128]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	5453      	strb	r3, [r2, r1]
		rx_index++;
 8000dac:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000db6:	701a      	strb	r2, [r3, #0]
 8000db8:	e018      	b.n	8000dec <USART2_RX_Interrupt+0x70>
	else if(chr == '}')
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b7d      	cmp	r3, #125	; 0x7d
 8000dbe:	d109      	bne.n	8000dd4 <USART2_RX_Interrupt+0x58>
		rx_array[rx_index] = chr;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4a18      	ldr	r2, [pc, #96]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	5453      	strb	r3, [r2, r1]
		rx_index = 0;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	e00b      	b.n	8000dec <USART2_RX_Interrupt+0x70>
		rx_array[rx_index] = chr;
 8000dd4:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4a13      	ldr	r2, [pc, #76]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	5453      	strb	r3, [r2, r1]
		rx_index++;
 8000de0:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <USART2_RX_Interrupt+0xb0>)
 8000dea:	701a      	strb	r2, [r3, #0]
	if(FindString(rx_array, "BAT") != 0)
 8000dec:	4910      	ldr	r1, [pc, #64]	; (8000e30 <USART2_RX_Interrupt+0xb4>)
 8000dee:	480e      	ldr	r0, [pc, #56]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000df0:	f7ff fd6c 	bl	80008cc <strstr>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d005      	beq.n	8000e06 <USART2_RX_Interrupt+0x8a>
		GPIO_Write(LED6_Port, LED6_Pin, HIGH);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	210f      	movs	r1, #15
 8000dfe:	480d      	ldr	r0, [pc, #52]	; (8000e34 <USART2_RX_Interrupt+0xb8>)
 8000e00:	f7ff fe1f 	bl	8000a42 <GPIO_Write>
}
 8000e04:	e00b      	b.n	8000e1e <USART2_RX_Interrupt+0xa2>
	else if(FindString(rx_array, "TAT") != 0)
 8000e06:	490c      	ldr	r1, [pc, #48]	; (8000e38 <USART2_RX_Interrupt+0xbc>)
 8000e08:	4807      	ldr	r0, [pc, #28]	; (8000e28 <USART2_RX_Interrupt+0xac>)
 8000e0a:	f7ff fd5f 	bl	80008cc <strstr>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d004      	beq.n	8000e1e <USART2_RX_Interrupt+0xa2>
		GPIO_Write(LED6_Port, LED6_Pin, LOW);
 8000e14:	2200      	movs	r2, #0
 8000e16:	210f      	movs	r1, #15
 8000e18:	4806      	ldr	r0, [pc, #24]	; (8000e34 <USART2_RX_Interrupt+0xb8>)
 8000e1a:	f7ff fe12 	bl	8000a42 <GPIO_Write>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000034 	.word	0x20000034
 8000e2c:	20000024 	.word	0x20000024
 8000e30:	08000ee8 	.word	0x08000ee8
 8000e34:	40020c00 	.word	0x40020c00
 8000e38:	08000eec 	.word	0x08000eec

08000e3c <SysClock_Config>:
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
	FLASH -> ACR |= FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_3WS;
 8000e40:	4b1d      	ldr	r3, [pc, #116]	; (8000eb8 <SysClock_Config+0x7c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a1c      	ldr	r2, [pc, #112]	; (8000eb8 <SysClock_Config+0x7c>)
 8000e46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e4a:	f043 0303 	orr.w	r3, r3, #3
 8000e4e:	6013      	str	r3, [r2, #0]
	PWR -> CR |= (1 << 14);
 8000e50:	4b1a      	ldr	r3, [pc, #104]	; (8000ebc <SysClock_Config+0x80>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a19      	ldr	r2, [pc, #100]	; (8000ebc <SysClock_Config+0x80>)
 8000e56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5a:	6013      	str	r3, [r2, #0]
	RCC -> CR |= RCC_CR_HSEON | RCC_CR_PLLON;
 8000e5c:	4b18      	ldr	r3, [pc, #96]	; (8000ec0 <SysClock_Config+0x84>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a17      	ldr	r2, [pc, #92]	; (8000ec0 <SysClock_Config+0x84>)
 8000e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6a:	6013      	str	r3, [r2, #0]
	while (!(RCC -> CR & RCC_CR_HSERDY));
 8000e6c:	bf00      	nop
 8000e6e:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <SysClock_Config+0x84>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f9      	beq.n	8000e6e <SysClock_Config+0x32>
	while(!(RCC -> CR & RCC_CR_PLLRDY));
 8000e7a:	bf00      	nop
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <SysClock_Config+0x84>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0f9      	beq.n	8000e7c <SysClock_Config+0x40>
	RCC -> PLLCFGR = (PLL_M << 0) | (PLL_N << 6) | (PLL_P << 16) | (RCC_PLLCFGR_PLLSRC_HSE);
 8000e88:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <SysClock_Config+0x84>)
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <SysClock_Config+0x88>)
 8000e8c:	605a      	str	r2, [r3, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2 | RCC_CFGR_SW_PLL;
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <SysClock_Config+0x84>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <SysClock_Config+0x84>)
 8000e94:	f443 4314 	orr.w	r3, r3, #37888	; 0x9400
 8000e98:	f043 0302 	orr.w	r3, r3, #2
 8000e9c:	6093      	str	r3, [r2, #8]
	while(!(RCC -> CFGR & RCC_CFGR_SWS));
 8000e9e:	bf00      	nop
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <SysClock_Config+0x84>)
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f003 030c 	and.w	r3, r3, #12
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0f9      	beq.n	8000ea0 <SysClock_Config+0x64>
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	40023c00 	.word	0x40023c00
 8000ebc:	40007000 	.word	0x40007000
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	00403208 	.word	0x00403208

08000ec8 <Delay_Cycle>:
void Delay_Cycle (uint32_t time)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	while (time --);
 8000ed0:	bf00      	nop
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	1e5a      	subs	r2, r3, #1
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1fa      	bne.n	8000ed2 <Delay_Cycle+0xa>
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
