

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9'
================================================================
* Date:           Wed Jan 28 21:22:48 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8195|     8195|  81.950 us|  81.950 us|  8194|  8194|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_8_VITIS_LOOP_79_9  |     8193|     8193|         4|          2|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:83]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:78]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload"   --->   Operation 15 'read' 'scale_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload"   --->   Operation 16 'read' 'scale_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload"   --->   Operation 17 'read' 'scale_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload"   --->   Operation 18 'read' 'scale_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload"   --->   Operation 19 'read' 'scale_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload"   --->   Operation 20 'read' 'scale_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload"   --->   Operation 21 'read' 'scale_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload"   --->   Operation 22 'read' 'scale_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload"   --->   Operation 23 'read' 'scale_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload"   --->   Operation 24 'read' 'scale_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload"   --->   Operation 25 'read' 'scale_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload"   --->   Operation 26 'read' 'scale_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload"   --->   Operation 27 'read' 'scale_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload"   --->   Operation 28 'read' 'scale_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload"   --->   Operation 29 'read' 'scale_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload"   --->   Operation 30 'read' 'scale_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload"   --->   Operation 31 'read' 'scale_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload"   --->   Operation 32 'read' 'scale_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload"   --->   Operation 33 'read' 'scale_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload"   --->   Operation 34 'read' 'scale_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 35 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 36 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 37 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 38 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 39 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 40 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 41 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 42 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 43 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 44 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 45 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 46 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload"   --->   Operation 47 'read' 'scale_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload"   --->   Operation 48 'read' 'scale_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload"   --->   Operation 49 'read' 'scale_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload"   --->   Operation 50 'read' 'scale_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload"   --->   Operation 51 'read' 'scale_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload"   --->   Operation 52 'read' 'scale_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload"   --->   Operation 53 'read' 'scale_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload"   --->   Operation 54 'read' 'scale_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload"   --->   Operation 55 'read' 'scale_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload"   --->   Operation 56 'read' 'scale_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload"   --->   Operation 57 'read' 'scale_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload"   --->   Operation 58 'read' 'scale_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload"   --->   Operation 59 'read' 'scale_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload"   --->   Operation 60 'read' 'scale_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload"   --->   Operation 61 'read' 'scale_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload"   --->   Operation 62 'read' 'scale_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload"   --->   Operation 63 'read' 'scale_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 64 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 65 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 66 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 67 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 68 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 69 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 70 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 71 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 72 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 73 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 74 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 75 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 76 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 77 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 78 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln78 = store i9 0, i9 %i" [top.cpp:78]   --->   Operation 80 'store' 'store_ln78' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln83 = store i7 0, i7 %j" [top.cpp:83]   --->   Operation 81 'store' 'store_ln83' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_81_10"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [top.cpp:78]   --->   Operation 83 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.97ns)   --->   "%icmp_ln78 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [top.cpp:78]   --->   Operation 84 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.97ns)   --->   "%add_ln78_1 = add i13 %indvar_flatten_load, i13 1" [top.cpp:78]   --->   Operation 85 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc109, void %for.end111.exitStub" [top.cpp:78]   --->   Operation 86 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:78]   --->   Operation 87 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:78]   --->   Operation 88 'load' 'i_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %j_load" [top.cpp:78]   --->   Operation 89 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.92ns)   --->   "%add_ln78 = add i9 %i_load, i9 1" [top.cpp:78]   --->   Operation 90 'add' 'add_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:79]   --->   Operation 91 'bitselect' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.44ns)   --->   "%select_ln79 = select i1 %tmp, i6 0, i6 %trunc_ln78" [top.cpp:79]   --->   Operation 92 'select' 'select_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %select_ln79" [top.cpp:78]   --->   Operation 93 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.45ns)   --->   "%select_ln78 = select i1 %tmp, i9 %add_ln78, i9 %i_load" [top.cpp:78]   --->   Operation 94 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i9 %select_ln78" [top.cpp:84]   --->   Operation 95 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln79, i32 2, i32 5" [top.cpp:79]   --->   Operation 96 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln84, i4 %lshr_ln1" [top.cpp:84]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i12 %tmp_s" [top.cpp:84]   --->   Operation 98 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln84_5" [top.cpp:84]   --->   Operation 99 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln84_5" [top.cpp:84]   --->   Operation 100 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln84_5" [top.cpp:84]   --->   Operation 101 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln84_5" [top.cpp:84]   --->   Operation 102 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:84]   --->   Operation 103 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 104 [1/1] (0.57ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %scale_reload_read, i6 4, i24 %scale_4_reload_read, i6 8, i24 %scale_8_reload_read, i6 12, i24 %scale_12_reload_read, i6 16, i24 %scale_16_reload_read, i6 20, i24 %scale_20_reload_read, i6 24, i24 %scale_24_reload_read, i6 28, i24 %scale_28_reload_read, i6 32, i24 %scale_32_reload_read, i6 36, i24 %scale_36_reload_read, i6 40, i24 %scale_40_reload_read, i6 44, i24 %scale_44_reload_read, i6 48, i24 %scale_48_reload_read, i6 52, i24 %scale_52_reload_read, i6 56, i24 %scale_56_reload_read, i6 60, i24 %scale_60_reload_read, i24 0, i6 %select_ln79" [top.cpp:84]   --->   Operation 104 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln78)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln79, i32 1, i32 5" [top.cpp:83]   --->   Operation 105 'partselect' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:84]   --->   Operation 106 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 107 [1/1] (0.57ns)   --->   "%tmp_11 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %scale_1_reload_read, i6 4, i24 %scale_5_reload_read, i6 8, i24 %scale_9_reload_read, i6 12, i24 %scale_13_reload_read, i6 16, i24 %scale_17_reload_read, i6 20, i24 %scale_21_reload_read, i6 24, i24 %scale_25_reload_read, i6 28, i24 %scale_29_reload_read, i6 32, i24 %scale_33_reload_read, i6 36, i24 %scale_37_reload_read, i6 40, i24 %scale_41_reload_read, i6 44, i24 %scale_45_reload_read, i6 48, i24 %scale_49_reload_read, i6 52, i24 %scale_53_reload_read, i6 56, i24 %scale_57_reload_read, i6 60, i24 %scale_61_reload_read, i24 0, i6 %select_ln79" [top.cpp:84]   --->   Operation 107 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln78)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln79" [top.cpp:83]   --->   Operation 108 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:84]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 110 [1/1] (0.57ns)   --->   "%tmp_20 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %scale_2_reload_read, i6 4, i24 %scale_6_reload_read, i6 8, i24 %scale_10_reload_read, i6 12, i24 %scale_14_reload_read, i6 16, i24 %scale_18_reload_read, i6 20, i24 %scale_22_reload_read, i6 24, i24 %scale_26_reload_read, i6 28, i24 %scale_30_reload_read, i6 32, i24 %scale_34_reload_read, i6 36, i24 %scale_38_reload_read, i6 40, i24 %scale_42_reload_read, i6 44, i24 %scale_46_reload_read, i6 48, i24 %scale_50_reload_read, i6 52, i24 %scale_54_reload_read, i6 56, i24 %scale_58_reload_read, i6 60, i24 %scale_62_reload_read, i24 0, i6 %select_ln79" [top.cpp:84]   --->   Operation 110 'sparsemux' 'tmp_20' <Predicate = (!icmp_ln78)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:84]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 112 [1/1] (0.57ns)   --->   "%tmp_29 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %scale_3_reload_read, i6 4, i24 %scale_7_reload_read, i6 8, i24 %scale_11_reload_read, i6 12, i24 %scale_15_reload_read, i6 16, i24 %scale_19_reload_read, i6 20, i24 %scale_23_reload_read, i6 24, i24 %scale_27_reload_read, i6 28, i24 %scale_31_reload_read, i6 32, i24 %scale_35_reload_read, i6 36, i24 %scale_39_reload_read, i6 40, i24 %scale_43_reload_read, i6 44, i24 %scale_47_reload_read, i6 48, i24 %scale_51_reload_read, i6 52, i24 %scale_55_reload_read, i6 56, i24 %scale_59_reload_read, i6 60, i24 %scale_63_reload_read, i24 0, i6 %select_ln79" [top.cpp:84]   --->   Operation 112 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln78)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.88ns)   --->   "%add_ln79 = add i7 %zext_ln78, i7 4" [top.cpp:79]   --->   Operation 113 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln78 = store i13 %add_ln78_1, i13 %indvar_flatten" [top.cpp:78]   --->   Operation 114 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.48>
ST_1 : Operation 115 [1/1] (0.48ns)   --->   "%store_ln78 = store i9 %select_ln78, i9 %i" [top.cpp:78]   --->   Operation 115 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.48>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln83 = store i7 %add_ln79, i7 %j" [top.cpp:83]   --->   Operation 116 'store' 'store_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:84]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:84]   --->   Operation 118 'sext' 'sext_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i24 %tmp_1" [top.cpp:84]   --->   Operation 119 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (3.38ns)   --->   "%mul_ln84 = mul i48 %sext_ln84_1, i48 %sext_ln84" [top.cpp:84]   --->   Operation 120 'mul' 'mul_ln84' <Predicate = (!icmp_ln78)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84, i32 47" [top.cpp:84]   --->   Operation 121 'bitselect' 'tmp_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln84, i32 16, i32 39" [top.cpp:84]   --->   Operation 122 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84, i32 15" [top.cpp:84]   --->   Operation 123 'bitselect' 'tmp_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84, i32 39" [top.cpp:84]   --->   Operation 124 'bitselect' 'tmp_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i1 %tmp_3" [top.cpp:84]   --->   Operation 125 'zext' 'zext_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.10ns)   --->   "%add_ln84 = add i24 %trunc_ln4, i24 %zext_ln84" [top.cpp:84]   --->   Operation 126 'add' 'add_ln84' <Predicate = (!icmp_ln78)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln84, i32 23" [top.cpp:84]   --->   Operation 127 'bitselect' 'tmp_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln84)   --->   "%xor_ln84 = xor i1 %tmp_5, i1 1" [top.cpp:84]   --->   Operation 128 'xor' 'xor_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84 = and i1 %tmp_4, i1 %xor_ln84" [top.cpp:84]   --->   Operation 129 'and' 'and_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84, i32 40" [top.cpp:84]   --->   Operation 130 'bitselect' 'tmp_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln84, i32 41" [top.cpp:84]   --->   Operation 131 'partselect' 'tmp_7' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.89ns)   --->   "%icmp_ln84 = icmp_eq  i7 %tmp_7, i7 127" [top.cpp:84]   --->   Operation 132 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln84, i32 40" [top.cpp:84]   --->   Operation 133 'partselect' 'tmp_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.90ns)   --->   "%icmp_ln84_1 = icmp_eq  i8 %tmp_8, i8 255" [top.cpp:84]   --->   Operation 134 'icmp' 'icmp_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.90ns)   --->   "%icmp_ln84_2 = icmp_eq  i8 %tmp_8, i8 0" [top.cpp:84]   --->   Operation 135 'icmp' 'icmp_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%select_ln84 = select i1 %and_ln84, i1 %icmp_ln84_1, i1 %icmp_ln84_2" [top.cpp:84]   --->   Operation 136 'select' 'select_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_4)   --->   "%xor_ln84_1 = xor i1 %tmp_6, i1 1" [top.cpp:84]   --->   Operation 137 'xor' 'xor_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_4)   --->   "%and_ln84_1 = and i1 %icmp_ln84, i1 %xor_ln84_1" [top.cpp:84]   --->   Operation 138 'and' 'and_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_4)   --->   "%select_ln84_1 = select i1 %and_ln84, i1 %and_ln84_1, i1 %icmp_ln84_1" [top.cpp:84]   --->   Operation 139 'select' 'select_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_1)   --->   "%and_ln84_2 = and i1 %and_ln84, i1 %icmp_ln84_1" [top.cpp:84]   --->   Operation 140 'and' 'and_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%xor_ln84_2 = xor i1 %select_ln84, i1 1" [top.cpp:84]   --->   Operation 141 'xor' 'xor_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%or_ln84 = or i1 %tmp_5, i1 %xor_ln84_2" [top.cpp:84]   --->   Operation 142 'or' 'or_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%xor_ln84_3 = xor i1 %tmp_2, i1 1" [top.cpp:84]   --->   Operation 143 'xor' 'xor_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_3 = and i1 %or_ln84, i1 %xor_ln84_3" [top.cpp:84]   --->   Operation 144 'and' 'and_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_4 = and i1 %tmp_5, i1 %select_ln84_1" [top.cpp:84]   --->   Operation 145 'and' 'and_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_1)   --->   "%or_ln84_8 = or i1 %and_ln84_2, i1 %and_ln84_4" [top.cpp:84]   --->   Operation 146 'or' 'or_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_1)   --->   "%xor_ln84_4 = xor i1 %or_ln84_8, i1 1" [top.cpp:84]   --->   Operation 147 'xor' 'xor_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_1)   --->   "%and_ln84_5 = and i1 %tmp_2, i1 %xor_ln84_4" [top.cpp:84]   --->   Operation 148 'and' 'and_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_3)   --->   "%select_ln84_2 = select i1 %and_ln84_3, i24 8388607, i24 8388608" [top.cpp:84]   --->   Operation 149 'select' 'select_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln84_1 = or i1 %and_ln84_3, i1 %and_ln84_5" [top.cpp:84]   --->   Operation 150 'or' 'or_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln84_3 = select i1 %or_ln84_1, i24 %select_ln84_2, i24 %add_ln84" [top.cpp:84]   --->   Operation 151 'select' 'select_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:84]   --->   Operation 152 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:84]   --->   Operation 153 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i24 %tmp_11" [top.cpp:84]   --->   Operation 154 'sext' 'sext_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (3.38ns)   --->   "%mul_ln84_1 = mul i48 %sext_ln84_3, i48 %sext_ln84_2" [top.cpp:84]   --->   Operation 155 'mul' 'mul_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_1, i32 47" [top.cpp:84]   --->   Operation 156 'bitselect' 'tmp_12' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln84_1, i32 16, i32 39" [top.cpp:84]   --->   Operation 157 'partselect' 'trunc_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_1, i32 15" [top.cpp:84]   --->   Operation 158 'bitselect' 'tmp_13' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_6)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_1, i32 39" [top.cpp:84]   --->   Operation 159 'bitselect' 'tmp_14' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i1 %tmp_13" [top.cpp:84]   --->   Operation 160 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.10ns)   --->   "%add_ln84_1 = add i24 %trunc_ln84_1, i24 %zext_ln84_1" [top.cpp:84]   --->   Operation 161 'add' 'add_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln84_1, i32 23" [top.cpp:84]   --->   Operation 162 'bitselect' 'tmp_15' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_6)   --->   "%xor_ln84_5 = xor i1 %tmp_15, i1 1" [top.cpp:84]   --->   Operation 163 'xor' 'xor_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_6 = and i1 %tmp_14, i1 %xor_ln84_5" [top.cpp:84]   --->   Operation 164 'and' 'and_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_10)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_1, i32 40" [top.cpp:84]   --->   Operation 165 'bitselect' 'tmp_16' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln84_1, i32 41" [top.cpp:84]   --->   Operation 166 'partselect' 'tmp_17' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.89ns)   --->   "%icmp_ln84_3 = icmp_eq  i7 %tmp_17, i7 127" [top.cpp:84]   --->   Operation 167 'icmp' 'icmp_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln84_1, i32 40" [top.cpp:84]   --->   Operation 168 'partselect' 'tmp_18' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.90ns)   --->   "%icmp_ln84_4 = icmp_eq  i8 %tmp_18, i8 255" [top.cpp:84]   --->   Operation 169 'icmp' 'icmp_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.90ns)   --->   "%icmp_ln84_5 = icmp_eq  i8 %tmp_18, i8 0" [top.cpp:84]   --->   Operation 170 'icmp' 'icmp_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_9)   --->   "%select_ln84_4 = select i1 %and_ln84_6, i1 %icmp_ln84_4, i1 %icmp_ln84_5" [top.cpp:84]   --->   Operation 171 'select' 'select_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_10)   --->   "%xor_ln84_6 = xor i1 %tmp_16, i1 1" [top.cpp:84]   --->   Operation 172 'xor' 'xor_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_10)   --->   "%and_ln84_7 = and i1 %icmp_ln84_3, i1 %xor_ln84_6" [top.cpp:84]   --->   Operation 173 'and' 'and_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_10)   --->   "%select_ln84_5 = select i1 %and_ln84_6, i1 %and_ln84_7, i1 %icmp_ln84_4" [top.cpp:84]   --->   Operation 174 'select' 'select_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_3)   --->   "%and_ln84_8 = and i1 %and_ln84_6, i1 %icmp_ln84_4" [top.cpp:84]   --->   Operation 175 'and' 'and_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_9)   --->   "%xor_ln84_7 = xor i1 %select_ln84_4, i1 1" [top.cpp:84]   --->   Operation 176 'xor' 'xor_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_9)   --->   "%or_ln84_2 = or i1 %tmp_15, i1 %xor_ln84_7" [top.cpp:84]   --->   Operation 177 'or' 'or_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_9)   --->   "%xor_ln84_8 = xor i1 %tmp_12, i1 1" [top.cpp:84]   --->   Operation 178 'xor' 'xor_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_9 = and i1 %or_ln84_2, i1 %xor_ln84_8" [top.cpp:84]   --->   Operation 179 'and' 'and_ln84_9' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_10 = and i1 %tmp_15, i1 %select_ln84_5" [top.cpp:84]   --->   Operation 180 'and' 'and_ln84_10' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_3)   --->   "%or_ln84_9 = or i1 %and_ln84_8, i1 %and_ln84_10" [top.cpp:84]   --->   Operation 181 'or' 'or_ln84_9' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_3)   --->   "%xor_ln84_9 = xor i1 %or_ln84_9, i1 1" [top.cpp:84]   --->   Operation 182 'xor' 'xor_ln84_9' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_3)   --->   "%and_ln84_11 = and i1 %tmp_12, i1 %xor_ln84_9" [top.cpp:84]   --->   Operation 183 'and' 'and_ln84_11' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_7)   --->   "%select_ln84_6 = select i1 %and_ln84_9, i24 8388607, i24 8388608" [top.cpp:84]   --->   Operation 184 'select' 'select_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln84_3 = or i1 %and_ln84_9, i1 %and_ln84_11" [top.cpp:84]   --->   Operation 185 'or' 'or_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln84_7 = select i1 %or_ln84_3, i24 %select_ln84_6, i24 %add_ln84_1" [top.cpp:84]   --->   Operation 186 'select' 'select_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:84]   --->   Operation 187 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 188 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:84]   --->   Operation 188 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 277 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 277 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%add_ln84_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln84, i6 %select_ln79" [top.cpp:84]   --->   Operation 189 'bitconcatenate' 'add_ln84_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i14 %add_ln84_4" [top.cpp:84]   --->   Operation 190 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln84_4" [top.cpp:84]   --->   Operation 191 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln84 = store i24 %select_ln84_3, i14 %C_addr" [top.cpp:84]   --->   Operation 192 'store' 'store_ln84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i5.i1, i8 %trunc_ln84, i5 %tmp_9, i1 1" [top.cpp:84]   --->   Operation 193 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i14 %tmp_10" [top.cpp:84]   --->   Operation 194 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i24 %C, i64 0, i64 %zext_ln84_6" [top.cpp:84]   --->   Operation 195 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln84 = store i24 %select_ln84_7, i14 %C_addr_1" [top.cpp:84]   --->   Operation 196 'store' 'store_ln84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:84]   --->   Operation 197 'sext' 'sext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i24 %tmp_20" [top.cpp:84]   --->   Operation 198 'sext' 'sext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (3.38ns)   --->   "%mul_ln84_2 = mul i48 %sext_ln84_5, i48 %sext_ln84_4" [top.cpp:84]   --->   Operation 199 'mul' 'mul_ln84_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_2, i32 47" [top.cpp:84]   --->   Operation 200 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln84_2, i32 16, i32 39" [top.cpp:84]   --->   Operation 201 'partselect' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_2, i32 15" [top.cpp:84]   --->   Operation 202 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_12)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_2, i32 39" [top.cpp:84]   --->   Operation 203 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i1 %tmp_22" [top.cpp:84]   --->   Operation 204 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.10ns)   --->   "%add_ln84_2 = add i24 %trunc_ln84_2, i24 %zext_ln84_2" [top.cpp:84]   --->   Operation 205 'add' 'add_ln84_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln84_2, i32 23" [top.cpp:84]   --->   Operation 206 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_12)   --->   "%xor_ln84_10 = xor i1 %tmp_24, i1 1" [top.cpp:84]   --->   Operation 207 'xor' 'xor_ln84_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_12 = and i1 %tmp_23, i1 %xor_ln84_10" [top.cpp:84]   --->   Operation 208 'and' 'and_ln84_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_16)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_2, i32 40" [top.cpp:84]   --->   Operation 209 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln84_2, i32 41" [top.cpp:84]   --->   Operation 210 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.89ns)   --->   "%icmp_ln84_6 = icmp_eq  i7 %tmp_26, i7 127" [top.cpp:84]   --->   Operation 211 'icmp' 'icmp_ln84_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln84_2, i32 40" [top.cpp:84]   --->   Operation 212 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.90ns)   --->   "%icmp_ln84_7 = icmp_eq  i8 %tmp_27, i8 255" [top.cpp:84]   --->   Operation 213 'icmp' 'icmp_ln84_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.90ns)   --->   "%icmp_ln84_8 = icmp_eq  i8 %tmp_27, i8 0" [top.cpp:84]   --->   Operation 214 'icmp' 'icmp_ln84_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_15)   --->   "%select_ln84_8 = select i1 %and_ln84_12, i1 %icmp_ln84_7, i1 %icmp_ln84_8" [top.cpp:84]   --->   Operation 215 'select' 'select_ln84_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_16)   --->   "%xor_ln84_11 = xor i1 %tmp_25, i1 1" [top.cpp:84]   --->   Operation 216 'xor' 'xor_ln84_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_16)   --->   "%and_ln84_13 = and i1 %icmp_ln84_6, i1 %xor_ln84_11" [top.cpp:84]   --->   Operation 217 'and' 'and_ln84_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_16)   --->   "%select_ln84_9 = select i1 %and_ln84_12, i1 %and_ln84_13, i1 %icmp_ln84_7" [top.cpp:84]   --->   Operation 218 'select' 'select_ln84_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_5)   --->   "%and_ln84_14 = and i1 %and_ln84_12, i1 %icmp_ln84_7" [top.cpp:84]   --->   Operation 219 'and' 'and_ln84_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_15)   --->   "%xor_ln84_12 = xor i1 %select_ln84_8, i1 1" [top.cpp:84]   --->   Operation 220 'xor' 'xor_ln84_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_15)   --->   "%or_ln84_4 = or i1 %tmp_24, i1 %xor_ln84_12" [top.cpp:84]   --->   Operation 221 'or' 'or_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_15)   --->   "%xor_ln84_13 = xor i1 %tmp_21, i1 1" [top.cpp:84]   --->   Operation 222 'xor' 'xor_ln84_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_15 = and i1 %or_ln84_4, i1 %xor_ln84_13" [top.cpp:84]   --->   Operation 223 'and' 'and_ln84_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_16 = and i1 %tmp_24, i1 %select_ln84_9" [top.cpp:84]   --->   Operation 224 'and' 'and_ln84_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_5)   --->   "%or_ln84_10 = or i1 %and_ln84_14, i1 %and_ln84_16" [top.cpp:84]   --->   Operation 225 'or' 'or_ln84_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_5)   --->   "%xor_ln84_14 = xor i1 %or_ln84_10, i1 1" [top.cpp:84]   --->   Operation 226 'xor' 'xor_ln84_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_5)   --->   "%and_ln84_17 = and i1 %tmp_21, i1 %xor_ln84_14" [top.cpp:84]   --->   Operation 227 'and' 'and_ln84_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_11)   --->   "%select_ln84_10 = select i1 %and_ln84_15, i24 8388607, i24 8388608" [top.cpp:84]   --->   Operation 228 'select' 'select_ln84_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln84_5 = or i1 %and_ln84_15, i1 %and_ln84_17" [top.cpp:84]   --->   Operation 229 'or' 'or_ln84_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln84_11 = select i1 %or_ln84_5, i24 %select_ln84_10, i24 %add_ln84_2" [top.cpp:84]   --->   Operation 230 'select' 'select_ln84_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:84]   --->   Operation 231 'sext' 'sext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln84_7 = sext i24 %tmp_29" [top.cpp:84]   --->   Operation 232 'sext' 'sext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (3.38ns)   --->   "%mul_ln84_3 = mul i48 %sext_ln84_7, i48 %sext_ln84_6" [top.cpp:84]   --->   Operation 233 'mul' 'mul_ln84_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_3, i32 47" [top.cpp:84]   --->   Operation 234 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln84_3, i32 16, i32 39" [top.cpp:84]   --->   Operation 235 'partselect' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_3, i32 15" [top.cpp:84]   --->   Operation 236 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_18)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_3, i32 39" [top.cpp:84]   --->   Operation 237 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i1 %tmp_31" [top.cpp:84]   --->   Operation 238 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.10ns)   --->   "%add_ln84_3 = add i24 %trunc_ln84_3, i24 %zext_ln84_3" [top.cpp:84]   --->   Operation 239 'add' 'add_ln84_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln84_3, i32 23" [top.cpp:84]   --->   Operation 240 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_18)   --->   "%xor_ln84_15 = xor i1 %tmp_33, i1 1" [top.cpp:84]   --->   Operation 241 'xor' 'xor_ln84_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_18 = and i1 %tmp_32, i1 %xor_ln84_15" [top.cpp:84]   --->   Operation 242 'and' 'and_ln84_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_22)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln84_3, i32 40" [top.cpp:84]   --->   Operation 243 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln84_3, i32 41" [top.cpp:84]   --->   Operation 244 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.89ns)   --->   "%icmp_ln84_9 = icmp_eq  i7 %tmp_35, i7 127" [top.cpp:84]   --->   Operation 245 'icmp' 'icmp_ln84_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln84_3, i32 40" [top.cpp:84]   --->   Operation 246 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.90ns)   --->   "%icmp_ln84_10 = icmp_eq  i8 %tmp_36, i8 255" [top.cpp:84]   --->   Operation 247 'icmp' 'icmp_ln84_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.90ns)   --->   "%icmp_ln84_11 = icmp_eq  i8 %tmp_36, i8 0" [top.cpp:84]   --->   Operation 248 'icmp' 'icmp_ln84_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_21)   --->   "%select_ln84_12 = select i1 %and_ln84_18, i1 %icmp_ln84_10, i1 %icmp_ln84_11" [top.cpp:84]   --->   Operation 249 'select' 'select_ln84_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_22)   --->   "%xor_ln84_16 = xor i1 %tmp_34, i1 1" [top.cpp:84]   --->   Operation 250 'xor' 'xor_ln84_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_22)   --->   "%and_ln84_19 = and i1 %icmp_ln84_9, i1 %xor_ln84_16" [top.cpp:84]   --->   Operation 251 'and' 'and_ln84_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_22)   --->   "%select_ln84_13 = select i1 %and_ln84_18, i1 %and_ln84_19, i1 %icmp_ln84_10" [top.cpp:84]   --->   Operation 252 'select' 'select_ln84_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_7)   --->   "%and_ln84_20 = and i1 %and_ln84_18, i1 %icmp_ln84_10" [top.cpp:84]   --->   Operation 253 'and' 'and_ln84_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_21)   --->   "%xor_ln84_17 = xor i1 %select_ln84_12, i1 1" [top.cpp:84]   --->   Operation 254 'xor' 'xor_ln84_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_21)   --->   "%or_ln84_6 = or i1 %tmp_33, i1 %xor_ln84_17" [top.cpp:84]   --->   Operation 255 'or' 'or_ln84_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_21)   --->   "%xor_ln84_18 = xor i1 %tmp_30, i1 1" [top.cpp:84]   --->   Operation 256 'xor' 'xor_ln84_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_21 = and i1 %or_ln84_6, i1 %xor_ln84_18" [top.cpp:84]   --->   Operation 257 'and' 'and_ln84_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln84_22 = and i1 %tmp_33, i1 %select_ln84_13" [top.cpp:84]   --->   Operation 258 'and' 'and_ln84_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_7)   --->   "%or_ln84_11 = or i1 %and_ln84_20, i1 %and_ln84_22" [top.cpp:84]   --->   Operation 259 'or' 'or_ln84_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_7)   --->   "%xor_ln84_19 = xor i1 %or_ln84_11, i1 1" [top.cpp:84]   --->   Operation 260 'xor' 'xor_ln84_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln84_7)   --->   "%and_ln84_23 = and i1 %tmp_30, i1 %xor_ln84_19" [top.cpp:84]   --->   Operation 261 'and' 'and_ln84_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_15)   --->   "%select_ln84_14 = select i1 %and_ln84_21, i24 8388607, i24 8388608" [top.cpp:84]   --->   Operation 262 'select' 'select_ln84_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln84_7 = or i1 %and_ln84_21, i1 %and_ln84_23" [top.cpp:84]   --->   Operation 263 'or' 'or_ln84_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln84_15 = select i1 %or_ln84_7, i24 %select_ln84_14, i24 %add_ln84_3" [top.cpp:84]   --->   Operation 264 'select' 'select_ln84_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_8_VITIS_LOOP_79_9_str"   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 266 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:80]   --->   Operation 267 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i4.i1.i1, i8 %trunc_ln84, i4 %lshr_ln1, i1 1, i1 %trunc_ln83" [top.cpp:84]   --->   Operation 268 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i14 %tmp_19" [top.cpp:84]   --->   Operation 269 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i24 %C, i64 0, i64 %zext_ln84_7" [top.cpp:84]   --->   Operation 270 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln84 = store i24 %select_ln84_11, i14 %C_addr_2" [top.cpp:84]   --->   Operation 271 'store' 'store_ln84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i4.i2, i8 %trunc_ln84, i4 %lshr_ln1, i2 3" [top.cpp:84]   --->   Operation 272 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i14 %tmp_28" [top.cpp:84]   --->   Operation 273 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i24 %C, i64 0, i64 %zext_ln84_8" [top.cpp:84]   --->   Operation 274 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln84 = store i24 %select_ln84_15, i14 %C_addr_3" [top.cpp:84]   --->   Operation 275 'store' 'store_ln84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_10" [top.cpp:79]   --->   Operation 276 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln78', top.cpp:78) of constant 0 on local variable 'i', top.cpp:78 [143]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:78) on local variable 'i', top.cpp:78 [153]  (0.000 ns)
	'add' operation 9 bit ('add_ln78', top.cpp:78) [155]  (0.921 ns)
	'select' operation 9 bit ('select_ln78', top.cpp:78) [161]  (0.458 ns)
	'getelementptr' operation 12 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr', top.cpp:84) [170]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load', top.cpp:84) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' [174]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load', top.cpp:84) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' [174]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln84', top.cpp:84) [178]  (3.387 ns)
	'add' operation 24 bit ('add_ln84', top.cpp:84) [184]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln84', top.cpp:84) [186]  (0.000 ns)
	'and' operation 1 bit ('and_ln84', top.cpp:84) [187]  (0.331 ns)
	'select' operation 1 bit ('select_ln84', top.cpp:84) [194]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln84_2', top.cpp:84) [199]  (0.000 ns)
	'or' operation 1 bit ('or_ln84', top.cpp:84) [200]  (0.000 ns)
	'and' operation 1 bit ('and_ln84_3', top.cpp:84) [202]  (0.331 ns)
	'or' operation 1 bit ('or_ln84_1', top.cpp:84) [208]  (0.331 ns)
	'select' operation 24 bit ('select_ln84_3', top.cpp:84) [209]  (0.435 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln84_2', top.cpp:84) [260]  (3.387 ns)
	'add' operation 24 bit ('add_ln84_2', top.cpp:84) [266]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln84_10', top.cpp:84) [268]  (0.000 ns)
	'and' operation 1 bit ('and_ln84_12', top.cpp:84) [269]  (0.331 ns)
	'select' operation 1 bit ('select_ln84_8', top.cpp:84) [276]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln84_12', top.cpp:84) [281]  (0.000 ns)
	'or' operation 1 bit ('or_ln84_4', top.cpp:84) [282]  (0.000 ns)
	'and' operation 1 bit ('and_ln84_15', top.cpp:84) [284]  (0.331 ns)
	'or' operation 1 bit ('or_ln84_5', top.cpp:84) [290]  (0.331 ns)
	'select' operation 24 bit ('select_ln84_11', top.cpp:84) [291]  (0.435 ns)

 <State 4>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('C_addr_2', top.cpp:84) [255]  (0.000 ns)
	'store' operation 0 bit ('store_ln84', top.cpp:84) of variable 'select_ln84_11', top.cpp:84 on array 'C' [292]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
