Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 18:47:47 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  314         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (831)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (831)
--------------------------------------------------
 There are 831 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  863          inf        0.000                      0                  863           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           863 Endpoints
Min Delay           863 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.814ns  (logic 4.729ns (34.234%)  route 9.085ns (65.766%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.150     4.526 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.537    10.063    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.751    13.814 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.814    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.756ns  (logic 5.529ns (40.190%)  route 8.227ns (59.810%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=20, routed)          2.445     3.922    seg7Controller/SW_IBUF[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.046 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.670     4.716    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.840 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.717     5.557    accel_spi/SEG7_CATH_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.681 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.031     6.712    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  accel_spi/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.365    10.201    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.756 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.756    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.617ns  (logic 5.550ns (40.760%)  route 8.066ns (59.240%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=20, routed)          2.445     3.922    seg7Controller/SW_IBUF[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.046 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.670     4.716    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.840 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.717     5.557    accel_spi/SEG7_CATH_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.681 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038     6.719    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.843 r  accel_spi/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.197    10.040    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.617 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.617    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.535ns  (logic 4.734ns (34.972%)  route 8.802ns (65.028%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.150     4.526 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.254     9.780    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.756    13.535 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.535    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.442ns  (logic 4.490ns (33.404%)  route 8.952ns (66.596%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.124     4.500 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.404     9.904    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.442 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.442    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.422ns  (logic 5.730ns (42.690%)  route 7.692ns (57.310%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=20, routed)          2.445     3.922    seg7Controller/SW_IBUF[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.046 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.670     4.716    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.840 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.717     5.557    accel_spi/SEG7_CATH_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     5.681 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.931     6.612    accel_spi/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.118     6.730 r  accel_spi/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.930     9.659    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.422 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.422    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.384ns  (logic 4.733ns (35.366%)  route 8.651ns (64.634%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.150     4.526 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.103     9.629    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.755    13.384 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.384    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.261ns  (logic 4.498ns (33.922%)  route 8.762ns (66.078%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.124     4.500 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.215     9.714    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.261 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.261    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.157ns  (logic 4.498ns (34.190%)  route 8.659ns (65.810%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.124     4.500 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.111     9.611    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.157 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.157    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.107ns  (logic 4.497ns (34.307%)  route 8.610ns (65.693%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  hcnt_reg[2]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hcnt_reg[2]/Q
                         net (fo=11, routed)          1.335     1.791    vga/VGA_R[0][2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.282     2.197    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  vga/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     3.128    vga/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.252 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.124     4.376    vga/VGA_R_OBUF[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.124     4.500 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.062     9.562    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.107 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.107    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.118%)  route 0.138ns (51.882%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[4]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/sig24bitMiso_reg[4]/Q
                         net (fo=6, routed)           0.138     0.266    accel_spi/sig24bitMiso_reg_n_0_[4]
    SLICE_X2Y101         FDCE                                         r  accel_spi/dataX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.048%)  route 0.138ns (51.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[6]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/sig24bitMiso_reg[6]/Q
                         net (fo=6, routed)           0.138     0.266    accel_spi/sig24bitMiso_reg_n_0_[6]
    SLICE_X2Y100         FDCE                                         r  accel_spi/dataY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.697%)  route 0.140ns (52.303%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[7]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/sig24bitMiso_reg[7]/Q
                         net (fo=5, routed)           0.140     0.268    accel_spi/sig24bitMiso_reg_n_0_[7]
    SLICE_X1Y100         FDCE                                         r  accel_spi/dataAD_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.697%)  route 0.140ns (52.303%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[7]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  accel_spi/sig24bitMiso_reg[7]/Q
                         net (fo=5, routed)           0.140     0.268    accel_spi/sig24bitMiso_reg_n_0_[7]
    SLICE_X0Y100         FDCE                                         r  accel_spi/dataID_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.002%)  route 0.130ns (47.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[0]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[0]/Q
                         net (fo=6, routed)           0.130     0.271    accel_spi/sig24bitMiso_reg_n_0_[0]
    SLICE_X2Y101         FDCE                                         r  accel_spi/dataX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataZ_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.768%)  route 0.131ns (48.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[3]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[3]/Q
                         net (fo=6, routed)           0.131     0.272    accel_spi/sig24bitMiso_reg_n_0_[3]
    SLICE_X3Y101         FDCE                                         r  accel_spi/dataZ_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.390%)  route 0.133ns (48.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[3]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[3]/Q
                         net (fo=6, routed)           0.133     0.274    accel_spi/sig24bitMiso_reg_n_0_[3]
    SLICE_X2Y101         FDCE                                         r  accel_spi/dataX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sclkCntr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/FSM_onehot_Moore_state_spiFSM_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sclkCntr_reg[4]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  accel_spi/sclkCntr_reg[4]/Q
                         net (fo=4, routed)           0.074     0.238    accel_spi/sclkCntr_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  accel_spi/FSM_onehot_Moore_state_spiFSM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.283    accel_spi/FSM_onehot_Moore_state_spiFSM[2]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  accel_spi/FSM_onehot_Moore_state_spiFSM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.158%)  route 0.146ns (50.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[1]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[1]/Q
                         net (fo=6, routed)           0.146     0.287    accel_spi/sig24bitMiso_reg_n_0_[1]
    SLICE_X1Y102         FDCE                                         r  accel_spi/dataAD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMiso_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.979%)  route 0.147ns (51.021%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[2]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[2]/Q
                         net (fo=6, routed)           0.147     0.288    accel_spi/sig24bitMiso_reg_n_0_[2]
    SLICE_X0Y101         FDCE                                         r  accel_spi/sig24bitMiso_reg[3]/D
  -------------------------------------------------------------------    -------------------





