// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _MatcherRee_HH_
#define _MatcherRee_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "MatcherRee_mac_mubkb.h"
#include "MatcherRee_mac_mucud.h"

namespace ap_rtl {

struct MatcherRee : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;


    // Module declarations
    MatcherRee(sc_module_name name);
    SC_HAS_PROCESS(MatcherRee);

    ~MatcherRee();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U0;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U1;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U2;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U3;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U4;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U5;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U6;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U7;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U8;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U9;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U10;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U11;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U12;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U13;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U14;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U15;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U16;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U17;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U18;
    MatcherRee_mac_mubkb<1,1,8,16,21,21>* MatcherRee_mac_mubkb_U19;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U20;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U21;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U22;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U23;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U24;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U25;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U26;
    MatcherRee_mac_mucud<1,1,9,16,21,21>* MatcherRee_mac_mucud_U27;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_data_out;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_V_data_V_0_sel;
    sc_signal< sc_logic > i_data_V_data_V_0_load_A;
    sc_signal< sc_logic > i_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_V_data_V_0_state;
    sc_signal< sc_logic > i_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > i_data_V_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > i_data_V_last_V_0_state;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_out;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_data_V_1_sel;
    sc_signal< sc_logic > o_data_V_data_V_1_load_A;
    sc_signal< sc_logic > o_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_data_V_1_state;
    sc_signal< sc_logic > o_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_data_out;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_out;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_last_V_1_sel;
    sc_signal< sc_lv<2> > o_data_V_last_V_1_state;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<16> > buffQ_V_14;
    sc_signal< sc_lv<16> > buffI_V_14;
    sc_signal< sc_lv<16> > buffQ_V_13;
    sc_signal< sc_lv<16> > buffI_V_13;
    sc_signal< sc_lv<16> > buffQ_V_12;
    sc_signal< sc_lv<16> > buffI_V_12;
    sc_signal< sc_lv<16> > buffQ_V_11;
    sc_signal< sc_lv<16> > buffI_V_11;
    sc_signal< sc_lv<16> > buffQ_V_10;
    sc_signal< sc_lv<16> > buffI_V_10;
    sc_signal< sc_lv<16> > buffQ_V_9;
    sc_signal< sc_lv<16> > buffI_V_9;
    sc_signal< sc_lv<16> > buffQ_V_8;
    sc_signal< sc_lv<16> > buffI_V_8;
    sc_signal< sc_lv<16> > buffQ_V_7;
    sc_signal< sc_lv<16> > buffI_V_7;
    sc_signal< sc_lv<16> > buffQ_V_6;
    sc_signal< sc_lv<16> > buffI_V_6;
    sc_signal< sc_lv<16> > buffQ_V_5;
    sc_signal< sc_lv<16> > buffI_V_5;
    sc_signal< sc_lv<16> > buffQ_V_4;
    sc_signal< sc_lv<16> > buffI_V_4;
    sc_signal< sc_lv<16> > buffQ_V_3;
    sc_signal< sc_lv<16> > buffI_V_3;
    sc_signal< sc_lv<16> > buffQ_V_2;
    sc_signal< sc_lv<16> > buffI_V_2;
    sc_signal< sc_lv<16> > buffQ_V_1;
    sc_signal< sc_lv<16> > buffI_V_1;
    sc_signal< sc_lv<16> > buffQ_V_0;
    sc_signal< sc_lv<16> > buffI_V_0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > currentState_load_reg_1564;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_currentState_load_reg_1564;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > start_V_read_read_fu_176_p2;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > currentState_load_load_fu_201_p1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_currentState_load_reg_1564;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_currentState_load_reg_1564;
    sc_signal< sc_lv<11> > tmp_fu_215_p1;
    sc_signal< sc_lv<11> > tmp_reg_1568;
    sc_signal< sc_lv<11> > tmp_1_fu_219_p4;
    sc_signal< sc_lv<11> > tmp_1_reg_1573;
    sc_signal< sc_lv<16> > tmp_6_reg_1578;
    sc_signal< sc_lv<16> > tmp_9_reg_1583;
    sc_signal< sc_lv<16> > buffQ_V_2_load_reg_1588;
    sc_signal< sc_lv<16> > buffI_V_2_load_reg_1593;
    sc_signal< sc_lv<16> > tmp_13_reg_1598;
    sc_signal< sc_lv<16> > tmp_14_reg_1603;
    sc_signal< sc_lv<16> > buffQ_V_4_load_reg_1608;
    sc_signal< sc_lv<16> > buffI_V_4_load_reg_1613;
    sc_signal< sc_lv<16> > tmp_17_reg_1618;
    sc_signal< sc_lv<16> > tmp_18_reg_1623;
    sc_signal< sc_lv<16> > buffQ_V_6_load_reg_1628;
    sc_signal< sc_lv<16> > buffI_V_6_load_reg_1633;
    sc_signal< sc_lv<16> > tmp_21_reg_1638;
    sc_signal< sc_lv<16> > tmp_22_reg_1643;
    sc_signal< sc_lv<16> > buffQ_V_8_load_reg_1648;
    sc_signal< sc_lv<16> > buffI_V_8_load_reg_1653;
    sc_signal< sc_lv<16> > tmp_25_reg_1658;
    sc_signal< sc_lv<16> > tmp_26_reg_1663;
    sc_signal< sc_lv<16> > buffQ_V_10_load_reg_1668;
    sc_signal< sc_lv<16> > buffI_V_10_load_reg_1673;
    sc_signal< sc_lv<16> > tmp_29_reg_1678;
    sc_signal< sc_lv<16> > tmp_30_reg_1683;
    sc_signal< sc_lv<16> > buffQ_V_12_load_reg_1688;
    sc_signal< sc_lv<16> > buffI_V_12_load_reg_1693;
    sc_signal< sc_lv<16> > tmp_33_reg_1698;
    sc_signal< sc_lv<16> > tmp_34_reg_1703;
    sc_signal< sc_lv<32> > p_Result_s_fu_1299_p3;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<16> > tmp_5_fu_363_p3;
    sc_signal< sc_lv<16> > tmp_7_fu_376_p3;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<10> > tmp_2_fu_229_p1;
    sc_signal< sc_lv<20> > p_shl2_fu_241_p3;
    sc_signal< sc_lv<21> > p_shl1_fu_233_p3;
    sc_signal< sc_lv<21> > p_shl2_cast_fu_249_p1;
    sc_signal< sc_lv<10> > tmp_3_fu_259_p4;
    sc_signal< sc_lv<20> > p_shl4_fu_277_p3;
    sc_signal< sc_lv<21> > p_shl3_fu_269_p3;
    sc_signal< sc_lv<21> > p_shl4_cast_fu_285_p1;
    sc_signal< sc_lv<21> > p_Val2_7_fu_253_p2;
    sc_signal< sc_lv<21> > p_Val2_s_fu_289_p2;
    sc_signal< sc_lv<15> > tmp_4_fu_389_p1;
    sc_signal< sc_lv<20> > p_shl6_fu_401_p3;
    sc_signal< sc_lv<21> > p_shl6_cast_fu_409_p1;
    sc_signal< sc_lv<21> > p_shl5_fu_393_p3;
    sc_signal< sc_lv<21> > tmp_1_1_fu_419_p3;
    sc_signal< sc_lv<21> > p_Val2_7_1_fu_413_p2;
    sc_signal< sc_lv<15> > tmp_8_fu_432_p1;
    sc_signal< sc_lv<20> > p_shl7_fu_444_p3;
    sc_signal< sc_lv<21> > p_shl7_cast_fu_452_p1;
    sc_signal< sc_lv<21> > p_shl_fu_436_p3;
    sc_signal< sc_lv<21> > tmp_11_1_fu_462_p3;
    sc_signal< sc_lv<21> > p_Val2_10_1_fu_456_p2;
    sc_signal< sc_lv<21> > p_Val2_8_1_fu_426_p2;
    sc_signal< sc_lv<16> > tmp_s_fu_479_p4;
    sc_signal< sc_lv<21> > p_Val2_11_1_fu_469_p2;
    sc_signal< sc_lv<16> > tmp_10_fu_501_p4;
    sc_signal< sc_lv<21> > grp_fu_1308_p3;
    sc_signal< sc_lv<16> > tmp_11_fu_523_p4;
    sc_signal< sc_lv<21> > grp_fu_1317_p3;
    sc_signal< sc_lv<16> > tmp_12_fu_544_p4;
    sc_signal< sc_lv<21> > grp_fu_1326_p3;
    sc_signal< sc_lv<21> > grp_fu_1335_p3;
    sc_signal< sc_lv<21> > grp_fu_1344_p3;
    sc_signal< sc_lv<16> > tmp_15_fu_643_p4;
    sc_signal< sc_lv<21> > grp_fu_1353_p3;
    sc_signal< sc_lv<16> > tmp_16_fu_664_p4;
    sc_signal< sc_lv<21> > grp_fu_1362_p3;
    sc_signal< sc_lv<21> > grp_fu_1371_p3;
    sc_signal< sc_lv<21> > grp_fu_1380_p3;
    sc_signal< sc_lv<16> > tmp_19_fu_763_p4;
    sc_signal< sc_lv<21> > grp_fu_1389_p3;
    sc_signal< sc_lv<16> > tmp_20_fu_784_p4;
    sc_signal< sc_lv<21> > grp_fu_1398_p3;
    sc_signal< sc_lv<21> > grp_fu_1407_p3;
    sc_signal< sc_lv<21> > grp_fu_1416_p3;
    sc_signal< sc_lv<16> > tmp_23_fu_883_p4;
    sc_signal< sc_lv<21> > grp_fu_1425_p3;
    sc_signal< sc_lv<16> > tmp_24_fu_904_p4;
    sc_signal< sc_lv<21> > grp_fu_1434_p3;
    sc_signal< sc_lv<21> > grp_fu_1443_p3;
    sc_signal< sc_lv<21> > grp_fu_1452_p3;
    sc_signal< sc_lv<16> > tmp_27_fu_1003_p4;
    sc_signal< sc_lv<21> > grp_fu_1461_p3;
    sc_signal< sc_lv<16> > tmp_28_fu_1024_p4;
    sc_signal< sc_lv<21> > grp_fu_1470_p3;
    sc_signal< sc_lv<21> > grp_fu_1479_p3;
    sc_signal< sc_lv<21> > grp_fu_1488_p3;
    sc_signal< sc_lv<16> > tmp_31_fu_1123_p4;
    sc_signal< sc_lv<21> > grp_fu_1497_p3;
    sc_signal< sc_lv<16> > tmp_32_fu_1144_p4;
    sc_signal< sc_lv<21> > grp_fu_1506_p3;
    sc_signal< sc_lv<21> > grp_fu_1515_p3;
    sc_signal< sc_lv<21> > grp_fu_1524_p3;
    sc_signal< sc_lv<16> > tmp_35_fu_1243_p4;
    sc_signal< sc_lv<21> > grp_fu_1542_p3;
    sc_signal< sc_lv<21> > grp_fu_1533_p3;
    sc_signal< sc_lv<16> > tmp_36_fu_1273_p4;
    sc_signal< sc_lv<21> > grp_fu_1551_p3;
    sc_signal< sc_lv<16> > tmp_14_s_fu_1290_p4;
    sc_signal< sc_lv<16> > tmp_9_s_fu_1260_p4;
    sc_signal< sc_lv<8> > grp_fu_1308_p0;
    sc_signal< sc_lv<21> > grp_fu_1308_p2;
    sc_signal< sc_lv<8> > grp_fu_1317_p0;
    sc_signal< sc_lv<21> > grp_fu_1317_p2;
    sc_signal< sc_lv<9> > grp_fu_1326_p0;
    sc_signal< sc_lv<21> > grp_fu_1326_p2;
    sc_signal< sc_lv<9> > grp_fu_1335_p0;
    sc_signal< sc_lv<21> > grp_fu_1335_p2;
    sc_signal< sc_lv<9> > grp_fu_1344_p0;
    sc_signal< sc_lv<21> > grp_fu_1344_p2;
    sc_signal< sc_lv<9> > grp_fu_1353_p0;
    sc_signal< sc_lv<21> > grp_fu_1353_p2;
    sc_signal< sc_lv<9> > grp_fu_1362_p0;
    sc_signal< sc_lv<21> > grp_fu_1362_p2;
    sc_signal< sc_lv<9> > grp_fu_1371_p0;
    sc_signal< sc_lv<21> > grp_fu_1371_p2;
    sc_signal< sc_lv<9> > grp_fu_1380_p0;
    sc_signal< sc_lv<21> > grp_fu_1380_p2;
    sc_signal< sc_lv<9> > grp_fu_1389_p0;
    sc_signal< sc_lv<21> > grp_fu_1389_p2;
    sc_signal< sc_lv<9> > grp_fu_1398_p0;
    sc_signal< sc_lv<21> > grp_fu_1398_p2;
    sc_signal< sc_lv<9> > grp_fu_1407_p0;
    sc_signal< sc_lv<21> > grp_fu_1407_p2;
    sc_signal< sc_lv<8> > grp_fu_1416_p0;
    sc_signal< sc_lv<21> > grp_fu_1416_p2;
    sc_signal< sc_lv<8> > grp_fu_1425_p0;
    sc_signal< sc_lv<21> > grp_fu_1425_p2;
    sc_signal< sc_lv<8> > grp_fu_1434_p0;
    sc_signal< sc_lv<21> > grp_fu_1434_p2;
    sc_signal< sc_lv<8> > grp_fu_1443_p0;
    sc_signal< sc_lv<21> > grp_fu_1443_p2;
    sc_signal< sc_lv<8> > grp_fu_1452_p0;
    sc_signal< sc_lv<21> > grp_fu_1452_p2;
    sc_signal< sc_lv<8> > grp_fu_1461_p0;
    sc_signal< sc_lv<21> > grp_fu_1461_p2;
    sc_signal< sc_lv<8> > grp_fu_1470_p0;
    sc_signal< sc_lv<21> > grp_fu_1470_p2;
    sc_signal< sc_lv<8> > grp_fu_1479_p0;
    sc_signal< sc_lv<21> > grp_fu_1479_p2;
    sc_signal< sc_lv<9> > grp_fu_1488_p0;
    sc_signal< sc_lv<21> > grp_fu_1488_p2;
    sc_signal< sc_lv<9> > grp_fu_1497_p0;
    sc_signal< sc_lv<21> > grp_fu_1497_p2;
    sc_signal< sc_lv<9> > grp_fu_1506_p0;
    sc_signal< sc_lv<21> > grp_fu_1506_p2;
    sc_signal< sc_lv<9> > grp_fu_1515_p0;
    sc_signal< sc_lv<21> > grp_fu_1515_p2;
    sc_signal< sc_lv<9> > grp_fu_1524_p0;
    sc_signal< sc_lv<21> > grp_fu_1524_p2;
    sc_signal< sc_lv<9> > grp_fu_1533_p0;
    sc_signal< sc_lv<21> > grp_fu_1533_p2;
    sc_signal< sc_lv<9> > grp_fu_1542_p0;
    sc_signal< sc_lv<21> > grp_fu_1542_p2;
    sc_signal< sc_lv<9> > grp_fu_1551_p0;
    sc_signal< sc_lv<21> > grp_fu_1551_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<21> ap_const_lv21_76;
    static const sc_lv<21> ap_const_lv21_9C;
    static const sc_lv<21> ap_const_lv21_A9;
    static const sc_lv<21> ap_const_lv21_CC;
    static const sc_lv<21> ap_const_lv21_B6;
    static const sc_lv<21> ap_const_lv21_8C;
    static const sc_lv<21> ap_const_lv21_79;
    static const sc_lv<21> ap_const_lv21_5C;
    static const sc_lv<21> ap_const_lv21_49;
    static const sc_lv<21> ap_const_lv21_69;
    static const sc_lv<21> ap_const_lv21_93;
    static const sc_lv<21> ap_const_lv21_B3;
    static const sc_lv<21> ap_const_lv21_D3;
    static const sc_lv<21> ap_const_lv21_D0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_currentState_load_load_fu_201_p1();
    void thread_grp_fu_1308_p0();
    void thread_grp_fu_1308_p2();
    void thread_grp_fu_1317_p0();
    void thread_grp_fu_1317_p2();
    void thread_grp_fu_1326_p0();
    void thread_grp_fu_1326_p2();
    void thread_grp_fu_1335_p0();
    void thread_grp_fu_1335_p2();
    void thread_grp_fu_1344_p0();
    void thread_grp_fu_1344_p2();
    void thread_grp_fu_1353_p0();
    void thread_grp_fu_1353_p2();
    void thread_grp_fu_1362_p0();
    void thread_grp_fu_1362_p2();
    void thread_grp_fu_1371_p0();
    void thread_grp_fu_1371_p2();
    void thread_grp_fu_1380_p0();
    void thread_grp_fu_1380_p2();
    void thread_grp_fu_1389_p0();
    void thread_grp_fu_1389_p2();
    void thread_grp_fu_1398_p0();
    void thread_grp_fu_1398_p2();
    void thread_grp_fu_1407_p0();
    void thread_grp_fu_1407_p2();
    void thread_grp_fu_1416_p0();
    void thread_grp_fu_1416_p2();
    void thread_grp_fu_1425_p0();
    void thread_grp_fu_1425_p2();
    void thread_grp_fu_1434_p0();
    void thread_grp_fu_1434_p2();
    void thread_grp_fu_1443_p0();
    void thread_grp_fu_1443_p2();
    void thread_grp_fu_1452_p0();
    void thread_grp_fu_1452_p2();
    void thread_grp_fu_1461_p0();
    void thread_grp_fu_1461_p2();
    void thread_grp_fu_1470_p0();
    void thread_grp_fu_1470_p2();
    void thread_grp_fu_1479_p0();
    void thread_grp_fu_1479_p2();
    void thread_grp_fu_1488_p0();
    void thread_grp_fu_1488_p2();
    void thread_grp_fu_1497_p0();
    void thread_grp_fu_1497_p2();
    void thread_grp_fu_1506_p0();
    void thread_grp_fu_1506_p2();
    void thread_grp_fu_1515_p0();
    void thread_grp_fu_1515_p2();
    void thread_grp_fu_1524_p0();
    void thread_grp_fu_1524_p2();
    void thread_grp_fu_1533_p0();
    void thread_grp_fu_1533_p2();
    void thread_grp_fu_1542_p0();
    void thread_grp_fu_1542_p2();
    void thread_grp_fu_1551_p0();
    void thread_grp_fu_1551_p2();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_V_data_V_0_ack_in();
    void thread_i_data_V_data_V_0_ack_out();
    void thread_i_data_V_data_V_0_data_out();
    void thread_i_data_V_data_V_0_load_A();
    void thread_i_data_V_data_V_0_load_B();
    void thread_i_data_V_data_V_0_sel();
    void thread_i_data_V_data_V_0_state_cmp_full();
    void thread_i_data_V_data_V_0_vld_in();
    void thread_i_data_V_data_V_0_vld_out();
    void thread_i_data_V_last_V_0_ack_out();
    void thread_i_data_V_last_V_0_vld_in();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_V_data_V_1_ack_in();
    void thread_o_data_V_data_V_1_ack_out();
    void thread_o_data_V_data_V_1_data_out();
    void thread_o_data_V_data_V_1_load_A();
    void thread_o_data_V_data_V_1_load_B();
    void thread_o_data_V_data_V_1_sel();
    void thread_o_data_V_data_V_1_state_cmp_full();
    void thread_o_data_V_data_V_1_vld_in();
    void thread_o_data_V_data_V_1_vld_out();
    void thread_o_data_V_last_V_1_ack_in();
    void thread_o_data_V_last_V_1_ack_out();
    void thread_o_data_V_last_V_1_data_out();
    void thread_o_data_V_last_V_1_sel();
    void thread_o_data_V_last_V_1_vld_in();
    void thread_o_data_V_last_V_1_vld_out();
    void thread_p_Result_s_fu_1299_p3();
    void thread_p_Val2_10_1_fu_456_p2();
    void thread_p_Val2_11_1_fu_469_p2();
    void thread_p_Val2_7_1_fu_413_p2();
    void thread_p_Val2_7_fu_253_p2();
    void thread_p_Val2_8_1_fu_426_p2();
    void thread_p_Val2_s_fu_289_p2();
    void thread_p_shl1_fu_233_p3();
    void thread_p_shl2_cast_fu_249_p1();
    void thread_p_shl2_fu_241_p3();
    void thread_p_shl3_fu_269_p3();
    void thread_p_shl4_cast_fu_285_p1();
    void thread_p_shl4_fu_277_p3();
    void thread_p_shl5_fu_393_p3();
    void thread_p_shl6_cast_fu_409_p1();
    void thread_p_shl6_fu_401_p3();
    void thread_p_shl7_cast_fu_452_p1();
    void thread_p_shl7_fu_444_p3();
    void thread_p_shl_fu_436_p3();
    void thread_start_V_read_read_fu_176_p2();
    void thread_tmp_10_fu_501_p4();
    void thread_tmp_11_1_fu_462_p3();
    void thread_tmp_11_fu_523_p4();
    void thread_tmp_12_fu_544_p4();
    void thread_tmp_14_s_fu_1290_p4();
    void thread_tmp_15_fu_643_p4();
    void thread_tmp_16_fu_664_p4();
    void thread_tmp_19_fu_763_p4();
    void thread_tmp_1_1_fu_419_p3();
    void thread_tmp_1_fu_219_p4();
    void thread_tmp_20_fu_784_p4();
    void thread_tmp_23_fu_883_p4();
    void thread_tmp_24_fu_904_p4();
    void thread_tmp_27_fu_1003_p4();
    void thread_tmp_28_fu_1024_p4();
    void thread_tmp_2_fu_229_p1();
    void thread_tmp_31_fu_1123_p4();
    void thread_tmp_32_fu_1144_p4();
    void thread_tmp_35_fu_1243_p4();
    void thread_tmp_36_fu_1273_p4();
    void thread_tmp_3_fu_259_p4();
    void thread_tmp_4_fu_389_p1();
    void thread_tmp_5_fu_363_p3();
    void thread_tmp_7_fu_376_p3();
    void thread_tmp_8_fu_432_p1();
    void thread_tmp_9_s_fu_1260_p4();
    void thread_tmp_fu_215_p1();
    void thread_tmp_s_fu_479_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
