Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 09:00:17 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        45          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10518)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8677)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (216)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10518)
----------------------------
 There are 3496 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8677)
---------------------------------------------------
 There are 8677 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (216)
--------------------------------
 There are 216 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.026        0.000                      0                 1783        0.034        0.000                      0                 1783        0.000        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         11.705        0.000                      0                   55        0.232        0.000                      0                   55       12.968        0.000                       0                   130  
  vga_hd_vga_clock              1.069        0.000                      0                   66        0.191        0.000                      0                   66        2.867        0.000                       0                    57  
  vga_sd_vga_clock             34.101        0.000                      0                   46        0.259        0.000                      0                   46       19.702        0.000                       0                    37  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       38.652        0.000                      0                   55        0.232        0.000                      0                   55       26.436        0.000                       0                   130  
  vga_hd_vga_clock_1            7.805        0.000                      0                   66        0.191        0.000                      0                   66        6.234        0.000                       0                    57  
  vga_sd_vga_clock_1           74.519        0.000                      0                   46        0.259        0.000                      0                   46       39.904        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock          0.136        0.000                      0                 1619        0.921        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock          5.639        0.000                      0                 1619        0.906        0.000                      0                 1619  
tile_clock_vga_clock_1  tile_clock_vga_clock         11.705        0.000                      0                   55        0.034        0.000                      0                   55  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.870        0.000                      0                 1619        0.921        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock         19.121        0.000                      0                 1619        0.919        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock              0.026        0.000                      0                    3        0.236        0.000                      0                    3  
tile_clock_vga_clock_1  vga_hd_vga_clock              0.038        0.000                      0                    3        0.247        0.000                      0                    3  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.069        0.000                      0                   66        0.038        0.000                      0                   66  
tile_clock_vga_clock    vga_sd_vga_clock              5.668        0.000                      0                    3        0.520        0.000                      0                    3  
tile_clock_vga_clock_1  vga_sd_vga_clock              5.668        0.000                      0                    3        0.520        0.000                      0                    3  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.101        0.000                      0                   46        0.046        0.000                      0                   46  
tile_clock_vga_clock    tile_clock_vga_clock_1       11.705        0.000                      0                   55        0.034        0.000                      0                   55  
vga_hd_vga_clock        tile_clock_vga_clock_1        0.148        0.000                      0                 1619        0.932        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock_1        5.639        0.000                      0                 1619        0.906        0.000                      0                 1619  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.882        0.000                      0                 1619        0.932        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       19.121        0.000                      0                 1619        0.919        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock_1            6.760        0.000                      0                    3        0.236        0.000                      0                    3  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.069        0.000                      0                   66        0.038        0.000                      0                   66  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            6.772        0.000                      0                    3        0.247        0.000                      0                    3  
tile_clock_vga_clock    vga_sd_vga_clock_1           19.150        0.000                      0                    3        0.534        0.000                      0                    3  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.101        0.000                      0                   46        0.046        0.000                      0                   46  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           19.150        0.000                      0                    3        0.534        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       11.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        14.964ns  (logic 2.210ns (14.769%)  route 12.754ns (85.231%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         6.886     6.413    snek/part_number_reg_n_0_[2]
    SLICE_X8Y8           MUXF7 (Prop_muxf7_S_O)       0.486     6.899 r  snek/found_hit_reg_i_434/O
                         net (fo=1, routed)           0.000     6.899    snek/found_hit_reg_i_434_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     6.997 r  snek/found_hit_reg_i_291/O
                         net (fo=1, routed)           2.421     9.418    snek/found_hit_reg_i_291_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.319     9.737 r  snek/found_hit_i_147/O
                         net (fo=1, routed)           0.000     9.737    snek/found_hit_i_147_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.954 r  snek/found_hit_reg_i_62/O
                         net (fo=1, routed)           1.129    11.083    snek/found_hit_reg_i_62_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.382 r  snek/found_hit_i_22/O
                         net (fo=1, routed)           0.670    12.053    snek/found_hit_i_22_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.177 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.672    12.849    snek/found_hit2
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124    12.973 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.976    13.948    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.124    14.072 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    14.072    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.031    25.777    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.777    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             20.107ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.199ns (18.115%)  route 5.420ns (81.885%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.667 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     5.667    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    25.775    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                 20.107    

Slack (MET) :             20.159ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.193ns (18.040%)  route 5.420ns (81.960%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.118     5.661 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     5.661    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.075    25.821    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.821    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 20.159    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.609ns (11.452%)  route 4.709ns (88.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.153     3.739 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.627     4.366    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X58Y27         FDSE (Setup_fdse_C_D)       -0.270    25.540    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.540    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 21.174    

Slack (MET) :             21.233ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.710 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.800     4.510    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)       -0.067    25.743    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 21.233    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    25.223    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.223    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    25.223    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.223    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.672ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.837%)  route 3.082ns (84.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 25.448 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.973     2.712    snek/part_number[7]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.507    25.448    snek/tile_clock
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/C
                         clock pessimism              0.564    26.011    
                         clock uncertainty           -0.199    25.813    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    25.384    snek/part_number_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 22.672    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.606ns (15.963%)  route 3.190ns (84.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]_rep/Q
                         net (fo=106, routed)         2.808     2.312    snek/part_number_reg[0]_rep_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.150     2.462 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.382     2.845    snek/in6[2]
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.264    25.546    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.893ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.666%)  route 3.067ns (81.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 25.379 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.278     1.843    snek/part_number_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.967 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.789     2.756    snek/part_number[7]_i_3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.880 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     2.880    snek/in6[6]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.438    25.379    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    25.942    
                         clock uncertainty           -0.199    25.744    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.029    25.773    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 22.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/FSM_sequential_nstate_reg[0]/Q
                         net (fo=1, routed)           0.177    -0.305    snek/nstate[0]
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.070    -0.537    snek/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.559    -0.622    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.481 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.170    -0.311    snek/part_number_reg_n_0_[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.042    -0.269 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    snek/in6[0]
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.827    -0.863    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X37Y35         FDSE (Hold_fdse_C_D)         0.105    -0.517    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.337    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.556    -0.625    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.305    snek/part_number_reg_n_0_[6]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    -0.263 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    snek/in6[7]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.824    -0.866    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107    -0.518    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y4          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.339    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.336    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.225 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y4      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y4      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y2      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y2      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y6      srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y6      srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y7      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y7      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y1      display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y1      display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y1      display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y1      display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y3      display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y4      display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.836ns (35.324%)  route 3.362ns (64.676%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.870 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.416 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.853     7.269    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434     7.870    graphics/hd/pixel_clock01_out
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903     8.773    
                         clock uncertainty           -0.153     8.620    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.282     8.338    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.855ns (36.725%)  route 3.196ns (63.275%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.435 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.687     7.122    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X37Y27         FDCE (Setup_fdce_C_D)       -0.279     8.338    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.724ns (34.372%)  route 3.292ns (65.628%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.870 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.304 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.783     7.087    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434     7.870    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903     8.773    
                         clock uncertainty           -0.153     8.620    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)       -0.256     8.364    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.929ns (39.294%)  route 2.980ns (60.706%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.509 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.471     6.980    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.249     8.367    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.815ns (38.904%)  route 2.850ns (61.096%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.395 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.342     6.736    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.263     8.353    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.952ns (20.893%)  route 3.605ns (79.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.944     6.628    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.138     0.727    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.772 r  graphics/hd/v_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.772    graphics/hd/v_sync_state0
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.461    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     0.581    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.302    food/rng/Q[5]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.515    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.556     0.453    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     0.617 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.170     0.787    graphics/hd/h_sync_state_reg_n_0
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.103     0.464    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.059     0.523    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.256    food/rng/Q[12]
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y39         FDPE (Hold_fdpe_C_D)         0.066    -0.522    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.440 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.321    food/rng/value_reg_n_0_[18]
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)        -0.001    -0.589    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.188    -0.237    food/rng/value_reg_n_0_[16]
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X65Y39         FDPE (Hold_fdpe_C_D)         0.070    -0.505    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 food/rng/value_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[19]/Q
                         net (fo=1, routed)           0.200    -0.224    food/rng/value[19]
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.046    -0.178 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    food/rng/value[18]_i_1_n_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)         0.131    -0.457    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.250    food/rng/Q[6]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.059    -0.531    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.189    -0.238    food/rng/Q[3]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.063    -0.527    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.589    food/rng/value_reg[19]_0
    SLICE_X62Y37         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.222    food/rng/Q[8]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.512    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X64Y36     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X62Y39     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X62Y39     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X62Y39     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X63Y39     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X63Y39     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X65Y39     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X64Y36     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X64Y36     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X63Y39     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X63Y39     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X64Y36     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X64Y36     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X62Y39     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X63Y39     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X63Y39     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 34.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.579%)  route 0.214ns (53.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.046     0.836 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.836    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.079     0.469    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     0.576    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.446%)  route 0.214ns (53.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.835 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.835    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.079     0.469    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     0.560    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.275%)  route 0.184ns (49.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.184     0.762    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.112     0.437    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092     0.529    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.118%)  route 0.147ns (36.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.835 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.835    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.576 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.256     0.833    graphics/sd/h_sync_state
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.079     0.474    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.059     0.533    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.574 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.252     0.826    graphics/sd/v_sync_state
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.099     0.449    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.071     0.520    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.644%)  route 0.192ns (45.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 f  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.133     0.707    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.752 r  graphics/sd/v_sync_state_i_2/O
                         net (fo=1, routed)           0.059     0.811    graphics/sd/v_sync_state_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.856 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.856    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.099     0.446    
    SLICE_X44Y26         FDPE (Hold_fdpe_C_D)         0.091     0.537    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[9]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.099     0.450    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.092     0.542    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[2]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.099     0.450    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.091     0.541    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (65.934%)  route 0.147ns (34.066%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.868 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.868    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X48Y24     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X49Y27     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       38.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.652ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        14.964ns  (logic 2.210ns (14.769%)  route 12.754ns (85.231%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         6.886     6.413    snek/part_number_reg_n_0_[2]
    SLICE_X8Y8           MUXF7 (Prop_muxf7_S_O)       0.486     6.899 r  snek/found_hit_reg_i_434/O
                         net (fo=1, routed)           0.000     6.899    snek/found_hit_reg_i_434_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     6.997 r  snek/found_hit_reg_i_291/O
                         net (fo=1, routed)           2.421     9.418    snek/found_hit_reg_i_291_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.319     9.737 r  snek/found_hit_i_147/O
                         net (fo=1, routed)           0.000     9.737    snek/found_hit_i_147_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.954 r  snek/found_hit_reg_i_62/O
                         net (fo=1, routed)           1.129    11.083    snek/found_hit_reg_i_62_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.382 r  snek/found_hit_i_22/O
                         net (fo=1, routed)           0.670    12.053    snek/found_hit_i_22_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.177 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.672    12.849    snek/found_hit2
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124    12.973 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.976    13.948    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.124    14.072 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    14.072    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.187    52.693    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.031    52.724    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.724    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                 38.652    

Slack (MET) :             47.055ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.199ns (18.115%)  route 5.420ns (81.885%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.667 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     5.667    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.187    52.693    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    52.722    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.722    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                 47.055    

Slack (MET) :             47.107ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.193ns (18.040%)  route 5.420ns (81.960%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.118     5.661 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     5.661    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.187    52.693    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.075    52.768    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.768    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 47.107    

Slack (MET) :             48.121ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.609ns (11.452%)  route 4.709ns (88.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.153     3.739 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.627     4.366    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.187    52.757    
    SLICE_X58Y27         FDSE (Setup_fdse_C_D)       -0.270    52.487    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.487    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 48.121    

Slack (MET) :             48.180ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.710 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.800     4.510    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.187    52.757    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)       -0.067    52.690    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.690    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 48.180    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.187    52.694    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    52.170    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.170    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.187    52.694    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    52.170    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.170    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.620ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.837%)  route 3.082ns (84.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.973     2.712    snek/part_number[7]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.507    52.384    snek/tile_clock
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/C
                         clock pessimism              0.564    52.948    
                         clock uncertainty           -0.187    52.760    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    52.331    snek/part_number_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         52.331    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 49.620    

Slack (MET) :             49.649ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.606ns (15.963%)  route 3.190ns (84.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]_rep/Q
                         net (fo=106, routed)         2.808     2.312    snek/part_number_reg[0]_rep_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.150     2.462 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.382     2.845    snek/in6[2]
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.187    52.757    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.264    52.493    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.493    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                 49.649    

Slack (MET) :             49.840ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.666%)  route 3.067ns (81.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 52.315 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.278     1.843    snek/part_number_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.967 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.789     2.756    snek/part_number[7]_i_3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.880 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     2.880    snek/in6[6]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.438    52.315    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    52.879    
                         clock uncertainty           -0.187    52.691    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.029    52.720    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.720    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 49.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/FSM_sequential_nstate_reg[0]/Q
                         net (fo=1, routed)           0.177    -0.305    snek/nstate[0]
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.070    -0.537    snek/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.559    -0.622    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.481 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.170    -0.311    snek/part_number_reg_n_0_[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.042    -0.269 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    snek/in6[0]
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.827    -0.863    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X37Y35         FDSE (Hold_fdse_C_D)         0.105    -0.517    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.337    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.556    -0.625    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.305    snek/part_number_reg_n_0_[6]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    -0.263 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    snek/in6[7]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.824    -0.866    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107    -0.518    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y4          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.339    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.480    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.336    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.225 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.481    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y4      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y4      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y2      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y2      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y6      srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y6      srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y7      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y7      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y1      display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y1      display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y1      display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y1      display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y3      display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y4      display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        7.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.836ns (35.324%)  route 3.362ns (64.676%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 14.604 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.416 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.853     7.269    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434    14.604    graphics/hd/pixel_clock01_out
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903    15.507    
                         clock uncertainty           -0.151    15.356    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.282    15.074    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.855ns (36.725%)  route 3.196ns (63.275%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.435 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.687     7.122    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.151    15.353    
    SLICE_X37Y27         FDCE (Setup_fdce_C_D)       -0.279    15.074    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.724ns (34.372%)  route 3.292ns (65.628%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 14.604 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.304 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.783     7.087    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434    14.604    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903    15.507    
                         clock uncertainty           -0.151    15.356    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)       -0.256    15.100    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.929ns (39.294%)  route 2.980ns (60.706%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.509 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.471     6.980    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.249    15.103    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.815ns (38.904%)  route 2.850ns (61.096%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.395 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.342     6.736    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.263    15.089    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.147    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.147    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.147    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.147    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.952ns (20.893%)  route 3.605ns (79.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.944     6.628    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X39Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.147    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  8.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.138     0.727    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.772 r  graphics/hd/v_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.772    graphics/hd/v_sync_state0
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.461    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     0.581    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.302    food/rng/Q[5]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.515    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.556     0.453    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     0.617 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.170     0.787    graphics/hd/h_sync_state_reg_n_0
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.103     0.464    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.059     0.523    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.256    food/rng/Q[12]
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y39         FDPE (Hold_fdpe_C_D)         0.066    -0.522    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.440 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.321    food/rng/value_reg_n_0_[18]
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)        -0.001    -0.589    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.188    -0.237    food/rng/value_reg_n_0_[16]
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X65Y39         FDPE (Hold_fdpe_C_D)         0.070    -0.505    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 food/rng/value_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[19]/Q
                         net (fo=1, routed)           0.200    -0.224    food/rng/value[19]
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.046    -0.178 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    food/rng/value[18]_i_1_n_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)         0.131    -0.457    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.250    food/rng/Q[6]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.059    -0.531    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.189    -0.238    food/rng/Q[3]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.063    -0.527    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.589    food/rng/value_reg[19]_0
    SLICE_X62Y37         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.222    food/rng/Q[8]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.512    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X64Y36     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X62Y39     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X62Y39     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X62Y39     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X63Y39     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X63Y39     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X65Y39     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X64Y36     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X64Y36     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X63Y39     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X63Y39     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X64Y36     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X64Y36     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X62Y39     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X63Y39     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X63Y39     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.519ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.199    82.633    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.428    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         82.428    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 74.519    

Slack (MET) :             74.519ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.199    82.633    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.428    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         82.428    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 74.519    

Slack (MET) :             74.519ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.199    82.633    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.428    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         82.428    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 74.519    

Slack (MET) :             74.519ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.199    82.633    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.428    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         82.428    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 74.519    

Slack (MET) :             74.863ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 74.863    

Slack (MET) :             74.863ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 74.863    

Slack (MET) :             74.863ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 74.863    

Slack (MET) :             74.863ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 74.863    

Slack (MET) :             74.890ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 74.890    

Slack (MET) :             74.890ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 74.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.579%)  route 0.214ns (53.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.046     0.836 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.836    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.079     0.469    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     0.576    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.446%)  route 0.214ns (53.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.835 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.835    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.079     0.469    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     0.560    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.275%)  route 0.184ns (49.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.184     0.762    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.112     0.437    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092     0.529    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.118%)  route 0.147ns (36.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.835 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.835    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.576 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.256     0.833    graphics/sd/h_sync_state
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.079     0.474    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.059     0.533    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.574 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.252     0.826    graphics/sd/v_sync_state
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.099     0.449    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.071     0.520    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.644%)  route 0.192ns (45.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 f  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.133     0.707    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.752 r  graphics/sd/v_sync_state_i_2/O
                         net (fo=1, routed)           0.059     0.811    graphics/sd/v_sync_state_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.856 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.856    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.099     0.446    
    SLICE_X44Y26         FDPE (Hold_fdpe_C_D)         0.091     0.537    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[9]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.099     0.450    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.092     0.542    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[2]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.099     0.450    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.091     0.541    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (65.934%)  route 0.147ns (34.066%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.868 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.868    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X48Y24     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X49Y27     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y28     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X48Y26     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__3/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.297%)  route 2.278ns (79.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    23.613    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    23.737 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.400    25.138    graphics_n_48
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    25.274    srl_ramb18__3
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    23.764    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.888 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    25.121    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.121    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    23.764    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.888 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    25.121    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.121    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 22.278 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    22.278    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    22.734 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    23.512    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.636 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    25.089    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.089    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 22.278 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    22.278    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    22.734 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    23.512    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.636 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    25.089    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.089    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__17/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.812ns  (logic 0.580ns (20.625%)  route 2.232ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.638    23.368    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.124    23.492 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          1.594    25.086    graphics_n_29
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    25.260    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.086    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    23.613    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    23.737 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    25.095    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    25.272    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -25.095    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    23.613    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    23.737 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    25.095    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    25.272    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -25.095    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__9/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.819ns  (logic 0.580ns (20.572%)  route 2.239ns (79.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    23.764    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.888 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.205    25.093    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    25.274    srl_ramb18__9
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -25.093    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.705%)  route 2.221ns (79.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 22.278 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    22.278    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    22.734 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    23.512    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    23.636 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.443    25.079    graphics_n_43
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.260    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.208    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.208    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.205    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.205    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.208    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.208    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.992    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.228%)  route 3.497ns (85.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.493    46.546    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241    52.185    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -46.546    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    44.797    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    44.921 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    46.544    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.189    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.544    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    44.797    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    44.921 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    46.544    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.189    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.544    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__8/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    46.487    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.182    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.487    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__8/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    46.487    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.182    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.487    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.013ns  (logic 0.580ns (14.453%)  route 3.433ns (85.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.430    46.482    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    52.185    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -46.482    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.988ns  (logic 0.580ns (14.543%)  route 3.408ns (85.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.405    46.457    graphics_n_36
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.333    52.428    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.241    52.187    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         52.187    
                         arrival time                         -46.457    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.611%)  route 3.390ns (85.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.386    46.439    graphics_n_36
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    52.182    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.439    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    46.432    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.182    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.432    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    46.432    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.182    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.432    
  -------------------------------------------------------------------
                         slack                                  5.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__6/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.661%)  route 0.635ns (77.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.387     1.256    graphics_n_47
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.822    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.333     0.066    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.221    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.393%)  route 0.645ns (77.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.397     1.266    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__12/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.148%)  route 0.654ns (77.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.406     1.275    graphics_n_47
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.220    srl_ramb18__12
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__42/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.990%)  route 0.660ns (78.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.320     0.896    graphics/hd/Q[1]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  graphics/hd/srl_ramb18__31_i_10/O
                         net (fo=29, routed)          0.340     1.281    h_count[5]
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.870    -0.819    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/CLKBWRCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.333     0.069    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.224    srl_ramb18__42
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.057    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       11.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        14.964ns  (logic 2.210ns (14.769%)  route 12.754ns (85.231%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         6.886     6.413    snek/part_number_reg_n_0_[2]
    SLICE_X8Y8           MUXF7 (Prop_muxf7_S_O)       0.486     6.899 r  snek/found_hit_reg_i_434/O
                         net (fo=1, routed)           0.000     6.899    snek/found_hit_reg_i_434_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     6.997 r  snek/found_hit_reg_i_291/O
                         net (fo=1, routed)           2.421     9.418    snek/found_hit_reg_i_291_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.319     9.737 r  snek/found_hit_i_147/O
                         net (fo=1, routed)           0.000     9.737    snek/found_hit_i_147_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.954 r  snek/found_hit_reg_i_62/O
                         net (fo=1, routed)           1.129    11.083    snek/found_hit_reg_i_62_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.382 r  snek/found_hit_i_22/O
                         net (fo=1, routed)           0.670    12.053    snek/found_hit_i_22_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.177 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.672    12.849    snek/found_hit2
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124    12.973 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.976    13.948    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.124    14.072 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    14.072    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.031    25.777    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.777    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             20.107ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.199ns (18.115%)  route 5.420ns (81.885%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.667 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     5.667    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    25.775    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                 20.107    

Slack (MET) :             20.159ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.193ns (18.040%)  route 5.420ns (81.960%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102     3.607    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148     3.755 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     3.755    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.226 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318     5.543    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.118     5.661 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     5.661    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    25.381    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.944    
                         clock uncertainty           -0.199    25.746    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.075    25.821    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.821    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 20.159    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.609ns (11.452%)  route 4.709ns (88.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.153     3.739 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.627     4.366    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X58Y27         FDSE (Setup_fdse_C_D)       -0.270    25.540    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.540    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 21.174    

Slack (MET) :             21.233ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081     3.586    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.710 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.800     4.510    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)       -0.067    25.743    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 21.233    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    25.223    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.223    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826     2.565    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    25.223    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.223    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.672ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.837%)  route 3.082ns (84.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 25.448 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.495 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109     0.615    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.973     2.712    snek/part_number[7]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.507    25.448    snek/tile_clock
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/C
                         clock pessimism              0.564    26.011    
                         clock uncertainty           -0.199    25.813    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    25.384    snek/part_number_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 22.672    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.606ns (15.963%)  route 3.190ns (84.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 25.445 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    -0.952    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  snek/part_number_reg[0]_rep/Q
                         net (fo=106, routed)         2.808     2.312    snek/part_number_reg[0]_rep_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.150     2.462 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.382     2.845    snek/in6[2]
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    25.445    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    26.008    
                         clock uncertainty           -0.199    25.810    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.264    25.546    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.893ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.666%)  route 3.067ns (81.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 25.379 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    -0.892    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.278     1.843    snek/part_number_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.967 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.789     2.756    snek/part_number[7]_i_3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.880 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     2.880    snek/in6[6]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.438    25.379    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    25.942    
                         clock uncertainty           -0.199    25.744    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.029    25.773    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                 22.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/FSM_sequential_nstate_reg[0]/Q
                         net (fo=1, routed)           0.177    -0.305    snek/nstate[0]
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.199    -0.409    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.070    -0.339    snek/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.559    -0.622    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.481 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.170    -0.311    snek/part_number_reg_n_0_[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.042    -0.269 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    snek/in6[0]
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.827    -0.863    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.199    -0.424    
    SLICE_X37Y35         FDSE (Hold_fdse_C_D)         0.105    -0.319    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.337    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.556    -0.625    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.305    snek/part_number_reg_n_0_[6]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    -0.263 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    snek/in6[7]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.824    -0.866    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.199    -0.427    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107    -0.320    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y4          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.339    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.336    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.225 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__3/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.297%)  route 2.278ns (79.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    16.879    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.003 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.400    18.404    graphics_n_48
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    25.274    srl_ramb18__3
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    17.030    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.154 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    18.387    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    17.030    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.154 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    18.387    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 15.544 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    15.544    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    16.000 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    16.778    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    16.902 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    18.355    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 15.544 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    15.544    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    16.000 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    16.778    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    16.902 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    18.355    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    25.260    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__17/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.812ns  (logic 0.580ns (20.625%)  route 2.232ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.638    16.634    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.124    16.758 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          1.594    18.352    graphics_n_29
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    25.260    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    16.879    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.003 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    18.361    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    25.272    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    16.879    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    17.003 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    18.361    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    25.272    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__9/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.819ns  (logic 0.580ns (20.572%)  route 2.239ns (79.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    17.030    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.154 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.205    18.359    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    25.274    srl_ramb18__9
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.705%)  route 2.221ns (79.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 15.544 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    15.544    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    16.000 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    16.778    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    16.902 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.443    18.345    graphics_n_43
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.501    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.260    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         25.260    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                  6.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.208    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.208    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.205    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.205    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.202    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.208    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.208    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.992    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.121ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.228%)  route 3.497ns (85.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 25.424 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003     4.524    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.648 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.493     6.141    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.424    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.503    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241    25.262    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         25.262    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 19.121    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.428 - 26.936 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875     4.393    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124     4.517 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623     6.140    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    25.428    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.827    
                         clock uncertainty           -0.319    25.507    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.266    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                 19.126    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.428 - 26.936 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875     4.393    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124     4.517 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623     6.140    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    25.428    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.827    
                         clock uncertainty           -0.319    25.507    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    25.266    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                 19.126    

Slack (MET) :             19.176ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__8/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136     4.657    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.781 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303     6.083    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.500    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    25.259    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 19.176    

Slack (MET) :             19.176ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__8/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136     4.657    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.781 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303     6.083    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.500    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    25.259    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 19.176    

Slack (MET) :             19.185ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.580ns (14.453%)  route 3.433ns (85.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 25.424 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003     4.524    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.648 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.430     6.078    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.424    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.503    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    25.262    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         25.262    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 19.185    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.580ns (14.543%)  route 3.408ns (85.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003     4.524    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.648 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.405     6.053    graphics_n_36
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.505    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.241    25.264    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         25.264    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.225ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.611%)  route 3.390ns (85.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003     4.524    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.648 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.386     6.035    graphics_n_36
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.500    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    25.259    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 19.225    

Slack (MET) :             19.232ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136     4.657    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.781 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247     6.028    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.500    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    25.259    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 19.232    

Slack (MET) :             19.232ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 25.421 - 26.936 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136     4.657    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.781 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247     6.028    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    25.421    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    25.820    
                         clock uncertainty           -0.319    25.500    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    25.259    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 19.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__6/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.661%)  route 0.635ns (77.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.387     1.256    graphics_n_47
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.822    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.319     0.052    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.207    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.393%)  route 0.645ns (77.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.397     1.266    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__12/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.148%)  route 0.654ns (77.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.406     1.275    graphics_n_47
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.206    srl_ramb18__12
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__42/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.990%)  route 0.660ns (78.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.320     0.896    graphics/hd/Q[1]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  graphics/hd/srl_ramb18__31_i_10/O
                         net (fo=29, routed)          0.340     1.281    h_count[5]
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.870    -0.819    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/CLKBWRCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.319     0.055    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.210    srl_ramb18__42
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.071    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.791ns (53.729%)  route 4.126ns (46.271%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.872 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.332     8.007 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.007    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     7.872    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.271    
                         clock uncertainty           -0.319     7.952    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.081     8.033    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 4.784ns (53.692%)  route 4.126ns (46.308%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.872 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.325     8.000 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.000    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     7.872    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.271    
                         clock uncertainty           -0.319     7.952    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.118     8.070    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.074ns (36.052%)  route 5.453ns (63.948%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 7.881 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    -0.901    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     1.553 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306     2.859    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.983 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859     3.842    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.966 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589     4.555    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.679 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043     5.722    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.656     7.502    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.626 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.626    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445     7.881    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.280    
                         clock uncertainty           -0.319     7.961    
    SLICE_X50Y33         FDCE (Setup_fdce_C_D)        0.081     8.042    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.675ns (28.359%)  route 1.705ns (71.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.762    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.132    
                         clock uncertainty            0.319     1.451    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.121     1.572    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.988ns (40.583%)  route 1.447ns (59.417%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.860 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.319     1.443    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.131     1.574    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.985ns (40.509%)  route 1.447ns (59.491%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.857 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.319     1.443    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.121     1.564    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.791ns (53.729%)  route 4.126ns (46.271%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.872 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.332     8.007 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.007    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     7.872    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.271    
                         clock uncertainty           -0.307     7.964    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.081     8.045    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 4.784ns (53.692%)  route 4.126ns (46.308%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.872 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.325     8.000 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.000    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     7.872    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.271    
                         clock uncertainty           -0.307     7.964    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.118     8.082    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.074ns (36.052%)  route 5.453ns (63.948%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 7.881 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    -0.901    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     1.553 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306     2.859    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.983 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859     3.842    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.966 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589     4.555    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.679 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043     5.722    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.656     7.502    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.626 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.626    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445     7.881    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.280    
                         clock uncertainty           -0.307     7.973    
    SLICE_X50Y33         FDCE (Setup_fdce_C_D)        0.081     8.054    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.675ns (28.359%)  route 1.705ns (71.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.762    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.132    
                         clock uncertainty            0.307     1.439    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.121     1.560    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.988ns (40.583%)  route 1.447ns (59.417%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.860 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.307     1.431    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.131     1.562    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.985ns (40.509%)  route 1.447ns (59.491%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.857 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.307     1.431    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.121     1.552    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.836ns (35.324%)  route 3.362ns (64.676%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.870 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.416 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.853     7.269    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434     7.870    graphics/hd/pixel_clock01_out
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903     8.773    
                         clock uncertainty           -0.153     8.620    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.282     8.338    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.855ns (36.725%)  route 3.196ns (63.275%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.435 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.687     7.122    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X37Y27         FDCE (Setup_fdce_C_D)       -0.279     8.338    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.724ns (34.372%)  route 3.292ns (65.628%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.870 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.304 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.783     7.087    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434     7.870    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903     8.773    
                         clock uncertainty           -0.153     8.620    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)       -0.256     8.364    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.929ns (39.294%)  route 2.980ns (60.706%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.509 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.471     6.980    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.249     8.367    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.815ns (38.904%)  route 2.850ns (61.096%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450     5.408    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.532    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.082 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.082    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.395 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.342     6.736    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.263     8.353    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945     6.629    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.952ns (20.893%)  route 3.605ns (79.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.071    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     2.527 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098     3.625    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.749 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504     4.254    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.378 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456     4.834    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.958 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602     5.560    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.944     6.628    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X39Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.411    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.138     0.727    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.772 r  graphics/hd/v_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.772    graphics/hd/v_sync_state0
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.461    
                         clock uncertainty            0.153     0.615    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     0.735    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.302    food/rng/Q[5]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.362    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.556     0.453    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     0.617 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.170     0.787    graphics/hd/h_sync_state_reg_n_0
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.103     0.464    
                         clock uncertainty            0.153     0.618    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.059     0.677    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.256    food/rng/Q[12]
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X62Y39         FDPE (Hold_fdpe_C_D)         0.066    -0.369    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.440 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.321    food/rng/value_reg_n_0_[18]
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)        -0.001    -0.436    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.188    -0.237    food/rng/value_reg_n_0_[16]
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X65Y39         FDPE (Hold_fdpe_C_D)         0.070    -0.352    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 food/rng/value_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[19]/Q
                         net (fo=1, routed)           0.200    -0.224    food/rng/value[19]
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.046    -0.178 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    food/rng/value[18]_i_1_n_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)         0.131    -0.304    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.250    food/rng/Q[6]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.153    -0.437    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.059    -0.378    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.189    -0.238    food/rng/Q[3]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.153    -0.437    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.063    -0.374    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.589    food/rng/value_reg[19]_0
    SLICE_X62Y37         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.222    food/rng/Q[8]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.359    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.935ns  (logic 4.791ns (48.225%)  route 5.144ns (51.775%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 41.534 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 26.026 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    26.026    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    28.480 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    29.499    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    29.623 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    30.077    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    30.201 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    30.917    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    31.041 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    31.905    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    32.029 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.029    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.562 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.562    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.679 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.679    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.796 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.796    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.913 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.913    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.030 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    33.039    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.156 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.156    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.273 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.273    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.390    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    35.629    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.332    35.961 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    35.961    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    41.534    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.933    
                         clock uncertainty           -0.333    41.600    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.029    41.629    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.629    
                         arrival time                         -35.961    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.961ns  (logic 4.817ns (48.360%)  route 5.144ns (51.640%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 41.534 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 26.026 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    26.026    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    28.480 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    29.499    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    29.623 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    30.077    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    30.201 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    30.917    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    31.041 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    31.905    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    32.029 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.029    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.562 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.562    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.679 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.679    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.796 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.796    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.913 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.913    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.030 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    33.039    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.156 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.156    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.273 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.273    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.390    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    35.629    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.358    35.987 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    35.987    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    41.534    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.933    
                         clock uncertainty           -0.333    41.600    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.075    41.675    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.675    
                         arrival time                         -35.987    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        8.959ns  (logic 3.074ns (34.313%)  route 5.885ns (65.687%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 41.534 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 26.035 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    26.035    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454    28.489 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306    29.795    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124    29.919 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859    30.778    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124    30.902 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589    31.491    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124    31.615 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043    32.658    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124    32.782 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           2.088    34.870    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    34.994 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    34.994    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    41.534    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.933    
                         clock uncertainty           -0.333    41.600    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.031    41.631    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.631    
                         arrival time                         -34.994    
  -------------------------------------------------------------------
                         slack                                  6.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.675ns (25.750%)  route 1.946ns (74.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     2.003    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.092     1.528    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.675ns (24.519%)  route 2.078ns (75.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 r  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 f  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.180     2.135    graphics/sd/apple_exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.180    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     1.527    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.982ns (34.599%)  route 1.856ns (65.401%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     2.150    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     2.263 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.263    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     1.543    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.935ns  (logic 4.791ns (48.225%)  route 5.144ns (51.775%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 122.342 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 106.834 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602   106.834    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454   109.288 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019   110.307    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124   110.431 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454   110.885    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124   111.009 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716   111.725    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124   111.849 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863   112.713    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124   112.837 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   112.837    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.370 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   113.370    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.487 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.487    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.604 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.604    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.721 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.721    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.838 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009   113.847    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.964 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.964    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.081 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.081    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.198 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.198    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.355 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082   116.437    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.332   116.769 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000   116.769    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436   122.342    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.741    
                         clock uncertainty           -0.333   122.408    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.029   122.437    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.437    
                         arrival time                        -116.769    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.961ns  (logic 4.817ns (48.360%)  route 5.144ns (51.640%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 122.342 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 106.834 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602   106.834    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454   109.288 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019   110.307    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124   110.431 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454   110.885    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124   111.009 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716   111.725    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124   111.849 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863   112.713    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124   112.837 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   112.837    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.370 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   113.370    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.487 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.487    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.604 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.604    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.721 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.721    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.838 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009   113.847    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.964 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.964    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.081 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.081    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.198 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.198    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.355 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082   116.437    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.358   116.795 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000   116.795    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436   122.342    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.741    
                         clock uncertainty           -0.333   122.408    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.075   122.483    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.483    
                         arrival time                        -116.795    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        8.959ns  (logic 3.074ns (34.313%)  route 5.885ns (65.687%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 122.342 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 106.843 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611   106.843    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454   109.297 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306   110.603    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124   110.727 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859   111.586    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124   111.710 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589   112.299    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124   112.423 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043   113.466    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124   113.590 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           2.088   115.678    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124   115.802 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000   115.802    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436   122.342    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.741    
                         clock uncertainty           -0.333   122.408    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.031   122.439    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.439    
                         arrival time                        -115.802    
  -------------------------------------------------------------------
                         slack                                  6.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.675ns (25.750%)  route 1.946ns (74.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     2.003    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.092     1.528    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.675ns (24.519%)  route 2.078ns (75.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 r  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 f  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.180     2.135    graphics/sd/apple_exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.180    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     1.527    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.982ns (34.599%)  route 1.856ns (65.401%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     2.150    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     2.263 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.263    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.333     1.436    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     1.543    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062     7.909    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.899    42.428    
                         clock uncertainty           -0.213    42.215    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    42.010    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720     7.567    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552     2.065    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006     3.527    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.651 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323     4.974    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.098 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669     5.767    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.891 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832     6.723    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694     7.541    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 34.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.579%)  route 0.214ns (53.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.046     0.836 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.836    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.079     0.469    
                         clock uncertainty            0.213     0.682    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     0.789    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.446%)  route 0.214ns (53.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.835 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.835    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.079     0.469    
                         clock uncertainty            0.213     0.682    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     0.773    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.275%)  route 0.184ns (49.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.184     0.762    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.112     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092     0.742    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.118%)  route 0.147ns (36.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.835 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.835    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.576 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.256     0.833    graphics/sd/h_sync_state
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.079     0.474    
                         clock uncertainty            0.213     0.687    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.059     0.746    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.574 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.252     0.826    graphics/sd/v_sync_state
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.099     0.449    
                         clock uncertainty            0.213     0.662    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.071     0.733    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.644%)  route 0.192ns (45.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 f  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.133     0.707    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.752 r  graphics/sd/v_sync_state_i_2/O
                         net (fo=1, routed)           0.059     0.811    graphics/sd/v_sync_state_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.856 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.856    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.099     0.446    
                         clock uncertainty            0.213     0.659    
    SLICE_X44Y26         FDPE (Hold_fdpe_C_D)         0.091     0.750    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[9]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.099     0.450    
                         clock uncertainty            0.213     0.663    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.092     0.755    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[2]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.099     0.450    
                         clock uncertainty            0.213     0.663    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.091     0.754    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (65.934%)  route 0.147ns (34.066%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.868 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.868    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       11.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        14.964ns  (logic 2.210ns (14.769%)  route 12.754ns (85.231%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 26.044 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    26.044    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.419    26.463 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         6.886    33.349    snek/part_number_reg_n_0_[2]
    SLICE_X8Y8           MUXF7 (Prop_muxf7_S_O)       0.486    33.835 r  snek/found_hit_reg_i_434/O
                         net (fo=1, routed)           0.000    33.835    snek/found_hit_reg_i_434_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098    33.933 r  snek/found_hit_reg_i_291/O
                         net (fo=1, routed)           2.421    36.354    snek/found_hit_reg_i_291_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.319    36.673 r  snek/found_hit_i_147/O
                         net (fo=1, routed)           0.000    36.673    snek/found_hit_i_147_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    36.890 r  snek/found_hit_reg_i_62/O
                         net (fo=1, routed)           1.129    38.019    snek/found_hit_reg_i_62_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.299    38.318 r  snek/found_hit_i_22/O
                         net (fo=1, routed)           0.670    38.989    snek/found_hit_i_22_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    39.113 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.672    39.785    snek/found_hit2
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124    39.909 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.976    40.884    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.124    41.008 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    41.008    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.199    52.682    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.031    52.713    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.713    
                         arrival time                         -41.008    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             20.107ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        6.619ns  (logic 1.199ns (18.115%)  route 5.420ns (81.885%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 25.984 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    25.984    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    26.440 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102    30.543    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148    30.691 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000    30.691    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    31.162 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318    32.479    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124    32.603 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    32.603    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.199    52.682    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    52.711    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.711    
                         arrival time                         -32.603    
  -------------------------------------------------------------------
                         slack                                 20.107    

Slack (MET) :             20.159ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        6.613ns  (logic 1.193ns (18.040%)  route 5.420ns (81.960%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 25.984 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    25.984    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    26.440 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.102    30.543    snek/part_number_reg_n_0_[0]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.148    30.691 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000    30.691    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    31.162 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.318    32.479    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.118    32.597 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    32.597    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.440    52.317    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.881    
                         clock uncertainty           -0.199    52.682    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.075    52.757    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.757    
                         arrival time                         -32.597    
  -------------------------------------------------------------------
                         slack                                 20.159    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        5.318ns  (logic 0.609ns (11.452%)  route 4.709ns (88.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 25.984 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    25.984    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    26.440 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081    30.522    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.153    30.675 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.627    31.302    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X58Y27         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.199    52.746    
    SLICE_X58Y27         FDSE (Setup_fdse_C_D)       -0.270    52.476    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.476    
                         arrival time                         -31.302    
  -------------------------------------------------------------------
                         slack                                 21.174    

Slack (MET) :             21.233ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 25.984 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    25.984    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    26.440 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         4.081    30.522    snek/part_number_reg_n_0_[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.124    30.646 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.800    31.446    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X59Y27         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.199    52.746    
    SLICE_X59Y27         FDSE (Setup_fdse_C_D)       -0.067    52.679    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.679    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                 21.233    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 25.985 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    25.985    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    26.441 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109    27.551    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.675 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826    29.501    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.199    52.683    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    52.159    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.159    
                         arrival time                         -29.501    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.658ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.515ns  (logic 0.580ns (16.500%)  route 2.935ns (83.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 25.985 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    25.985    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    26.441 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109    27.551    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.675 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.826    29.501    snek/part_number[7]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X54Y29         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.199    52.683    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.524    52.159    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.159    
                         arrival time                         -29.501    
  -------------------------------------------------------------------
                         slack                                 22.658    

Slack (MET) :             22.672ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.837%)  route 3.082ns (84.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 52.384 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 25.985 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    25.985    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456    26.441 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           1.109    27.551    snek/pstate[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    27.675 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.973    29.648    snek/part_number[7]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.507    52.384    snek/tile_clock
    SLICE_X58Y30         FDRE                                         r  snek/part_number_reg[2]_rep__0/C
                         clock pessimism              0.564    52.948    
                         clock uncertainty           -0.199    52.749    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    52.320    snek/part_number_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         52.320    
                         arrival time                         -29.648    
  -------------------------------------------------------------------
                         slack                                 22.672    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.796ns  (logic 0.606ns (15.963%)  route 3.190ns (84.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 52.381 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 25.984 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.560    25.984    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.456    26.440 r  snek/part_number_reg[0]_rep/Q
                         net (fo=106, routed)         2.808    29.248    snek/part_number_reg[0]_rep_n_0
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.150    29.398 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.382    29.781    snek/in6[2]
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.504    52.381    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    52.945    
                         clock uncertainty           -0.199    52.746    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.264    52.482    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.482    
                         arrival time                         -29.781    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.893ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.771ns  (logic 0.704ns (18.666%)  route 3.067ns (81.334%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 52.315 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 26.044 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.620    26.044    snek/tile_clock
    SLICE_X58Y27         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456    26.500 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.278    28.779    snek/part_number_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.124    28.903 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           0.789    29.692    snek/part_number[7]_i_3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I0_O)        0.124    29.816 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    29.816    snek/in6[6]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.438    52.315    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    52.879    
                         clock uncertainty           -0.199    52.680    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.029    52.709    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.709    
                         arrival time                         -29.816    
  -------------------------------------------------------------------
                         slack                                 22.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/FSM_sequential_nstate_reg[0]/Q
                         net (fo=1, routed)           0.177    -0.305    snek/nstate[0]
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X40Y35         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.199    -0.409    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.070    -0.339    snek/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.559    -0.622    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.481 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.170    -0.311    snek/part_number_reg_n_0_[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.042    -0.269 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    snek/in6[0]
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.827    -0.863    snek/tile_clock
    SLICE_X37Y35         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.199    -0.424    
    SLICE_X37Y35         FDSE (Hold_fdse_C_D)         0.105    -0.319    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.337    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.336    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.556    -0.625    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.179    -0.305    snek/part_number_reg_n_0_[6]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    -0.263 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    snek/in6[7]
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.824    -0.866    snek/tile_clock
    SLICE_X53Y27         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.199    -0.427    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107    -0.320    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y4          FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y4          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.340    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.339    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.823    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.199    -0.387    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105    -0.282    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.595    -0.586    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.336    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.225 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.225    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.824    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.199    -0.388    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105    -0.283    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__3/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.297%)  route 2.278ns (79.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    50.549    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.400    52.074    graphics_n_48
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    52.222    srl_ramb18__3
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -52.074    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    50.700    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.824 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    52.057    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.057    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    50.700    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.824 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    52.057    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.057    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 49.214 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    49.214    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    49.670 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    50.448    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.572 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    52.025    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.025    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__8/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 49.214 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    49.214    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    49.670 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    50.448    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.572 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    52.025    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.025    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__17/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.812ns  (logic 0.580ns (20.625%)  route 2.232ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.638    50.304    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.124    50.428 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          1.594    52.022    graphics_n_29
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    52.208    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.022    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    50.549    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    52.031    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.307    52.461    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    52.220    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -52.031    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    50.549    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    52.031    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.307    52.461    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    52.220    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -52.031    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__9/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.819ns  (logic 0.580ns (20.572%)  route 2.239ns (79.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    50.700    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.824 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.205    52.029    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    52.222    srl_ramb18__9
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -52.029    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.705%)  route 2.221ns (79.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 49.214 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    49.214    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    49.670 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    50.448    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    50.572 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.443    52.015    graphics_n_43
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.208    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -52.015    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.197    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.197    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.194    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.194    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__24/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.197    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.197    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  1.003    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.228%)  route 3.497ns (85.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.493    46.546    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241    52.185    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -46.546    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    44.797    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    44.921 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    46.544    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.189    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.544    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    44.797    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    44.921 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    46.544    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.189    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.544    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__8/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    46.487    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.182    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.487    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__8/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    46.487    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.182    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.487    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.013ns  (logic 0.580ns (14.453%)  route 3.433ns (85.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.430    46.482    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    52.185    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -46.482    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.988ns  (logic 0.580ns (14.543%)  route 3.408ns (85.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.405    46.457    graphics_n_36
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.333    52.428    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.241    52.187    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         52.187    
                         arrival time                         -46.457    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.611%)  route 3.390ns (85.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    44.928    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    45.052 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.386    46.439    graphics_n_36
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    52.182    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.439    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    46.432    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.182    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.432    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    45.061    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    45.185 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    46.432    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.333    52.423    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.182    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.182    
                         arrival time                         -46.432    
  -------------------------------------------------------------------
                         slack                                  5.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.220    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__6/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.661%)  route 0.635ns (77.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.387     1.256    graphics_n_47
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.822    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.333     0.066    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.221    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__4/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.393%)  route 0.645ns (77.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.397     1.266    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.333     0.063    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.218    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__12/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.148%)  route 0.654ns (77.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.406     1.275    graphics_n_47
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.220    srl_ramb18__12
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__42/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.990%)  route 0.660ns (78.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.320     0.896    graphics/hd/Q[1]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  graphics/hd/srl_ramb18__31_i_10/O
                         net (fo=29, routed)          0.340     1.281    h_count[5]
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.870    -0.819    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/CLKBWRCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.333     0.069    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.224    srl_ramb18__42
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.057    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__3/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.297%)  route 2.278ns (79.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    43.815    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.400    45.340    graphics_n_48
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__3/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    52.222    srl_ramb18__3
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -45.340    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    43.966    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    44.090 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    45.323    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.323    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.371%)  route 2.267ns (79.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    43.966    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    44.090 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.233    45.323    graphics_n_45
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.323    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    42.480    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    42.936 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    43.714    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.838 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    45.291    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.291    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__8/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.811ns  (logic 0.580ns (20.635%)  route 2.231ns (79.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    42.480    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    42.936 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    43.714    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.838 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.453    45.291    graphics_n_43
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.208    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.291    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__17/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.812ns  (logic 0.580ns (20.625%)  route 2.232ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.638    43.570    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.124    43.694 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          1.594    45.288    graphics_n_29
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    52.208    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.288    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    43.815    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    45.297    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.307    52.461    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    52.220    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -45.297    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.602%)  route 2.235ns (79.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X40Y29         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.877    43.815    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.358    45.297    graphics_n_48
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X2Y5          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.307    52.461    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    52.220    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.220    
                         arrival time                         -45.297    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__9/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.819ns  (logic 0.580ns (20.572%)  route 2.239ns (79.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           1.034    43.966    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.124    44.090 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.205    45.295    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    52.222    srl_ramb18__9
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -45.295    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.705%)  route 2.221ns (79.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 52.357 - 53.872 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 42.480 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551    42.480    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.456    42.936 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.778    43.714    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.838 r  graphics/hd/srl_ramb18_i_6/O
                         net (fo=36, routed)          1.443    45.281    graphics_n_43
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481    52.357    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398    52.756    
                         clock uncertainty           -0.307    52.449    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.208    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         52.208    
                         arrival time                         -45.281    
  -------------------------------------------------------------------
                         slack                                  6.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.197    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.405%)  route 0.493ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.363     1.129    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.197    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.194    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.330%)  route 0.495ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=8, routed)           0.144     0.736    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.132    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.194    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.840%)  route 0.534ns (74.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.387     1.170    graphics_n_28
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__24/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.490%)  route 0.544ns (74.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.130     0.721    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.414     1.180    graphics_n_27
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__24/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.191    srl_ramb18__24
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.197    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.805%)  route 0.564ns (75.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=7, routed)           0.147     0.738    graphics/hd/sen_v_count[1]_13[10]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  graphics/hd/srl_ramb18__15_i_7/O
                         net (fo=36, routed)          0.417     1.200    graphics_n_28
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.197    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  1.003    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.121ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.228%)  route 3.497ns (85.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 106.233 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    85.332    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    85.456 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.493    86.950    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484   106.233    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398   106.631    
                         clock uncertainty           -0.319   106.312    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.241   106.071    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                        106.071    
                         arrival time                         -86.950    
  -------------------------------------------------------------------
                         slack                                 19.121    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 106.237 - 107.744 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 82.870 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    82.870    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    83.326 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    85.201    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    85.325 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    86.948    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488   106.237    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398   106.635    
                         clock uncertainty           -0.319   106.316    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241   106.075    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -86.948    
  -------------------------------------------------------------------
                         slack                                 19.126    

Slack (MET) :             19.126ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.078ns  (logic 0.580ns (14.221%)  route 3.498ns (85.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 106.237 - 107.744 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 82.870 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    82.870    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    83.326 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=7, routed)           1.875    85.201    graphics/hd/sen_v_count[0]_12[1]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    85.325 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          1.623    86.948    graphics_n_39
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488   106.237    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398   106.635    
                         clock uncertainty           -0.319   106.316    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241   106.075    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -86.948    
  -------------------------------------------------------------------
                         slack                                 19.126    

Slack (MET) :             19.176ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__8/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 106.230 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    85.465    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    85.589 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    86.891    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481   106.230    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398   106.628    
                         clock uncertainty           -0.319   106.309    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241   106.068    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                        106.068    
                         arrival time                         -86.891    
  -------------------------------------------------------------------
                         slack                                 19.176    

Slack (MET) :             19.176ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__8/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.018ns  (logic 0.580ns (14.434%)  route 3.438ns (85.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 106.230 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    85.465    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    85.589 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.303    86.891    graphics_n_53
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481   106.230    tile_clock
    RAMB18_X2Y11         RAMB18E1                                     r  srl_ramb18__8/CLKBWRCLK
                         clock pessimism              0.398   106.628    
                         clock uncertainty           -0.319   106.309    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241   106.068    srl_ramb18__8
  -------------------------------------------------------------------
                         required time                        106.068    
                         arrival time                         -86.891    
  -------------------------------------------------------------------
                         slack                                 19.176    

Slack (MET) :             19.185ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.013ns  (logic 0.580ns (14.453%)  route 3.433ns (85.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 106.233 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    85.332    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    85.456 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.430    86.886    graphics_n_36
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484   106.233    tile_clock
    RAMB18_X2Y8          RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398   106.631    
                         clock uncertainty           -0.319   106.312    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241   106.071    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                        106.071    
                         arrival time                         -86.886    
  -------------------------------------------------------------------
                         slack                                 19.185    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.988ns  (logic 0.580ns (14.543%)  route 3.408ns (85.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 106.235 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    85.332    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    85.456 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.405    86.861    graphics_n_36
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486   106.235    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.398   106.633    
                         clock uncertainty           -0.319   106.314    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.241   106.073    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                        106.073    
                         arrival time                         -86.861    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.225ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.970ns  (logic 0.580ns (14.611%)  route 3.390ns (85.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 106.230 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           2.003    85.332    graphics/hd/Q[6]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.124    85.456 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          1.386    86.843    graphics_n_36
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481   106.230    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398   106.628    
                         clock uncertainty           -0.319   106.309    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241   106.068    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                        106.068    
                         arrival time                         -86.843    
  -------------------------------------------------------------------
                         slack                                 19.225    

Slack (MET) :             19.232ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 106.230 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    85.465    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    85.589 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    86.836    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481   106.230    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398   106.628    
                         clock uncertainty           -0.319   106.309    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241   106.068    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                        106.068    
                         arrival time                         -86.836    
  -------------------------------------------------------------------
                         slack                                 19.232    

Slack (MET) :             19.232ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 106.230 - 107.744 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 82.873 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    82.873    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    83.329 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=8, routed)           2.136    85.465    graphics/hd/Q[7]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124    85.589 r  graphics/hd/srl_ramb18_i_16/O
                         net (fo=36, routed)          1.247    86.836    graphics_n_53
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.481   106.230    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.398   106.628    
                         clock uncertainty           -0.319   106.309    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241   106.068    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                        106.068    
                         arrival time                         -86.836    
  -------------------------------------------------------------------
                         slack                                 19.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.950%)  route 0.504ns (73.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.257     1.125    graphics_n_47
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.362     1.230    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__13/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.277     0.852    graphics/hd/sen_v_count[0]_12[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18_i_1/O
                         net (fo=36, routed)          0.351     1.247    graphics_n_54
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__13/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.206    srl_ramb18__13
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__6/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.661%)  route 0.635ns (77.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.387     1.256    graphics_n_47
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.867    -0.822    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.319     0.052    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.207    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__4/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.393%)  route 0.645ns (77.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.397     1.266    graphics_n_47
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.864    -0.825    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.319     0.049    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.204    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__12/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.148%)  route 0.654ns (77.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.247     0.824    graphics/hd/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  graphics/hd/srl_ramb18_i_10/O
                         net (fo=36, routed)          0.406     1.275    graphics_n_47
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__12/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.155     0.206    srl_ramb18__12
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__42/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.990%)  route 0.660ns (78.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           0.320     0.896    graphics/hd/Q[1]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  graphics/hd/srl_ramb18__31_i_10/O
                         net (fo=29, routed)          0.340     1.281    h_count[5]
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.870    -0.819    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__42/CLKBWRCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.319     0.055    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.210    srl_ramb18__42
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.071    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.791ns (53.729%)  route 4.126ns (46.271%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 14.606 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.332     8.007 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.007    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.606    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.005    
                         clock uncertainty           -0.319    14.686    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.081    14.767    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 4.784ns (53.692%)  route 4.126ns (46.308%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 14.606 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.325     8.000 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.000    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.606    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.005    
                         clock uncertainty           -0.319    14.686    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.118    14.804    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.074ns (36.052%)  route 5.453ns (63.948%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 14.615 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    -0.901    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     1.553 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306     2.859    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.983 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859     3.842    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.966 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589     4.555    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.679 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043     5.722    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.656     7.502    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.626 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.626    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445    14.615    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.014    
                         clock uncertainty           -0.319    14.695    
    SLICE_X50Y33         FDCE (Setup_fdce_C_D)        0.081    14.776    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.675ns (28.359%)  route 1.705ns (71.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.762    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.132    
                         clock uncertainty            0.319     1.451    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.121     1.572    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.988ns (40.583%)  route 1.447ns (59.417%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.860 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.319     1.443    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.131     1.574    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.985ns (40.509%)  route 1.447ns (59.491%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.857 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.319     1.443    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.121     1.564    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.198ns  (logic 1.836ns (35.324%)  route 3.362ns (64.676%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 14.604 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450    12.142    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.266 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.266    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.816 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.816    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.150 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.853    14.003    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434    14.604    graphics/hd/pixel_clock01_out
    SLICE_X39Y30         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903    15.507    
                         clock uncertainty           -0.153    15.354    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.282    15.072    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.051ns  (logic 1.855ns (36.725%)  route 3.196ns (63.275%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450    12.142    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.266 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.266    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.816 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.816    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.930 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.930    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.169 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.687    13.856    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.153    15.351    
    SLICE_X37Y27         FDCE (Setup_fdce_C_D)       -0.279    15.072    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.016ns  (logic 1.724ns (34.372%)  route 3.292ns (65.628%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 14.604 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450    12.142    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.266 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.266    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.816 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.816    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.038 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.783    13.821    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.434    14.604    graphics/hd/pixel_clock01_out
    SLICE_X47Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903    15.507    
                         clock uncertainty           -0.153    15.354    
    SLICE_X47Y27         FDCE (Setup_fdce_C_D)       -0.256    15.098    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.909ns  (logic 1.929ns (39.294%)  route 2.980ns (60.706%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450    12.142    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.266 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.266    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.816 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.816    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.930 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.930    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.243 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.471    13.714    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.249    15.101    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.665ns  (logic 1.815ns (38.904%)  route 2.850ns (61.096%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.450    12.142    graphics/hd/v_count1__11
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.266 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.266    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.816 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.816    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.129 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.342    13.470    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X39Y26         FDCE (Setup_fdce_C_D)       -0.263    15.087    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602    12.294    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945    13.363    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.145    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602    12.294    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945    13.363    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.145    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602    12.294    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945    13.363    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.145    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602    12.294    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.945    13.363    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X37Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.145    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.557ns  (logic 0.952ns (20.893%)  route 3.605ns (79.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 8.805 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.805    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     9.261 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.098    10.359    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.483 f  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.504    10.988    graphics/hd/h_video_i_2__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.112 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.456    11.568    graphics/hd/h_sync_state1__7
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.124    11.692 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.602    12.294    graphics/hd/v_count1__11
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.944    13.362    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X39Y26         FDCE (Setup_fdce_C_CE)      -0.205    15.145    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X39Y26         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.138     0.727    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.772 r  graphics/hd/v_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.772    graphics/hd/v_sync_state0
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X38Y26         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism             -0.103     0.461    
                         clock uncertainty            0.153     0.615    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     0.735    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.302    food/rng/Q[5]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.060    -0.362    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/hd/h_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.556     0.453    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     0.617 r  graphics/hd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.170     0.787    graphics/hd/h_sync_state_reg_n_0
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X38Y28         FDCE                                         r  graphics/hd/h_sync_line_reg/C
                         clock pessimism             -0.103     0.464    
                         clock uncertainty            0.153     0.618    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.059     0.677    graphics/hd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.256    food/rng/Q[12]
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X62Y39         FDPE (Hold_fdpe_C_D)         0.066    -0.369    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.440 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.321    food/rng/value_reg_n_0_[18]
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)        -0.001    -0.436    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.188    -0.237    food/rng/value_reg_n_0_[16]
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X65Y39         FDPE (Hold_fdpe_C_D)         0.070    -0.352    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 food/rng/value_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.593    -0.588    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.424 r  food/rng/value_reg[19]/Q
                         net (fo=1, routed)           0.200    -0.224    food/rng/value[19]
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.046    -0.178 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    food/rng/value[18]_i_1_n_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.864    -0.826    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.153    -0.435    
    SLICE_X64Y39         FDPE (Hold_fdpe_C_D)         0.131    -0.304    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.250    food/rng/Q[6]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.153    -0.437    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.059    -0.378    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.591    -0.590    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.426 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.189    -0.238    food/rng/Q[3]
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.153    -0.437    
    SLICE_X64Y36         FDPE (Hold_fdpe_C_D)         0.063    -0.374    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.592    -0.589    food/rng/value_reg[19]_0
    SLICE_X62Y37         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.222    food/rng/Q[8]
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.861    -0.829    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.153    -0.422    
    SLICE_X64Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.359    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.791ns (53.729%)  route 4.126ns (46.271%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 14.606 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.332     8.007 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.007    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.606    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.005    
                         clock uncertainty           -0.307    14.698    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.081    14.779    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 4.784ns (53.692%)  route 4.126ns (46.308%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 14.606 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    -0.910    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.544 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019     2.563    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.687 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454     3.141    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.265 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716     3.981    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.105 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863     4.969    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.093 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.093    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.626 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.626    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.743 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.743    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.860 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.860    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.977 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.977    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009     6.103    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.220    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.337    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.454    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.611 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.064     7.675    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.325     8.000 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.000    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.606    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.005    
                         clock uncertainty           -0.307    14.698    
    SLICE_X46Y28         FDCE (Setup_fdce_C_D)        0.118    14.816    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.074ns (36.052%)  route 5.453ns (63.948%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 14.615 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    -0.901    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454     1.553 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306     2.859    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.983 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859     3.842    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.966 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589     4.555    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.679 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043     5.722    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.656     7.502    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.626 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.626    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445    14.615    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.014    
                         clock uncertainty           -0.307    14.707    
    SLICE_X50Y33         FDCE (Setup_fdce_C_D)        0.081    14.788    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.675ns (28.359%)  route 1.705ns (71.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.762    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.132    
                         clock uncertainty            0.307     1.439    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.121     1.560    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.988ns (40.583%)  route 1.447ns (59.417%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.860 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.307     1.431    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.131     1.562    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.985ns (40.509%)  route 1.447ns (59.491%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.741    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.857 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.124    
                         clock uncertainty            0.307     1.431    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.121     1.552    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.150ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.935ns  (logic 4.791ns (48.225%)  route 5.144ns (51.775%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 52.962 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    52.962    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    55.416 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    56.435    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    56.559 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    57.013    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    57.137 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    57.853    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.977 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    58.841    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    58.965 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    58.965    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.498 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.498    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.615 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.615    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.732 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.732    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.849 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.849    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.966 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    59.975    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.092 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.092    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.209 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.209    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.326 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.326    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.483 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    62.565    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.332    62.897 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.897    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.029    82.046    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.046    
                         arrival time                         -62.897    
  -------------------------------------------------------------------
                         slack                                 19.150    

Slack (MET) :             19.170ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.961ns  (logic 4.817ns (48.360%)  route 5.144ns (51.640%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 52.962 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    52.962    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    55.416 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    56.435    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    56.559 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    57.013    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    57.137 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    57.853    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.977 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    58.841    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    58.965 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    58.965    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.498 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.498    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.615 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.615    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.732 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.732    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.849 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.849    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.966 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    59.975    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.092 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.092    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.209 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.209    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.326 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.326    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.483 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    62.565    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.358    62.923 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.923    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.075    82.092    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.092    
                         arrival time                         -62.923    
  -------------------------------------------------------------------
                         slack                                 19.170    

Slack (MET) :             20.119ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        8.959ns  (logic 3.074ns (34.313%)  route 5.885ns (65.687%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 52.971 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    52.971    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454    55.425 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306    56.731    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124    56.855 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859    57.714    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124    57.838 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589    58.427    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124    58.551 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043    59.594    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124    59.718 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           2.088    61.806    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    61.930 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    61.930    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.031    82.048    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                         -61.930    
  -------------------------------------------------------------------
                         slack                                 20.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.675ns (25.750%)  route 1.946ns (74.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     2.003    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.092     1.514    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.675ns (24.519%)  route 2.078ns (75.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 r  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 f  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.180     2.135    graphics/sd/apple_exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.180    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     1.513    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.982ns (34.599%)  route 1.856ns (65.401%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     2.150    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     2.263 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.263    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     1.529    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062    48.313    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.213    82.619    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.414    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         82.414    
                         arrival time                         -48.313    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062    48.313    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.213    82.619    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.414    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         82.414    
                         arrival time                         -48.313    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062    48.313    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.213    82.619    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.414    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         82.414    
                         arrival time                         -48.313    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.844ns  (logic 0.952ns (16.290%)  route 4.892ns (83.710%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          1.062    48.313    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.899    82.832    
                         clock uncertainty           -0.213    82.619    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205    82.414    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         82.414    
                         arrival time                         -48.313    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720    47.971    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.971    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720    47.971    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.971    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720    47.971    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.971    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.304%)  route 4.550ns (82.696%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.720    47.971    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X45Y26         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.971    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694    47.945    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.945    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.476ns  (logic 0.952ns (17.385%)  route 4.524ns (82.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 42.469 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.552    42.469    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    42.925 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.006    43.931    graphics/sd/Q[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    44.055 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.323    45.378    graphics/sd/h_video_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.502 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.669    46.171    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    46.295 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.832    47.127    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.251 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.694    47.945    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X45Y27         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.945    
  -------------------------------------------------------------------
                         slack                                 34.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.579%)  route 0.214ns (53.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.046     0.836 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.836    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.079     0.469    
                         clock uncertainty            0.213     0.682    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     0.789    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.446%)  route 0.214ns (53.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.575 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.214     0.790    graphics/sd/v_video
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.835 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.835    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.079     0.469    
                         clock uncertainty            0.213     0.682    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     0.773    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.275%)  route 0.184ns (49.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.184     0.762    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  graphics/sd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    graphics/sd/h_count[0]
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.112     0.437    
                         clock uncertainty            0.213     0.650    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.092     0.742    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.118%)  route 0.147ns (36.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.835 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.835    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.472%)  route 0.256ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.576 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.256     0.833    graphics/sd/h_sync_state
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.079     0.474    
                         clock uncertainty            0.213     0.687    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.059     0.746    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.574 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.252     0.826    graphics/sd/v_sync_state
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.099     0.449    
                         clock uncertainty            0.213     0.662    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.071     0.733    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.644%)  route 0.192ns (45.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.552     0.433    graphics/sd/pixel_clock0
    SLICE_X45Y26         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.141     0.574 f  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.133     0.707    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.752 r  graphics/sd/v_sync_state_i_2/O
                         net (fo=1, routed)           0.059     0.811    graphics/sd/v_sync_state_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.856 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.856    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X44Y26         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.099     0.446    
                         clock uncertainty            0.213     0.659    
    SLICE_X44Y26         FDPE (Hold_fdpe_C_D)         0.091     0.750    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[9]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
                         clock pessimism             -0.099     0.450    
                         clock uncertainty            0.213     0.663    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.092     0.755    graphics/sd/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.215%)  route 0.244ns (56.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     0.578 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.244     0.823    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.868 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    graphics/sd/h_count[2]
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.823     0.549    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.099     0.450    
                         clock uncertainty            0.213     0.663    
    SLICE_X49Y27         FDCE (Hold_fdce_C_D)         0.091     0.754    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (65.934%)  route 0.147ns (34.066%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=6, routed)           0.147     0.724    graphics/sd/v_count_reg[11]_0[6]
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.769 r  graphics/sd/v_count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/v_count[8]_i_3_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.868 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.868    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X45Y27         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.150ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.935ns  (logic 4.791ns (48.225%)  route 5.144ns (51.775%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 52.962 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    52.962    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    55.416 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    56.435    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    56.559 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    57.013    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    57.137 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    57.853    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.977 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    58.841    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    58.965 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    58.965    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.498 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.498    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.615 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.615    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.732 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.732    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.849 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.849    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.966 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    59.975    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.092 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.092    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.209 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.209    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.326 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.326    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.483 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    62.565    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.332    62.897 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.897    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.029    82.046    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.046    
                         arrival time                         -62.897    
  -------------------------------------------------------------------
                         slack                                 19.150    

Slack (MET) :             19.170ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.961ns  (logic 4.817ns (48.360%)  route 5.144ns (51.640%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 52.962 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.602    52.962    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454    55.416 r  srl_ramb18__1/DOADO[13]
                         net (fo=1, routed)           1.019    56.435    snek/genblk1[5].part/green_out[3]_i_601_0[5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    56.559 f  snek/genblk1[5].part/green_out[3]_i_669/O
                         net (fo=1, routed)           0.454    57.013    snek/genblk1[5].part/green_out[3]_i_669_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.124    57.137 f  snek/genblk1[5].part/green_out[3]_i_601/O
                         net (fo=1, routed)           0.716    57.853    snek/genblk1[4].part/h_match
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.977 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.863    58.841    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    58.965 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    58.965    snek/genblk1[3].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.498 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.498    snek/green_out_reg[3]_i_345_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.615 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.615    snek/green_out_reg[3]_i_264_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.732 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.732    snek/green_out_reg[3]_i_183_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.849 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    59.849    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.966 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.009    59.975    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.092 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.092    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.209 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.209    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.326 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.326    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.483 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.082    62.565    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.358    62.923 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.923    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.075    82.092    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.092    
                         arrival time                         -62.923    
  -------------------------------------------------------------------
                         slack                                 19.170    

Slack (MET) :             20.119ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        8.959ns  (logic 3.074ns (34.313%)  route 5.885ns (65.687%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 81.938 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 52.971 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.611    52.971    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.454    55.425 r  srl_ramb18__43/DOBDO[6]
                         net (fo=1, routed)           1.306    56.731    food/part/DOBDO[6]
    SLICE_X57Y39         LUT4 (Prop_lut4_I3_O)        0.124    56.855 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.859    57.714    food/part/red_out[3]_i_9_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.124    57.838 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.589    58.427    food/part/red_out[3]_i_7_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I0_O)        0.124    58.551 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.043    59.594    food/part/red_out[3]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.124    59.718 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           2.088    61.806    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    61.930 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    61.930    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436    81.938    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.337    
                         clock uncertainty           -0.319    82.017    
    SLICE_X44Y28         FDCE (Setup_fdce_C_D)        0.031    82.048    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                         -61.930    
  -------------------------------------------------------------------
                         slack                                 20.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.675ns (25.750%)  route 1.946ns (74.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     2.003    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.048 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.048    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.092     1.514    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.675ns (24.519%)  route 2.078ns (75.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.608    -0.573    tile_clock
    RAMB18_X2Y14         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.012 r  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           0.898     0.910    food/part/DOBDO[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.955 f  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.180     2.135    graphics/sd/apple_exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.180    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.091     1.513    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 srl_ramb18__35/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.982ns (34.599%)  route 1.856ns (65.401%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.606    -0.575    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.010 r  srl_ramb18__35/DOADO[8]
                         net (fo=1, routed)           0.440     0.450    snek/genblk1[81].part/green_out[3]_i_51_0[8]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.495 f  snek/genblk1[81].part/green_out[3]_i_51/O
                         net (fo=1, routed)           0.548     1.043    snek/genblk1[81].part/v_match
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.088 r  snek/genblk1[81].part/green_out[3]_i_17/O
                         net (fo=1, routed)           0.000     1.088    snek/genblk1[81].part_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.197 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.197    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.237 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.237    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     2.150    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     2.263 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.263    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.319     1.422    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     1.529    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.734    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8687 Endpoints
Min Delay          8687 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.697ns  (logic 1.701ns (9.097%)  route 16.996ns (90.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.743    18.697    score/value[15]_i_1_n_0
    SLICE_X61Y4          FDCE                                         r  score/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.697ns  (logic 1.701ns (9.097%)  route 16.996ns (90.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.743    18.697    score/value[15]_i_1_n_0
    SLICE_X61Y4          FDCE                                         r  score/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.697ns  (logic 1.701ns (9.097%)  route 16.996ns (90.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.743    18.697    score/value[15]_i_1_n_0
    SLICE_X61Y4          FDCE                                         r  score/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.540ns  (logic 1.701ns (9.174%)  route 16.839ns (90.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.586    18.540    score/value[15]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  score/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.540ns  (logic 1.701ns (9.174%)  route 16.839ns (90.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.586    18.540    score/value[15]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  score/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.540ns  (logic 1.701ns (9.174%)  route 16.839ns (90.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.586    18.540    score/value[15]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  score/value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.540ns  (logic 1.701ns (9.174%)  route 16.839ns (90.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.586    18.540    score/value[15]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  score/value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.540ns  (logic 1.701ns (9.174%)  route 16.839ns (90.826%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.586    18.540    score/value[15]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  score/value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.533ns  (logic 1.701ns (9.177%)  route 16.832ns (90.823%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.580    18.533    score/value[15]_i_1_n_0
    SLICE_X62Y4          FDPE                                         r  score/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.531ns  (logic 1.701ns (9.178%)  route 16.830ns (90.822%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.445    16.897    score/SW_IBUF[0]
    SLICE_X64Y5          LUT5 (Prop_lut5_I3_O)        0.124    17.021 r  score/value[15]_i_4/O
                         net (fo=1, routed)           0.808    17.830    score/value[15]_i_4_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    17.954 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.578    18.531    score/value[15]_i_1_n_0
    SLICE_X63Y7          FDCE                                         r  score/value_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[26].cols_reg[26][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[26].part/cur_col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE                         0.000     0.000 r  snek/genblk1[26].cols_reg[26][0]/C
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[26].cols_reg[26][0]/Q
                         net (fo=3, routed)           0.062     0.190    snek/genblk1[26].part/Q[0]
    SLICE_X58Y15         FDCE                                         r  snek/genblk1[26].part/cur_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[28].on_bits_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[28].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE                         0.000     0.000 r  snek/genblk1[28].on_bits_reg[28]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[28].on_bits_reg[28]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[28].part/on
    SLICE_X49Y22         FDCE                                         r  snek/genblk1[28].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[54].on_bits_reg[54]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[54].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE                         0.000     0.000 r  snek/genblk1[54].on_bits_reg[54]/C
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[54].on_bits_reg[54]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[54].part/on
    SLICE_X43Y24         FDCE                                         r  snek/genblk1[54].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[22].cols_reg[22][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[22].part/cur_col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE                         0.000     0.000 r  snek/genblk1[22].cols_reg[22][0]/C
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[22].cols_reg[22][0]/Q
                         net (fo=3, routed)           0.075     0.203    snek/genblk1[22].part/Q[0]
    SLICE_X58Y17         FDCE                                         r  snek/genblk1[22].part/cur_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[92].rows_reg[92][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[92].part/cur_row_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE                         0.000     0.000 r  snek/genblk1[92].rows_reg[92][0]/C
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[92].rows_reg[92][0]/Q
                         net (fo=3, routed)           0.075     0.203    snek/genblk1[92].part/cur_row_reg[7]_0[0]
    SLICE_X58Y38         FDCE                                         r  snek/genblk1[92].part/cur_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[10].on_bits_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[10].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE                         0.000     0.000 r  snek/genblk1[10].on_bits_reg[10]/C
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[10].on_bits_reg[10]/Q
                         net (fo=1, routed)           0.065     0.206    snek/genblk1[10].part/on
    SLICE_X44Y18         FDCE                                         r  snek/genblk1[10].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[22].on_bits_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[22].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE                         0.000     0.000 r  snek/genblk1[22].on_bits_reg[22]/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[22].on_bits_reg[22]/Q
                         net (fo=1, routed)           0.065     0.206    snek/genblk1[22].part/on
    SLICE_X48Y20         FDCE                                         r  snek/genblk1[22].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[13].rows_reg[13][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/genblk1[13].part/cur_row_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.962%)  route 0.076ns (35.038%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDPE                         0.000     0.000 r  snek/genblk1[13].rows_reg[13][2]/C
    SLICE_X44Y11         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  snek/genblk1[13].rows_reg[13][2]/Q
                         net (fo=3, routed)           0.076     0.217    snek/genblk1[13].part/cur_row_reg[7]_0[2]
    SLICE_X45Y11         FDCE                                         r  snek/genblk1[13].part/cur_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[54].cols_reg[54][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[55].cols_reg[55][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE                         0.000     0.000 r  snek/genblk1[54].cols_reg[54][5]/C
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[54].cols_reg[54][5]/Q
                         net (fo=3, routed)           0.090     0.218    snek/genblk1[54].cols_reg_n_0_[54][5]
    SLICE_X6Y24          FDCE                                         r  snek/genblk1[55].cols_reg[55][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[76].rows_reg[76][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[77].rows_reg[77][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.501%)  route 0.091ns (41.499%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  snek/genblk1[76].rows_reg[76][7]/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[76].rows_reg[76][7]/Q
                         net (fo=3, routed)           0.091     0.219    snek/genblk1[76].rows_reg_n_0_[76][7]
    SLICE_X45Y40         FDCE                                         r  snek/genblk1[77].rows_reg[77][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 0.580ns (20.712%)  route 2.220ns (79.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.558    -0.954    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.255     0.757    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.881 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.966     1.847    snek/snake_dead0
    SLICE_X52Y23         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 0.580ns (23.071%)  route 1.934ns (76.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.558    -0.954    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.255     0.757    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.881 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.679     1.560    snek/snake_dead0
    SLICE_X48Y21         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.542     0.059    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.104 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.254     0.359    snek/snake_dead0
    SLICE_X48Y21         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.186ns (16.950%)  route 0.911ns (83.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.542     0.059    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.104 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.370     0.474    snek/snake_dead0
    SLICE_X52Y23         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 0.580ns (20.712%)  route 2.220ns (79.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.558    -0.954    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.255     0.757    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.881 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.966     1.847    snek/snake_dead0
    SLICE_X52Y23         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 0.580ns (23.071%)  route 1.934ns (76.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.558    -0.954    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.255     0.757    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.881 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.679     1.560    snek/snake_dead0
    SLICE_X48Y21         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.186ns (18.941%)  route 0.796ns (81.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.542     0.059    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.104 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.254     0.359    snek/snake_dead0
    SLICE_X48Y21         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.186ns (16.950%)  route 0.911ns (83.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.542     0.059    snek/found_hit_reg_n_0
    SLICE_X51Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.104 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.370     0.474    snek/snake_dead0
    SLICE_X52Y23         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.309ns (42.204%)  route 5.902ns (57.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.889     8.759    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.289 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.289    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 4.284ns (44.135%)  route 5.423ns (55.865%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.411     8.280    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.786 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.786    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 4.308ns (44.968%)  route 5.272ns (55.032%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.260     8.129    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.658 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.658    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.300ns (46.341%)  route 4.979ns (53.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.967     7.836    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.357 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 4.166ns (48.604%)  route 4.405ns (51.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.210     7.135    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.659 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.659    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.161ns (48.591%)  route 4.403ns (51.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.208     7.133    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.652 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.652    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.166ns (48.991%)  route 4.338ns (51.009%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.143     7.068    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.591 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.591    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.371ns (51.832%)  route 4.062ns (48.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.956     6.804    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.512 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.512    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.363ns (51.942%)  route 4.037ns (48.058%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.931     6.779    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.478 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.478    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.387ns (52.871%)  route 3.910ns (47.129%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.804     6.652    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.375 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.375    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.660ns  (logic 0.367ns (55.636%)  route 0.293ns (44.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.111 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.293    -0.818    food/rng_sync/D[9]
    SLICE_X62Y38         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.680ns  (logic 0.385ns (56.637%)  route 0.295ns (43.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.385    -1.096 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.295    -0.801    food/rng_sync/D[4]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.700ns  (logic 0.418ns (59.723%)  route 0.282ns (40.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.282    -0.781    food/rng_sync/D[2]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.701ns  (logic 0.418ns (59.637%)  route 0.283ns (40.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.283    -0.780    food/rng_sync/D[3]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.708ns  (logic 0.418ns (59.006%)  route 0.290ns (40.994%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.290    -0.773    food/rng_sync/D[1]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.317    -0.746    food/rng_sync/D[6]
    SLICE_X65Y35         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.746ns  (logic 0.418ns (55.999%)  route 0.328ns (44.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.328    -0.735    food/rng_sync/D[7]
    SLICE_X65Y35         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.418ns (50.682%)  route 0.407ns (49.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.407    -0.656    food/rng_sync/D[0]
    SLICE_X64Y38         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.418ns (50.406%)  route 0.411ns (49.594%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.411    -0.652    food/rng_sync/D[5]
    SLICE_X63Y35         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.367ns (44.247%)  route 0.462ns (55.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.111 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.462    -0.649    food/rng_sync/D[15]
    SLICE_X63Y41         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.309ns (42.204%)  route 5.902ns (57.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.889     8.759    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.289 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.289    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 4.284ns (44.135%)  route 5.423ns (55.865%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.411     8.280    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.786 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.786    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 4.308ns (44.968%)  route 5.272ns (55.032%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.260     8.129    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.658 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.658    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.300ns (46.341%)  route 4.979ns (53.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.478     2.556 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           2.012     4.568    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.301     4.869 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.967     7.836    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.357 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 4.166ns (48.604%)  route 4.405ns (51.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.210     7.135    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.659 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.659    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.161ns (48.591%)  route 4.403ns (51.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.208     7.133    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.652 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.652    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.166ns (48.991%)  route 4.338ns (51.009%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.563     2.088    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.518     2.606 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           1.195     3.801    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.925 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.143     7.068    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.591 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.591    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.371ns (51.832%)  route 4.062ns (48.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.956     6.804    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.512 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.512    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.363ns (51.942%)  route 4.037ns (48.058%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.931     6.779    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.478 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.478    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.387ns (52.871%)  route 3.910ns (47.129%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.518     2.596 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.106     3.702    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.146     3.848 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.804     6.652    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.375 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.375    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.660ns  (logic 0.367ns (55.636%)  route 0.293ns (44.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.111 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.293    -0.818    food/rng_sync/D[9]
    SLICE_X62Y38         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.680ns  (logic 0.385ns (56.637%)  route 0.295ns (43.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.385    -1.096 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.295    -0.801    food/rng_sync/D[4]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.700ns  (logic 0.418ns (59.723%)  route 0.282ns (40.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.282    -0.781    food/rng_sync/D[2]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.701ns  (logic 0.418ns (59.637%)  route 0.283ns (40.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.283    -0.780    food/rng_sync/D[3]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.708ns  (logic 0.418ns (59.006%)  route 0.290ns (40.994%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.290    -0.773    food/rng_sync/D[1]
    SLICE_X62Y36         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.317    -0.746    food/rng_sync/D[6]
    SLICE_X65Y35         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.746ns  (logic 0.418ns (55.999%)  route 0.328ns (44.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.328    -0.735    food/rng_sync/D[7]
    SLICE_X65Y35         FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.418ns (50.682%)  route 0.407ns (49.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y36         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.407    -0.656    food/rng_sync/D[0]
    SLICE_X64Y38         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.418ns (50.406%)  route 0.411ns (49.594%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.514    -1.481    food/rng/value_reg[19]_0
    SLICE_X64Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.063 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.411    -0.652    food/rng_sync/D[5]
    SLICE_X63Y35         FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.367ns (44.247%)  route 0.462ns (55.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.111 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.462    -0.649    food/rng_sync/D[15]
    SLICE_X63Y41         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.248ns (48.500%)  route 4.511ns (51.500%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.889     7.295    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.826 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.826    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.223ns (51.154%)  route 4.033ns (48.846%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.411     6.817    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.322 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.322    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.104ns (50.474%)  route 4.027ns (49.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.210     6.673    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.196 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.196    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.247ns (52.246%)  route 3.882ns (47.754%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.260     6.666    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.195 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.195    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 4.099ns (50.463%)  route 4.024ns (49.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.208     6.670    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.189 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.189    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.104ns (50.898%)  route 3.959ns (49.102%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.143     6.605    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.129 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.129    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 4.414ns (54.797%)  route 3.641ns (45.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.750     3.235    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.290     3.525 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891     6.416    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.122 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.122    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.239ns (54.153%)  route 3.589ns (45.847%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.967     6.373    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.893 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.893    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.082ns (52.204%)  route 3.738ns (47.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.921     6.384    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.886 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.886    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.279ns (55.741%)  route 3.398ns (44.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.442     2.964    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.116     3.080 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.956     6.036    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707     9.743 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.743    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.475ns (57.908%)  route 1.072ns (42.092%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.922     1.696    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     2.982 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.982    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.452ns (56.831%)  route 1.103ns (43.169%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.953     1.727    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     2.989 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.407ns (54.917%)  route 1.155ns (45.083%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.282     0.886    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.873     1.804    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.002 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.002    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.460ns (56.584%)  route 1.120ns (43.416%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.970     1.744    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.015 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.015    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.449ns (55.436%)  route 1.165ns (44.564%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.205     0.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.099     0.867 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.960     1.827    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.049 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.049    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.390ns (53.013%)  route 1.232ns (46.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.947     1.853    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.057 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.057    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.495ns (55.554%)  route 1.196ns (44.446%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.266     0.829    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.101     0.930 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.930     1.861    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     3.127 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.127    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.457ns (53.041%)  route 1.290ns (46.959%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.205     0.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.099     0.867 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.085     1.952    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.182 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.182    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.411ns (51.212%)  route 1.344ns (48.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.060     1.965    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.190 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.406ns (50.433%)  route 1.382ns (49.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.098     2.003    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.224 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.224    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.248ns (48.500%)  route 4.511ns (51.500%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.889     7.295    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.826 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.826    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.223ns (51.154%)  route 4.033ns (48.846%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.411     6.817    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.322 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.322    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.104ns (50.474%)  route 4.027ns (49.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.210     6.673    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.196 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.196    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.247ns (52.246%)  route 3.882ns (47.754%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.260     6.666    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.195 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.195    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 4.099ns (50.463%)  route 4.024ns (49.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.208     6.670    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.189 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.189    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.104ns (50.898%)  route 3.959ns (49.102%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.143     6.605    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.129 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.129    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 4.414ns (54.797%)  route 3.641ns (45.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.750     3.235    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.290     3.525 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891     6.416    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.122 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.122    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.239ns (54.153%)  route 3.589ns (45.847%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.419     2.485 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.622     3.107    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     3.406 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.967     6.373    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.893 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.893    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.082ns (52.204%)  route 3.738ns (47.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.816     3.338    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.124     3.462 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.921     6.384    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.886 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.886    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.279ns (55.741%)  route 3.398ns (44.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.553     2.066    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     2.522 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.442     2.964    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.116     3.080 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.956     6.036    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707     9.743 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.743    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.475ns (57.908%)  route 1.072ns (42.092%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.922     1.696    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     2.982 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.982    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.452ns (56.831%)  route 1.103ns (43.169%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.953     1.727    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     2.989 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.407ns (54.917%)  route 1.155ns (45.083%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.282     0.886    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X38Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.873     1.804    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.002 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.002    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.460ns (56.584%)  route 1.120ns (43.416%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.150     0.726    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.774 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.970     1.744    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.015 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.015    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.449ns (55.436%)  route 1.165ns (44.564%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.205     0.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.099     0.867 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.960     1.827    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.049 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.049    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.390ns (53.013%)  route 1.232ns (46.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.947     1.853    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.057 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.057    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.495ns (55.554%)  route 1.196ns (44.446%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.266     0.829    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.101     0.930 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.930     1.861    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     3.127 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.127    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.457ns (53.041%)  route 1.290ns (46.959%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.128     0.563 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.205     0.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.099     0.867 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.085     1.952    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.182 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.182    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.411ns (51.212%)  route 1.344ns (48.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.060     1.965    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.190 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.406ns (50.433%)  route 1.382ns (49.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.284     0.861    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.098     2.003    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.224 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.224    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.958ns  (logic 1.453ns (8.567%)  route 15.505ns (91.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.505    16.958    display/SW_IBUF[0]
    SLICE_X63Y3          FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.519    -1.476    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[11]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.958ns  (logic 1.453ns (8.567%)  route 15.505ns (91.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.505    16.958    display/SW_IBUF[0]
    SLICE_X63Y3          FDCE                                         f  display/clock_divide_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.519    -1.476    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].rows_reg[0][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.207%)  route 0.809ns (77.793%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE                         0.000     0.000 r  snek/genblk1[0].rows_reg[0][6]/C
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].rows_reg[0][6]/Q
                         net (fo=9, routed)           0.416     0.557    snek/head_row[6]
    SLICE_X50Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.602 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.394     0.995    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.040 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.040    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.361ns (33.663%)  route 0.711ns (66.337%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.181     0.322    snek/length_reg[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.048     0.370 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.370    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.497 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.531     1.027    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.072 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.072    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.364ns (33.848%)  route 0.711ns (66.152%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.181     0.322    snek/length_reg[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.048     0.370 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.370    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.497 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.531     1.027    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.048     1.075 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.075    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__35/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.269ns (15.865%)  route 1.428ns (84.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.250     1.697    v_count[5]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__35/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.269ns (15.865%)  route 1.428ns (84.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.250     1.697    v_count[5]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__32/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.269ns (15.170%)  route 1.506ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.327     1.775    v_count[5]
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__32/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.269ns (15.170%)  route 1.506ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.327     1.775    v_count[5]
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__38/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.026%)  route 1.523ns (84.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.344     1.792    v_count[5]
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__38/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.026%)  route 1.523ns (84.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.344     1.792    v_count[5]
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__36/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.269ns (15.010%)  route 1.525ns (84.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.346     1.794    v_count[5]
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__36/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.260ns  (logic 1.453ns (8.417%)  route 15.808ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.808    17.260    display/SW_IBUF[0]
    SLICE_X63Y1          FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y1          FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.120ns  (logic 1.453ns (8.486%)  route 15.667ns (91.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.667    17.120    display/SW_IBUF[0]
    SLICE_X63Y2          FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.520    -1.475    display/tile_clock
    SLICE_X63Y2          FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.958ns  (logic 1.453ns (8.567%)  route 15.505ns (91.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.505    16.958    display/SW_IBUF[0]
    SLICE_X63Y3          FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.519    -1.476    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[11]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.958ns  (logic 1.453ns (8.567%)  route 15.505ns (91.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       15.505    16.958    display/SW_IBUF[0]
    SLICE_X63Y3          FDCE                                         f  display/clock_divide_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.519    -1.476    display/tile_clock
    SLICE_X63Y3          FDCE                                         r  display/clock_divide_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].rows_reg[0][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.207%)  route 0.809ns (77.793%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE                         0.000     0.000 r  snek/genblk1[0].rows_reg[0][6]/C
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].rows_reg[0][6]/Q
                         net (fo=9, routed)           0.416     0.557    snek/head_row[6]
    SLICE_X50Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.602 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.394     0.995    snek/found_hit0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.040 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.040    snek/found_hit_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.361ns (33.663%)  route 0.711ns (66.337%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.181     0.322    snek/length_reg[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.048     0.370 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.370    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.497 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.531     1.027    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.072 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.072    snek/nstate__0[0]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.364ns (33.848%)  route 0.711ns (66.152%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.181     0.322    snek/length_reg[1]
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.048     0.370 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.370    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.497 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.531     1.027    snek/nstate20_in
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.048     1.075 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.075    snek/nstate__0[1]
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.826    -0.864    snek/tile_clock
    SLICE_X40Y33         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__35/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.269ns (15.865%)  route 1.428ns (84.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.250     1.697    v_count[5]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__35/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.269ns (15.865%)  route 1.428ns (84.135%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.250     1.697    v_count[5]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__32/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.269ns (15.170%)  route 1.506ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.327     1.775    v_count[5]
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__32/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.269ns (15.170%)  route 1.506ns (84.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.327     1.775    v_count[5]
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__38/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.026%)  route 1.523ns (84.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.344     1.792    v_count[5]
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__38/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.026%)  route 1.523ns (84.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.344     1.792    v_count[5]
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__38/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__36/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.269ns (15.010%)  route 1.525ns (84.990%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.178     1.403    graphics/hd/SW_IBUF[1]
    SLICE_X48Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.448 r  graphics/hd/srl_ramb18__31_i_2/O
                         net (fo=29, routed)          0.346     1.794    v_count[5]
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__36/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.878    -0.811    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[10]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[11]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[12]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[13]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.226ns  (logic 1.453ns (9.542%)  route 13.773ns (90.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.773    15.226    food/rng/SW_IBUF[0]
    SLICE_X63Y39         FDPE                                         f  food/rng/value_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X63Y39         FDPE                                         r  food/rng/value_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[14]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.226ns  (logic 1.453ns (9.542%)  route 13.773ns (90.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.773    15.226    food/rng/SW_IBUF[0]
    SLICE_X63Y39         FDPE                                         f  food/rng/value_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X63Y39         FDPE                                         r  food/rng/value_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[15]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X65Y39         FDPE                                         f  food/rng/value_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[17]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[18]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.460ns (38.247%)  route 0.743ns (61.753%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.087    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.203 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.203    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.463ns (38.401%)  route 0.743ns (61.599%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.087    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.206 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.206    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.136%)  route 1.201ns (83.864%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.394     0.535    food/part/show_snake
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.580 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.387    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.432 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.432    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[8]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.654ns  (logic 0.221ns (6.048%)  route 3.433ns (93.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.433     3.654    graphics/hd/SW_IBUF[0]
    SLICE_X37Y28         FDCE                                         f  graphics/hd/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.654ns  (logic 0.221ns (6.048%)  route 3.433ns (93.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.433     3.654    graphics/hd/SW_IBUF[0]
    SLICE_X37Y28         FDCE                                         f  graphics/hd/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.704ns  (logic 0.221ns (5.966%)  route 3.483ns (94.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.483     3.704    graphics/hd/SW_IBUF[0]
    SLICE_X38Y31         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.823     0.570    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.717ns  (logic 0.221ns (5.944%)  route 3.496ns (94.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.496     3.717    graphics/hd/SW_IBUF[0]
    SLICE_X37Y27         FDCE                                         f  graphics/hd/v_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.717ns  (logic 0.221ns (5.944%)  route 3.496ns (94.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.496     3.717    graphics/hd/SW_IBUF[0]
    SLICE_X37Y27         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.898ns  (logic 0.221ns (5.668%)  route 3.677ns (94.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.677     3.898    graphics/hd/SW_IBUF[0]
    SLICE_X37Y26         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.898ns  (logic 0.221ns (5.668%)  route 3.677ns (94.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.677     3.898    graphics/hd/SW_IBUF[0]
    SLICE_X37Y26         FDCE                                         f  graphics/hd/v_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[10]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[11]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[12]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.230ns  (logic 1.453ns (9.539%)  route 13.777ns (90.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.777    15.230    food/rng/SW_IBUF[0]
    SLICE_X62Y39         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X62Y39         FDPE                                         r  food/rng/value_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[13]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.226ns  (logic 1.453ns (9.542%)  route 13.773ns (90.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.773    15.226    food/rng/SW_IBUF[0]
    SLICE_X63Y39         FDPE                                         f  food/rng/value_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X63Y39         FDPE                                         r  food/rng/value_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[14]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.226ns  (logic 1.453ns (9.542%)  route 13.773ns (90.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.773    15.226    food/rng/SW_IBUF[0]
    SLICE_X63Y39         FDPE                                         f  food/rng/value_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X63Y39         FDPE                                         r  food/rng/value_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[15]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X65Y39         FDPE                                         f  food/rng/value_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X65Y39         FDPE                                         r  food/rng/value_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[17]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[18]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.200ns  (logic 1.453ns (9.558%)  route 13.747ns (90.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       13.747    15.200    food/rng/SW_IBUF[0]
    SLICE_X64Y39         FDPE                                         f  food/rng/value_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.517    -1.478    food/rng/value_reg[19]_0
    SLICE_X64Y39         FDPE                                         r  food/rng/value_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.460ns (38.247%)  route 0.743ns (61.753%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.087    graphics/hd/exists
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.116     1.203 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.203    graphics/hd/blue_out0[2]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.463ns (38.401%)  route 0.743ns (61.599%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.458     1.087    graphics/hd/exists
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.119     1.206 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.206    graphics/hd/green_out0[3]
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.822     0.569    graphics/hd/pixel_clock01_out
    SLICE_X46Y28         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.136%)  route 1.201ns (83.864%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.394     0.535    food/part/show_snake
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.580 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.807     1.387    graphics/hd/apple_exists
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.432 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.432    graphics/hd/red_out0[3]
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.830     0.577    graphics/hd/pixel_clock01_out
    SLICE_X50Y33         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[8]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.654ns  (logic 0.221ns (6.048%)  route 3.433ns (93.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.433     3.654    graphics/hd/SW_IBUF[0]
    SLICE_X37Y28         FDCE                                         f  graphics/hd/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.654ns  (logic 0.221ns (6.048%)  route 3.433ns (93.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.433     3.654    graphics/hd/SW_IBUF[0]
    SLICE_X37Y28         FDCE                                         f  graphics/hd/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X37Y28         FDCE                                         r  graphics/hd/v_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.704ns  (logic 0.221ns (5.966%)  route 3.483ns (94.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.483     3.704    graphics/hd/SW_IBUF[0]
    SLICE_X38Y31         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.823     0.570    graphics/hd/pixel_clock01_out
    SLICE_X38Y31         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.717ns  (logic 0.221ns (5.944%)  route 3.496ns (94.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.496     3.717    graphics/hd/SW_IBUF[0]
    SLICE_X37Y27         FDCE                                         f  graphics/hd/v_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.717ns  (logic 0.221ns (5.944%)  route 3.496ns (94.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.496     3.717    graphics/hd/SW_IBUF[0]
    SLICE_X37Y27         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y27         FDCE                                         r  graphics/hd/v_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.898ns  (logic 0.221ns (5.668%)  route 3.677ns (94.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.677     3.898    graphics/hd/SW_IBUF[0]
    SLICE_X37Y26         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.898ns  (logic 0.221ns (5.668%)  route 3.677ns (94.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.677     3.898    graphics/hd/SW_IBUF[0]
    SLICE_X37Y26         FDCE                                         f  graphics/hd/v_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.564    graphics/hd/pixel_clock01_out
    SLICE_X37Y26         FDCE                                         r  graphics/hd/v_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.511ns  (logic 1.577ns (12.604%)  route 10.934ns (87.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.718    12.511    graphics/sd/v_video_reg_0
    SLICE_X38Y29         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X38Y29         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.577ns (12.985%)  route 10.567ns (87.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.351    12.144    graphics/sd/v_video_reg_0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.577ns (12.985%)  route 10.567ns (87.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.351    12.144    graphics/sd/v_video_reg_0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.867ns  (logic 1.453ns (12.243%)  route 10.414ns (87.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.414    11.867    graphics/sd/SW_IBUF[0]
    SLICE_X48Y27         FDCE                                         f  graphics/sd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 1.453ns (12.247%)  route 10.410ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.410    11.862    graphics/sd/SW_IBUF[0]
    SLICE_X49Y27         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 1.453ns (12.247%)  route 10.410ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.410    11.862    graphics/sd/SW_IBUF[0]
    SLICE_X49Y27         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 1.453ns (12.562%)  route 10.112ns (87.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.112    11.565    graphics/sd/SW_IBUF[0]
    SLICE_X48Y25         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X48Y25         FDCE                                         r  graphics/sd/h_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.457ns (28.396%)  route 1.152ns (71.604%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     1.496    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     1.609 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.609    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.460ns (28.529%)  route 1.152ns (71.471%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     1.496    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.116     1.612 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.612    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.231ns (13.810%)  route 1.442ns (86.190%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.394     0.535    food/part/show_snake
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.580 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     1.628    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.673 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.673    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.010ns  (logic 0.221ns (5.510%)  route 3.789ns (94.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.789     4.010    graphics/sd/SW_IBUF[0]
    SLICE_X38Y35         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDPE                                         f  graphics/sd/h_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_count_reg[0]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.618ns  (logic 0.221ns (4.785%)  route 4.397ns (95.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.397     4.618    graphics/sd/SW_IBUF[0]
    SLICE_X45Y25         FDCE                                         f  graphics/sd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.511ns  (logic 1.577ns (12.604%)  route 10.934ns (87.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.718    12.511    graphics/sd/v_video_reg_0
    SLICE_X38Y29         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X38Y29         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.577ns (12.985%)  route 10.567ns (87.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.351    12.144    graphics/sd/v_video_reg_0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.144ns  (logic 1.577ns (12.985%)  route 10.567ns (87.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.216    11.668    graphics/hd/SW_IBUF[0]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.124    11.792 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.351    12.144    graphics/sd/v_video_reg_0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X43Y27         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.867ns  (logic 1.453ns (12.243%)  route 10.414ns (87.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.414    11.867    graphics/sd/SW_IBUF[0]
    SLICE_X48Y27         FDCE                                         f  graphics/sd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X48Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 1.453ns (12.247%)  route 10.410ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.410    11.862    graphics/sd/SW_IBUF[0]
    SLICE_X49Y27         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 1.453ns (12.247%)  route 10.410ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.410    11.862    graphics/sd/SW_IBUF[0]
    SLICE_X49Y27         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     1.131    graphics/sd/pixel_clock0
    SLICE_X49Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.721ns  (logic 1.453ns (12.395%)  route 10.268ns (87.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.268    11.721    graphics/sd/SW_IBUF[0]
    SLICE_X48Y26         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.436     1.130    graphics/sd/pixel_clock0
    SLICE_X48Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 1.453ns (12.562%)  route 10.112ns (87.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)       10.112    11.565    graphics/sd/SW_IBUF[0]
    SLICE_X48Y25         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X48Y25         FDCE                                         r  graphics/sd/h_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.457ns (28.396%)  route 1.152ns (71.604%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     1.496    graphics/sd/exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.113     1.609 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.609    graphics/sd/green_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.460ns (28.529%)  route 1.152ns (71.471%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.284     0.448    snek/genblk1[99].part/show_snake
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.493 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.493    snek/genblk1[99].part_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.628 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.868     1.496    graphics/sd/exists
    SLICE_X44Y28         LUT5 (Prop_lut5_I3_O)        0.116     1.612 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.612    graphics/sd/blue_out0[2]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.231ns (13.810%)  route 1.442ns (86.190%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.394     0.535    food/part/show_snake
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.580 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           1.048     1.628    graphics/sd/apple_exists
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.673 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.673    graphics/sd/red_out0[3]
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.010ns  (logic 0.221ns (5.510%)  route 3.789ns (94.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.789     4.010    graphics/sd/SW_IBUF[0]
    SLICE_X38Y35         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.553    graphics/sd/pixel_clock0
    SLICE_X38Y35         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDPE                                         f  graphics/sd/h_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDPE                                         r  graphics/sd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.562ns  (logic 0.221ns (4.844%)  route 4.341ns (95.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.341     4.562    graphics/sd/SW_IBUF[0]
    SLICE_X44Y28         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.822     0.548    graphics/sd/pixel_clock0
    SLICE_X44Y28         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_count_reg[0]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.618ns  (logic 0.221ns (4.785%)  route 4.397ns (95.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.397     4.618    graphics/sd/SW_IBUF[0]
    SLICE_X45Y25         FDCE                                         f  graphics/sd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X45Y25         FDCE                                         r  graphics/sd/v_count_reg[0]/C





