module control_unit(clk, ALU_in2_mux, mem_out_mux, PC_mux, memory_addr_mux, data_in_mux,
			  reg_buff1_write, reg_buff2_write, status_reg_write, ALU_out_write,
			  reg_write, PC_write, IR_write,
			  memory_in, memory_addr, memory_out,
			  opcode, status_reg);
			  
endmodule
