{"indexed":{"date-parts":[[2018,5,3]],"date-time":"2018-05-03T20:35:42Z","timestamp":1525379742818},"reference-count":3,"publisher":"Elsevier BV","issue":"1-5","license":[{"URL":"http:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/","start":{"date-parts":[[1992,2,1]],"date-time":"1992-02-01T00:00:00Z","timestamp":696902400000},"delay-in-days":0,"content-version":"tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"published-print":{"date-parts":[[1992,2]]},"DOI":"10.1016\/0165-6074(92)90132-q","type":"article-journal","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"193-196","source":"Crossref","is-referenced-by-count":0,"title":"Timimg model for SDCFL digital circuits","prefix":"10.1016","volume":"34","author":[{"given":"Luis","family":"G\u00f3mez","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"N\u00fa\u00f1ez","sequence":"additional","affiliation":[]}],"member":"78","container-title":"Microprocessing and Microprogramming","original-title":[],"language":"en","link":[{"URL":"http:\/\/api.elsevier.com\/content\/article\/PII:016560749290132Q?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/api.elsevier.com\/content\/article\/PII:016560749290132Q?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T23:57:48Z","timestamp":1497571068000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,2]]},"references-count":3,"journal-issue":{"published-print":{"date-parts":[[1992,2]]},"issue":"1-5"},"alternative-id":["016560749290132Q"],"URL":"http:\/\/dx.doi.org\/10.1016\/0165-6074(92)90132-q","relation":{},"ISSN":["0165-6074"],"container-title-short":"Microprocessing and Microprogramming"}