// Seed: 3786077840
module module_0 (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7
);
  wire [-1 : -1] id_9;
  assign module_2.id_3 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output wor   id_2,
    input  wand  id_3
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1
  );
  wire id_5;
endmodule
program module_2 (
    input supply0 id_0,
    output tri0 id_1
);
  supply1 id_3 = -1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  logic id_7;
endprogram
