-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Fri Jul 27 13:38:20 2018
-- Host        : apple running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_pwm_0_0_sim_netlist.vhdl
-- Design      : pwm_pwm_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_2_reg_859_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_2_reg_859_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_2_reg_859_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_2_reg_859_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15 is
  port (
    \tmp_15_reg_998_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15 is
begin
\tmp_15_reg_998[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_15_reg_998_reg[13]\(3)
    );
\tmp_15_reg_998[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_15_reg_998_reg[13]\(2)
    );
\tmp_15_reg_998[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_15_reg_998_reg[13]\(1)
    );
\tmp_15_reg_998[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_15_reg_998_reg[13]\(0)
    );
\tmp_15_reg_998[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_15_reg_998_reg[17]\(3)
    );
\tmp_15_reg_998[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_15_reg_998_reg[17]\(2)
    );
\tmp_15_reg_998[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_15_reg_998_reg[17]\(1)
    );
\tmp_15_reg_998[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_15_reg_998_reg[17]\(0)
    );
\tmp_15_reg_998[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_15_reg_998_reg[21]\(3)
    );
\tmp_15_reg_998[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_15_reg_998_reg[21]\(2)
    );
\tmp_15_reg_998[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_15_reg_998_reg[21]\(1)
    );
\tmp_15_reg_998[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_15_reg_998_reg[21]\(0)
    );
\tmp_15_reg_998[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_15_reg_998_reg[25]\(3)
    );
\tmp_15_reg_998[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_15_reg_998_reg[25]\(2)
    );
\tmp_15_reg_998[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_15_reg_998_reg[25]\(1)
    );
\tmp_15_reg_998[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_15_reg_998_reg[25]\(0)
    );
\tmp_15_reg_998[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_15_reg_998_reg[29]\(3)
    );
\tmp_15_reg_998[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_15_reg_998_reg[29]\(2)
    );
\tmp_15_reg_998[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_15_reg_998_reg[29]\(1)
    );
\tmp_15_reg_998[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_15_reg_998_reg[29]\(0)
    );
\tmp_15_reg_998[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => \tmp_15_reg_998_reg[5]\(3)
    );
\tmp_15_reg_998[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => \tmp_15_reg_998_reg[5]\(2)
    );
\tmp_15_reg_998[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => \tmp_15_reg_998_reg[5]\(1)
    );
\tmp_15_reg_998[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => \tmp_15_reg_998_reg[5]\(0)
    );
\tmp_15_reg_998[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_15_reg_998_reg[31]\(1)
    );
\tmp_15_reg_998[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_15_reg_998_reg[31]\(0)
    );
\tmp_15_reg_998[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_15_reg_998_reg[9]\(3)
    );
\tmp_15_reg_998[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_15_reg_998_reg[9]\(2)
    );
\tmp_15_reg_998[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_15_reg_998_reg[9]\(1)
    );
\tmp_15_reg_998[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_15_reg_998_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_1_reg_849_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_1_reg_849_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_1_reg_849_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_1_reg_849_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18 is
  port (
    \tmp_11_reg_986_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18 is
begin
\tmp_11_reg_986[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_11_reg_986_reg[13]\(3)
    );
\tmp_11_reg_986[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_11_reg_986_reg[13]\(2)
    );
\tmp_11_reg_986[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_11_reg_986_reg[13]\(1)
    );
\tmp_11_reg_986[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_11_reg_986_reg[13]\(0)
    );
\tmp_11_reg_986[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_11_reg_986_reg[17]\(3)
    );
\tmp_11_reg_986[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_11_reg_986_reg[17]\(2)
    );
\tmp_11_reg_986[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_11_reg_986_reg[17]\(1)
    );
\tmp_11_reg_986[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_11_reg_986_reg[17]\(0)
    );
\tmp_11_reg_986[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_11_reg_986_reg[21]\(3)
    );
\tmp_11_reg_986[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_11_reg_986_reg[21]\(2)
    );
\tmp_11_reg_986[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_11_reg_986_reg[21]\(1)
    );
\tmp_11_reg_986[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_11_reg_986_reg[21]\(0)
    );
\tmp_11_reg_986[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_11_reg_986_reg[25]\(3)
    );
\tmp_11_reg_986[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_11_reg_986_reg[25]\(2)
    );
\tmp_11_reg_986[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_11_reg_986_reg[25]\(1)
    );
\tmp_11_reg_986[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_11_reg_986_reg[25]\(0)
    );
\tmp_11_reg_986[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_11_reg_986_reg[29]\(3)
    );
\tmp_11_reg_986[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_11_reg_986_reg[29]\(2)
    );
\tmp_11_reg_986[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_11_reg_986_reg[29]\(1)
    );
\tmp_11_reg_986[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_11_reg_986_reg[29]\(0)
    );
\tmp_11_reg_986[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => \tmp_11_reg_986_reg[5]\(3)
    );
\tmp_11_reg_986[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => \tmp_11_reg_986_reg[5]\(2)
    );
\tmp_11_reg_986[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => \tmp_11_reg_986_reg[5]\(1)
    );
\tmp_11_reg_986[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => \tmp_11_reg_986_reg[5]\(0)
    );
\tmp_11_reg_986[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_11_reg_986_reg[31]\(1)
    );
\tmp_11_reg_986[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_11_reg_986_reg[31]\(0)
    );
\tmp_11_reg_986[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_11_reg_986_reg[9]\(3)
    );
\tmp_11_reg_986[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_11_reg_986_reg[9]\(2)
    );
\tmp_11_reg_986[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_11_reg_986_reg[9]\(1)
    );
\tmp_11_reg_986[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_11_reg_986_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_s_reg_839_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_s_reg_839_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_s_reg_839_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_s_reg_839_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21 is
begin
\tmp_3_reg_974[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_3_reg_974_reg[13]\(3)
    );
\tmp_3_reg_974[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_3_reg_974_reg[13]\(2)
    );
\tmp_3_reg_974[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_3_reg_974_reg[13]\(1)
    );
\tmp_3_reg_974[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_3_reg_974_reg[13]\(0)
    );
\tmp_3_reg_974[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_3_reg_974_reg[17]\(3)
    );
\tmp_3_reg_974[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_3_reg_974_reg[17]\(2)
    );
\tmp_3_reg_974[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_3_reg_974_reg[17]\(1)
    );
\tmp_3_reg_974[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_3_reg_974_reg[17]\(0)
    );
\tmp_3_reg_974[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_3_reg_974_reg[21]\(3)
    );
\tmp_3_reg_974[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_3_reg_974_reg[21]\(2)
    );
\tmp_3_reg_974[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_3_reg_974_reg[21]\(1)
    );
\tmp_3_reg_974[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_3_reg_974_reg[21]\(0)
    );
\tmp_3_reg_974[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_3_reg_974_reg[25]\(3)
    );
\tmp_3_reg_974[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_3_reg_974_reg[25]\(2)
    );
\tmp_3_reg_974[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_3_reg_974_reg[25]\(1)
    );
\tmp_3_reg_974[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_3_reg_974_reg[25]\(0)
    );
\tmp_3_reg_974[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_3_reg_974_reg[29]\(3)
    );
\tmp_3_reg_974[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_3_reg_974_reg[29]\(2)
    );
\tmp_3_reg_974[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_3_reg_974_reg[29]\(1)
    );
\tmp_3_reg_974[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_3_reg_974_reg[29]\(0)
    );
\tmp_3_reg_974[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => S(3)
    );
\tmp_3_reg_974[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => S(2)
    );
\tmp_3_reg_974[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => S(1)
    );
\tmp_3_reg_974[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_3_reg_974[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => \tmp_3_reg_974_reg[31]\(1)
    );
\tmp_3_reg_974[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => \tmp_3_reg_974_reg[31]\(0)
    );
\tmp_3_reg_974[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_3_reg_974_reg[9]\(3)
    );
\tmp_3_reg_974[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_3_reg_974_reg[9]\(2)
    );
\tmp_3_reg_974[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_3_reg_974_reg[9]\(1)
    );
\tmp_3_reg_974[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_3_reg_974_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_5_reg_889_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_5_reg_889_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_5_reg_889_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_5_reg_889_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_27_reg_1034_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1_4 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ain_s1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24 is
begin
\tmp_27_reg_1034[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[11]\(3),
      I1 => bin_s1_4(10),
      O => \tmp_27_reg_1034_reg[13]\(3)
    );
\tmp_27_reg_1034[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[11]\(2),
      I1 => bin_s1_4(9),
      O => \tmp_27_reg_1034_reg[13]\(2)
    );
\tmp_27_reg_1034[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[11]\(1),
      I1 => bin_s1_4(8),
      O => \tmp_27_reg_1034_reg[13]\(1)
    );
\tmp_27_reg_1034[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[11]\(0),
      I1 => bin_s1_4(7),
      O => \tmp_27_reg_1034_reg[13]\(0)
    );
\tmp_27_reg_1034[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[15]\(3),
      I1 => bin_s1_4(14),
      O => \tmp_27_reg_1034_reg[17]\(3)
    );
\tmp_27_reg_1034[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[15]\(2),
      I1 => bin_s1_4(13),
      O => \tmp_27_reg_1034_reg[17]\(2)
    );
\tmp_27_reg_1034[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[15]\(1),
      I1 => bin_s1_4(12),
      O => \tmp_27_reg_1034_reg[17]\(1)
    );
\tmp_27_reg_1034[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[15]\(0),
      I1 => bin_s1_4(11),
      O => \tmp_27_reg_1034_reg[17]\(0)
    );
\tmp_27_reg_1034[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[19]\(3),
      I1 => bin_s1_4(18),
      O => \tmp_27_reg_1034_reg[21]\(3)
    );
\tmp_27_reg_1034[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[19]\(2),
      I1 => bin_s1_4(17),
      O => \tmp_27_reg_1034_reg[21]\(2)
    );
\tmp_27_reg_1034[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[19]\(1),
      I1 => bin_s1_4(16),
      O => \tmp_27_reg_1034_reg[21]\(1)
    );
\tmp_27_reg_1034[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[19]\(0),
      I1 => bin_s1_4(15),
      O => \tmp_27_reg_1034_reg[21]\(0)
    );
\tmp_27_reg_1034[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[23]\(3),
      I1 => bin_s1_4(22),
      O => \tmp_27_reg_1034_reg[25]\(3)
    );
\tmp_27_reg_1034[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[23]\(2),
      I1 => bin_s1_4(21),
      O => \tmp_27_reg_1034_reg[25]\(2)
    );
\tmp_27_reg_1034[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[23]\(1),
      I1 => bin_s1_4(20),
      O => \tmp_27_reg_1034_reg[25]\(1)
    );
\tmp_27_reg_1034[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[23]\(0),
      I1 => bin_s1_4(19),
      O => \tmp_27_reg_1034_reg[25]\(0)
    );
\tmp_27_reg_1034[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[27]\(3),
      I1 => bin_s1_4(26),
      O => \tmp_27_reg_1034_reg[29]\(3)
    );
\tmp_27_reg_1034[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[27]\(2),
      I1 => bin_s1_4(25),
      O => \tmp_27_reg_1034_reg[29]\(2)
    );
\tmp_27_reg_1034[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[27]\(1),
      I1 => bin_s1_4(24),
      O => \tmp_27_reg_1034_reg[29]\(1)
    );
\tmp_27_reg_1034[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[27]\(0),
      I1 => bin_s1_4(23),
      O => \tmp_27_reg_1034_reg[29]\(0)
    );
\tmp_27_reg_1034[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(3),
      I1 => bin_s1_4(2),
      O => S(3)
    );
\tmp_27_reg_1034[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(2),
      I1 => bin_s1_4(1),
      O => S(2)
    );
\tmp_27_reg_1034[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(1),
      I1 => bin_s1_4(0),
      O => S(1)
    );
\tmp_27_reg_1034[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => carry_s1,
      O => S(0)
    );
\tmp_27_reg_1034[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[29]\(1),
      I1 => bin_s1_4(28),
      O => \tmp_27_reg_1034_reg[31]\(1)
    );
\tmp_27_reg_1034[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[29]\(0),
      I1 => bin_s1_4(27),
      O => \tmp_27_reg_1034_reg[31]\(0)
    );
\tmp_27_reg_1034[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[7]\(3),
      I1 => bin_s1_4(6),
      O => \tmp_27_reg_1034_reg[9]\(3)
    );
\tmp_27_reg_1034[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[7]\(2),
      I1 => bin_s1_4(5),
      O => \tmp_27_reg_1034_reg[9]\(2)
    );
\tmp_27_reg_1034[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[7]\(1),
      I1 => bin_s1_4(4),
      O => \tmp_27_reg_1034_reg[9]\(1)
    );
\tmp_27_reg_1034[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ain_s1_reg[7]\(0),
      I1 => bin_s1_4(3),
      O => \tmp_27_reg_1034_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_4_reg_879_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_4_reg_879_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_4_reg_879_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_4_reg_879_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27 is
  port (
    \tmp_23_reg_1022_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27 is
begin
\tmp_23_reg_1022[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_23_reg_1022_reg[13]\(3)
    );
\tmp_23_reg_1022[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_23_reg_1022_reg[13]\(2)
    );
\tmp_23_reg_1022[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_23_reg_1022_reg[13]\(1)
    );
\tmp_23_reg_1022[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_23_reg_1022_reg[13]\(0)
    );
\tmp_23_reg_1022[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_23_reg_1022_reg[17]\(3)
    );
\tmp_23_reg_1022[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_23_reg_1022_reg[17]\(2)
    );
\tmp_23_reg_1022[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_23_reg_1022_reg[17]\(1)
    );
\tmp_23_reg_1022[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_23_reg_1022_reg[17]\(0)
    );
\tmp_23_reg_1022[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_23_reg_1022_reg[21]\(3)
    );
\tmp_23_reg_1022[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_23_reg_1022_reg[21]\(2)
    );
\tmp_23_reg_1022[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_23_reg_1022_reg[21]\(1)
    );
\tmp_23_reg_1022[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_23_reg_1022_reg[21]\(0)
    );
\tmp_23_reg_1022[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_23_reg_1022_reg[25]\(3)
    );
\tmp_23_reg_1022[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_23_reg_1022_reg[25]\(2)
    );
\tmp_23_reg_1022[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_23_reg_1022_reg[25]\(1)
    );
\tmp_23_reg_1022[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_23_reg_1022_reg[25]\(0)
    );
\tmp_23_reg_1022[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_23_reg_1022_reg[29]\(3)
    );
\tmp_23_reg_1022[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_23_reg_1022_reg[29]\(2)
    );
\tmp_23_reg_1022[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_23_reg_1022_reg[29]\(1)
    );
\tmp_23_reg_1022[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_23_reg_1022_reg[29]\(0)
    );
\tmp_23_reg_1022[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => \tmp_23_reg_1022_reg[5]\(3)
    );
\tmp_23_reg_1022[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => \tmp_23_reg_1022_reg[5]\(2)
    );
\tmp_23_reg_1022[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => \tmp_23_reg_1022_reg[5]\(1)
    );
\tmp_23_reg_1022[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => \tmp_23_reg_1022_reg[5]\(0)
    );
\tmp_23_reg_1022[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => S(1)
    );
\tmp_23_reg_1022[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => S(0)
    );
\tmp_23_reg_1022[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_23_reg_1022_reg[9]\(3)
    );
\tmp_23_reg_1022[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_23_reg_1022_reg[9]\(2)
    );
\tmp_23_reg_1022[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_23_reg_1022_reg[9]\(1)
    );
\tmp_23_reg_1022[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_23_reg_1022_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_s1_reg[31]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_3_reg_869_reg[32]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29 is
  signal \sum_s1[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_s1[32]_i_3_n_0\ : STD_LOGIC;
  signal \sum_s1_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\sum_s1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_3_reg_869_reg[32]\(0),
      O => \sum_s1_reg[31]\
    );
\sum_s1[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \p_Val2_3_reg_869_reg[32]\(1),
      O => \sum_s1[32]_i_2_n_0\
    );
\sum_s1[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \p_Val2_3_reg_869_reg[32]\(0),
      O => \sum_s1[32]_i_3_n_0\
    );
\sum_s1_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED\(1),
      CO(0) => \sum_s1_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(1 downto 0),
      O(3 downto 2) => \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \sum_s1[32]_i_2_n_0\,
      S(0) => \sum_s1[32]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30 is
  port (
    \tmp_19_reg_1010_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    carry_s1 : in STD_LOGIC;
    bin_s1 : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30 is
begin
\tmp_19_reg_1010[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(11),
      I1 => bin_s1(10),
      O => \tmp_19_reg_1010_reg[13]\(3)
    );
\tmp_19_reg_1010[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(10),
      I1 => bin_s1(9),
      O => \tmp_19_reg_1010_reg[13]\(2)
    );
\tmp_19_reg_1010[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(9),
      I1 => bin_s1(8),
      O => \tmp_19_reg_1010_reg[13]\(1)
    );
\tmp_19_reg_1010[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(8),
      I1 => bin_s1(7),
      O => \tmp_19_reg_1010_reg[13]\(0)
    );
\tmp_19_reg_1010[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(15),
      I1 => bin_s1(14),
      O => \tmp_19_reg_1010_reg[17]\(3)
    );
\tmp_19_reg_1010[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(14),
      I1 => bin_s1(13),
      O => \tmp_19_reg_1010_reg[17]\(2)
    );
\tmp_19_reg_1010[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(13),
      I1 => bin_s1(12),
      O => \tmp_19_reg_1010_reg[17]\(1)
    );
\tmp_19_reg_1010[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(12),
      I1 => bin_s1(11),
      O => \tmp_19_reg_1010_reg[17]\(0)
    );
\tmp_19_reg_1010[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(19),
      I1 => bin_s1(18),
      O => \tmp_19_reg_1010_reg[21]\(3)
    );
\tmp_19_reg_1010[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(18),
      I1 => bin_s1(17),
      O => \tmp_19_reg_1010_reg[21]\(2)
    );
\tmp_19_reg_1010[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(17),
      I1 => bin_s1(16),
      O => \tmp_19_reg_1010_reg[21]\(1)
    );
\tmp_19_reg_1010[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(16),
      I1 => bin_s1(15),
      O => \tmp_19_reg_1010_reg[21]\(0)
    );
\tmp_19_reg_1010[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(23),
      I1 => bin_s1(22),
      O => \tmp_19_reg_1010_reg[25]\(3)
    );
\tmp_19_reg_1010[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(22),
      I1 => bin_s1(21),
      O => \tmp_19_reg_1010_reg[25]\(2)
    );
\tmp_19_reg_1010[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(21),
      I1 => bin_s1(20),
      O => \tmp_19_reg_1010_reg[25]\(1)
    );
\tmp_19_reg_1010[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(20),
      I1 => bin_s1(19),
      O => \tmp_19_reg_1010_reg[25]\(0)
    );
\tmp_19_reg_1010[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(27),
      I1 => bin_s1(26),
      O => \tmp_19_reg_1010_reg[29]\(3)
    );
\tmp_19_reg_1010[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(26),
      I1 => bin_s1(25),
      O => \tmp_19_reg_1010_reg[29]\(2)
    );
\tmp_19_reg_1010[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(25),
      I1 => bin_s1(24),
      O => \tmp_19_reg_1010_reg[29]\(1)
    );
\tmp_19_reg_1010[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(24),
      I1 => bin_s1(23),
      O => \tmp_19_reg_1010_reg[29]\(0)
    );
\tmp_19_reg_1010[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(3),
      I1 => bin_s1(2),
      O => \tmp_19_reg_1010_reg[5]\(3)
    );
\tmp_19_reg_1010[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(2),
      I1 => bin_s1(1),
      O => \tmp_19_reg_1010_reg[5]\(2)
    );
\tmp_19_reg_1010[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(1),
      I1 => bin_s1(0),
      O => \tmp_19_reg_1010_reg[5]\(1)
    );
\tmp_19_reg_1010[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(0),
      I1 => carry_s1,
      O => \tmp_19_reg_1010_reg[5]\(0)
    );
\tmp_19_reg_1010[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(29),
      I1 => bin_s1(28),
      O => S(1)
    );
\tmp_19_reg_1010[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(28),
      I1 => bin_s1(27),
      O => S(0)
    );
\tmp_19_reg_1010[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(7),
      I1 => bin_s1(6),
      O => \tmp_19_reg_1010_reg[9]\(3)
    );
\tmp_19_reg_1010[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(6),
      I1 => bin_s1(5),
      O => \tmp_19_reg_1010_reg[9]\(2)
    );
\tmp_19_reg_1010[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(5),
      I1 => bin_s1(4),
      O => \tmp_19_reg_1010_reg[9]\(1)
    );
\tmp_19_reg_1010[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ain_s1(4),
      I1 => bin_s1(3),
      O => \tmp_19_reg_1010_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_V_load_3_reg_751_reg[31]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[0]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[1]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[2]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[3]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[4]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[5]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[6]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[7]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[8]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[9]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[10]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[11]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[12]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[13]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[14]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[15]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[16]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[17]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[18]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[19]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[20]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[21]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[22]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[23]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[24]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[25]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[26]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[27]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[28]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[29]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[30]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[31]_i_3\ : in STD_LOGIC;
    \int_max_duty_V_reg[0]\ : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstate_reg[0]\ : in STD_LOGIC;
    s_axi_ctrl_ARADDR_0_sp_1 : in STD_LOGIC;
    int_gie_reg : in STD_LOGIC;
    \rdata_reg[0]_i_6\ : in STD_LOGIC;
    \rdata_reg[31]_i_4\ : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[1]_i_2\ : in STD_LOGIC;
    \int_period_V_reg[1]\ : in STD_LOGIC;
    \int_ier_reg[1]\ : in STD_LOGIC;
    \int_max_duty_V_reg[2]\ : in STD_LOGIC;
    \rstate_reg[0]_0\ : in STD_LOGIC;
    \rstate_reg[0]_1\ : in STD_LOGIC;
    int_ap_idle : in STD_LOGIC;
    \rdata_reg[2]_i_4\ : in STD_LOGIC;
    \int_max_duty_V_reg[3]\ : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata_reg[3]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[6]\ : in STD_LOGIC;
    \int_max_duty_V_reg[7]\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[7]_i_5\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \int_period_V_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \int_max_duty_V_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    \int_max_duty_V_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    int_m_V_write_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_10_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_0\ : STD_LOGIC;
  signal int_m_V_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_V_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_ctrl_ARADDR_0_sn_1 : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
  s_axi_ctrl_ARADDR_0_sn_1 <= s_axi_ctrl_ARADDR_0_sp_1;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 8) => B"11111111",
      ADDRARDADDR(7 downto 5) => m_V_address0(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 8) => B"11111111",
      ADDRBWRADDR(7 downto 5) => int_m_V_address1(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_7_n_0\,
      WEBWE(2) => \gen_write[1].mem_reg_i_8_n_0\,
      WEBWE(1) => \gen_write[1].mem_reg_i_9_n_0\,
      WEBWE(0) => \gen_write[1].mem_reg_i_10_n_0\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[5]\(3),
      O => m_V_address0(2)
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(0),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_10_n_0\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[5]\(3),
      I2 => \ap_CS_fsm_reg[5]\(1),
      I3 => \ap_CS_fsm_reg[5]\(2),
      O => m_V_address0(1)
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(4),
      I1 => \ap_CS_fsm_reg[5]\(3),
      I2 => \ap_CS_fsm_reg[5]\(2),
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => m_V_address0(0)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(2),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(2),
      O => int_m_V_address1(2)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(1),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(1),
      O => int_m_V_address1(1)
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_ctrl_ARVALID,
      I4 => s_axi_ctrl_ARADDR(0),
      O => int_m_V_address1(0)
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(3),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_7_n_0\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(2),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_8_n_0\
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(1),
      I1 => s_axi_ctrl_WVALID,
      I2 => int_m_V_write_reg,
      O => \gen_write[1].mem_reg_i_9_n_0\
    );
\m_V_load_3_reg_751[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[0]_i_2\,
      O => D(0)
    );
\m_V_load_3_reg_751[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[10]_i_2\,
      O => D(10)
    );
\m_V_load_3_reg_751[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[11]_i_2\,
      O => D(11)
    );
\m_V_load_3_reg_751[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[12]_i_2\,
      O => D(12)
    );
\m_V_load_3_reg_751[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[13]_i_2\,
      O => D(13)
    );
\m_V_load_3_reg_751[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[14]_i_2\,
      O => D(14)
    );
\m_V_load_3_reg_751[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[15]_i_2\,
      O => D(15)
    );
\m_V_load_3_reg_751[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[16]_i_2\,
      O => D(16)
    );
\m_V_load_3_reg_751[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[17]_i_2\,
      O => D(17)
    );
\m_V_load_3_reg_751[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[18]_i_2\,
      O => D(18)
    );
\m_V_load_3_reg_751[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[19]_i_2\,
      O => D(19)
    );
\m_V_load_3_reg_751[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[1]_i_2\,
      O => D(1)
    );
\m_V_load_3_reg_751[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[20]_i_2\,
      O => D(20)
    );
\m_V_load_3_reg_751[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[21]_i_2\,
      O => D(21)
    );
\m_V_load_3_reg_751[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[22]_i_2\,
      O => D(22)
    );
\m_V_load_3_reg_751[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[23]_i_2\,
      O => D(23)
    );
\m_V_load_3_reg_751[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[24]_i_2\,
      O => D(24)
    );
\m_V_load_3_reg_751[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[25]_i_2\,
      O => D(25)
    );
\m_V_load_3_reg_751[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[26]_i_2\,
      O => D(26)
    );
\m_V_load_3_reg_751[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[27]_i_2\,
      O => D(27)
    );
\m_V_load_3_reg_751[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[28]_i_2\,
      O => D(28)
    );
\m_V_load_3_reg_751[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(29),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[29]_i_2\,
      O => D(29)
    );
\m_V_load_3_reg_751[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[2]_i_2\,
      O => D(2)
    );
\m_V_load_3_reg_751[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(30),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[30]_i_2\,
      O => D(30)
    );
\m_V_load_3_reg_751[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[31]_i_3\,
      O => D(31)
    );
\m_V_load_3_reg_751[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[3]_i_2\,
      O => D(3)
    );
\m_V_load_3_reg_751[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[4]_i_2\,
      O => D(4)
    );
\m_V_load_3_reg_751[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[5]_i_2\,
      O => D(5)
    );
\m_V_load_3_reg_751[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[6]_i_2\,
      O => D(6)
    );
\m_V_load_3_reg_751[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[7]_i_2\,
      O => D(7)
    );
\m_V_load_3_reg_751[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[8]_i_2\,
      O => D(8)
    );
\m_V_load_3_reg_751[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \m_V_load_3_reg_751_reg[31]_i_2\,
      I2 => \m_V_load_3_reg_751_reg[9]_i_2\,
      O => D(9)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010301"
    )
        port map (
      I0 => \int_max_duty_V_reg[0]\,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \rstate_reg[0]\,
      I3 => s_axi_ctrl_ARADDR_0_sn_1,
      I4 => int_gie_reg,
      I5 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[31]\(0)
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_6\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(0),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(10),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[10]_i_2\,
      I4 => \int_max_duty_V_reg[10]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(11),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[11]_i_2\,
      I4 => \int_max_duty_V_reg[11]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(12),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[12]_i_2\,
      I4 => \int_max_duty_V_reg[12]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(13),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[13]_i_2\,
      I4 => \int_max_duty_V_reg[13]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(14),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[14]_i_2\,
      I4 => \int_max_duty_V_reg[14]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(15),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[15]_i_2\,
      I4 => \int_max_duty_V_reg[15]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(16),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[16]_i_2\,
      I4 => \int_max_duty_V_reg[16]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(17),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[17]_i_2\,
      I4 => \int_max_duty_V_reg[17]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(18),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[18]_i_2\,
      I4 => \int_max_duty_V_reg[18]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(19),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[19]_i_2\,
      I4 => \int_max_duty_V_reg[19]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE200"
    )
        port map (
      I0 => \rdata_reg[1]_i_2\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(1),
      I3 => \rstate_reg[0]\,
      I4 => \int_period_V_reg[1]\,
      I5 => \int_ier_reg[1]\,
      O => \rdata_reg[31]\(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(20),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[20]_i_2\,
      I4 => \int_max_duty_V_reg[20]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(21),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[21]_i_2\,
      I4 => \int_max_duty_V_reg[21]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(22),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[22]_i_2\,
      I4 => \int_max_duty_V_reg[22]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(23),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[23]_i_2\,
      I4 => \int_max_duty_V_reg[23]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(24),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[24]_i_2\,
      I4 => \int_max_duty_V_reg[24]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(25),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[25]_i_2\,
      I4 => \int_max_duty_V_reg[25]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(26),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[26]_i_2\,
      I4 => \int_max_duty_V_reg[26]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(27),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[27]_i_2\,
      I4 => \int_period_V_reg[27]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(28),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[28]_i_2\,
      I4 => \int_max_duty_V_reg[28]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(29),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[29]_i_2\,
      I4 => \int_max_duty_V_reg[29]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[2]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => int_ap_idle,
      O => \rdata_reg[31]\(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[2]_i_4\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(2),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(30),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[30]_i_2\,
      I4 => \int_max_duty_V_reg[30]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(31),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[31]_i_5\,
      I4 => \int_max_duty_V_reg[31]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[3]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => int_ap_ready,
      O => \rdata_reg[31]\(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[3]_i_4\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(3),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(4),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[4]_i_2\,
      I4 => \int_max_duty_V_reg[4]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(5),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[5]_i_2\,
      I4 => \int_max_duty_V_reg[5]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(6),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[6]_i_2\,
      I4 => \int_max_duty_V_reg[6]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \int_max_duty_V_reg[7]\,
      I2 => \rstate_reg[0]_0\,
      I3 => \rstate_reg[0]_1\,
      I4 => data0(0),
      O => \rdata_reg[31]\(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E200E2"
    )
        port map (
      I0 => \rdata_reg[7]_i_5\,
      I1 => \rdata_reg[31]_i_4\,
      I2 => \^dobdo\(7),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(8),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[8]_i_2\,
      I4 => \int_max_duty_V_reg[8]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80FFFF8A808A80"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \^dobdo\(9),
      I2 => \rdata_reg[31]_i_4\,
      I3 => \rdata_reg[9]_i_2\,
      I4 => \int_max_duty_V_reg[9]\,
      I5 => \rstate_reg[0]_0\,
      O => \rdata_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U6/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[32]\,
      B(16) => \a_reg0_reg_n_0_[32]\,
      B(15) => \a_reg0_reg_n_0_[32]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10 : entity is "pwm_mul_33s_32ns_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U5/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[32]\,
      B(16) => \a_reg0_reg_n_0_[32]\,
      B(15) => \a_reg0_reg_n_0_[32]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11 : entity is "pwm_mul_33s_32ns_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U4/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[32]\,
      B(16) => \a_reg0_reg_n_0_[32]\,
      B(15) => \a_reg0_reg_n_0_[32]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12 : entity is "pwm_mul_33s_32ns_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U3/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[32]\,
      B(16) => \a_reg0_reg_n_0_[32]\,
      B(15) => \a_reg0_reg_n_0_[32]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13 : entity is "pwm_mul_33s_32ns_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U2/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => \a_reg0_reg_n_0_[32]\,
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b_reg0_reg_n_0_[0]\,
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \b_reg0_reg_n_0_[10]\,
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \b_reg0_reg_n_0_[11]\,
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \b_reg0_reg_n_0_[12]\,
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \b_reg0_reg_n_0_[13]\,
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \b_reg0_reg_n_0_[14]\,
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \b_reg0_reg_n_0_[15]\,
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \b_reg0_reg_n_0_[16]\,
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \b_reg0_reg_n_0_[17]\,
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \b_reg0_reg_n_0_[18]\,
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \b_reg0_reg_n_0_[19]\,
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => \b_reg0_reg_n_0_[1]\,
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \b_reg0_reg_n_0_[20]\,
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \b_reg0_reg_n_0_[21]\,
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \b_reg0_reg_n_0_[22]\,
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \b_reg0_reg_n_0_[23]\,
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \b_reg0_reg_n_0_[24]\,
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \b_reg0_reg_n_0_[25]\,
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \b_reg0_reg_n_0_[26]\,
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \b_reg0_reg_n_0_[27]\,
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \b_reg0_reg_n_0_[28]\,
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \b_reg0_reg_n_0_[29]\,
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \b_reg0_reg_n_0_[2]\,
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \b_reg0_reg_n_0_[30]\,
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \b_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \b_reg0_reg_n_0_[3]\,
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \b_reg0_reg_n_0_[4]\,
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \b_reg0_reg_n_0_[5]\,
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \b_reg0_reg_n_0_[6]\,
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \b_reg0_reg_n_0_[7]\,
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \b_reg0_reg_n_0_[8]\,
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \b_reg0_reg_n_0_[9]\,
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[17]\,
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[17]\,
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[27]\,
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[27]\,
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[28]\,
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[28]\,
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[29]\,
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[29]\,
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[30]\,
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[30]\,
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[31]\,
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[31]\,
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[32]\,
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[18]\,
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[18]\,
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[19]\,
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[19]\,
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[20]\,
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[20]\,
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[21]\,
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[21]\,
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[22]\,
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[22]\,
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[23]\,
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[23]\,
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[24]\,
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[24]\,
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[25]\,
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[25]\,
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b_reg0_reg_n_0_[26]\,
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg_n_0_[26]\,
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \b_reg0_reg_n_0_[31]\,
      B(13) => \b_reg0_reg_n_0_[30]\,
      B(12) => \b_reg0_reg_n_0_[29]\,
      B(11) => \b_reg0_reg_n_0_[28]\,
      B(10) => \b_reg0_reg_n_0_[27]\,
      B(9) => \b_reg0_reg_n_0_[26]\,
      B(8) => \b_reg0_reg_n_0_[25]\,
      B(7) => \b_reg0_reg_n_0_[24]\,
      B(6) => \b_reg0_reg_n_0_[23]\,
      B(5) => \b_reg0_reg_n_0_[22]\,
      B(4) => \b_reg0_reg_n_0_[21]\,
      B(3) => \b_reg0_reg_n_0_[20]\,
      B(2) => \b_reg0_reg_n_0_[19]\,
      B(1) => \b_reg0_reg_n_0_[18]\,
      B(0) => \b_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \b_reg0_reg_n_0_[16]\,
      A(15) => \b_reg0_reg_n_0_[15]\,
      A(14) => \b_reg0_reg_n_0_[14]\,
      A(13) => \b_reg0_reg_n_0_[13]\,
      A(12) => \b_reg0_reg_n_0_[12]\,
      A(11) => \b_reg0_reg_n_0_[11]\,
      A(10) => \b_reg0_reg_n_0_[10]\,
      A(9) => \b_reg0_reg_n_0_[9]\,
      A(8) => \b_reg0_reg_n_0_[8]\,
      A(7) => \b_reg0_reg_n_0_[7]\,
      A(6) => \b_reg0_reg_n_0_[6]\,
      A(5) => \b_reg0_reg_n_0_[5]\,
      A(4) => \b_reg0_reg_n_0_[4]\,
      A(3) => \b_reg0_reg_n_0_[3]\,
      A(2) => \b_reg0_reg_n_0_[2]\,
      A(1) => \b_reg0_reg_n_0_[1]\,
      A(0) => \b_reg0_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[32]\,
      B(16) => \a_reg0_reg_n_0_[32]\,
      B(15) => \a_reg0_reg_n_0_[32]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14 : entity is "pwm_mul_33s_32ns_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buff0_reg[0]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[12]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[13]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[3]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[4]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[7]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[8]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]__0_n_0\ : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_109\ : STD_LOGIC;
  signal \buff2_reg__0_n_110\ : STD_LOGIC;
  signal \buff2_reg__0_n_111\ : STD_LOGIC;
  signal \buff2_reg__0_n_112\ : STD_LOGIC;
  signal \buff2_reg__0_n_113\ : STD_LOGIC;
  signal \buff2_reg__0_n_114\ : STD_LOGIC;
  signal \buff2_reg__0_n_115\ : STD_LOGIC;
  signal \buff2_reg__0_n_116\ : STD_LOGIC;
  signal \buff2_reg__0_n_117\ : STD_LOGIC;
  signal \buff2_reg__0_n_118\ : STD_LOGIC;
  signal \buff2_reg__0_n_119\ : STD_LOGIC;
  signal \buff2_reg__0_n_120\ : STD_LOGIC;
  signal \buff2_reg__0_n_121\ : STD_LOGIC;
  signal \buff2_reg__0_n_122\ : STD_LOGIC;
  signal \buff2_reg__0_n_123\ : STD_LOGIC;
  signal \buff2_reg__0_n_124\ : STD_LOGIC;
  signal \buff2_reg__0_n_125\ : STD_LOGIC;
  signal \buff2_reg__0_n_126\ : STD_LOGIC;
  signal \buff2_reg__0_n_127\ : STD_LOGIC;
  signal \buff2_reg__0_n_128\ : STD_LOGIC;
  signal \buff2_reg__0_n_129\ : STD_LOGIC;
  signal \buff2_reg__0_n_130\ : STD_LOGIC;
  signal \buff2_reg__0_n_131\ : STD_LOGIC;
  signal \buff2_reg__0_n_132\ : STD_LOGIC;
  signal \buff2_reg__0_n_133\ : STD_LOGIC;
  signal \buff2_reg__0_n_134\ : STD_LOGIC;
  signal \buff2_reg__0_n_135\ : STD_LOGIC;
  signal \buff2_reg__0_n_136\ : STD_LOGIC;
  signal \buff2_reg__0_n_137\ : STD_LOGIC;
  signal \buff2_reg__0_n_138\ : STD_LOGIC;
  signal \buff2_reg__0_n_139\ : STD_LOGIC;
  signal \buff2_reg__0_n_140\ : STD_LOGIC;
  signal \buff2_reg__0_n_141\ : STD_LOGIC;
  signal \buff2_reg__0_n_142\ : STD_LOGIC;
  signal \buff2_reg__0_n_143\ : STD_LOGIC;
  signal \buff2_reg__0_n_144\ : STD_LOGIC;
  signal \buff2_reg__0_n_145\ : STD_LOGIC;
  signal \buff2_reg__0_n_146\ : STD_LOGIC;
  signal \buff2_reg__0_n_147\ : STD_LOGIC;
  signal \buff2_reg__0_n_148\ : STD_LOGIC;
  signal \buff2_reg__0_n_149\ : STD_LOGIC;
  signal \buff2_reg__0_n_150\ : STD_LOGIC;
  signal \buff2_reg__0_n_151\ : STD_LOGIC;
  signal \buff2_reg__0_n_152\ : STD_LOGIC;
  signal \buff2_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_100\ : STD_LOGIC;
  signal \buff3_reg__0_n_101\ : STD_LOGIC;
  signal \buff3_reg__0_n_102\ : STD_LOGIC;
  signal \buff3_reg__0_n_103\ : STD_LOGIC;
  signal \buff3_reg__0_n_104\ : STD_LOGIC;
  signal \buff3_reg__0_n_105\ : STD_LOGIC;
  signal \buff3_reg__0_n_106\ : STD_LOGIC;
  signal \buff3_reg__0_n_107\ : STD_LOGIC;
  signal \buff3_reg__0_n_108\ : STD_LOGIC;
  signal \buff3_reg__0_n_109\ : STD_LOGIC;
  signal \buff3_reg__0_n_110\ : STD_LOGIC;
  signal \buff3_reg__0_n_111\ : STD_LOGIC;
  signal \buff3_reg__0_n_112\ : STD_LOGIC;
  signal \buff3_reg__0_n_113\ : STD_LOGIC;
  signal \buff3_reg__0_n_114\ : STD_LOGIC;
  signal \buff3_reg__0_n_115\ : STD_LOGIC;
  signal \buff3_reg__0_n_116\ : STD_LOGIC;
  signal \buff3_reg__0_n_117\ : STD_LOGIC;
  signal \buff3_reg__0_n_118\ : STD_LOGIC;
  signal \buff3_reg__0_n_119\ : STD_LOGIC;
  signal \buff3_reg__0_n_120\ : STD_LOGIC;
  signal \buff3_reg__0_n_121\ : STD_LOGIC;
  signal \buff3_reg__0_n_122\ : STD_LOGIC;
  signal \buff3_reg__0_n_123\ : STD_LOGIC;
  signal \buff3_reg__0_n_124\ : STD_LOGIC;
  signal \buff3_reg__0_n_125\ : STD_LOGIC;
  signal \buff3_reg__0_n_126\ : STD_LOGIC;
  signal \buff3_reg__0_n_127\ : STD_LOGIC;
  signal \buff3_reg__0_n_128\ : STD_LOGIC;
  signal \buff3_reg__0_n_129\ : STD_LOGIC;
  signal \buff3_reg__0_n_130\ : STD_LOGIC;
  signal \buff3_reg__0_n_131\ : STD_LOGIC;
  signal \buff3_reg__0_n_132\ : STD_LOGIC;
  signal \buff3_reg__0_n_133\ : STD_LOGIC;
  signal \buff3_reg__0_n_134\ : STD_LOGIC;
  signal \buff3_reg__0_n_135\ : STD_LOGIC;
  signal \buff3_reg__0_n_136\ : STD_LOGIC;
  signal \buff3_reg__0_n_137\ : STD_LOGIC;
  signal \buff3_reg__0_n_138\ : STD_LOGIC;
  signal \buff3_reg__0_n_139\ : STD_LOGIC;
  signal \buff3_reg__0_n_140\ : STD_LOGIC;
  signal \buff3_reg__0_n_141\ : STD_LOGIC;
  signal \buff3_reg__0_n_142\ : STD_LOGIC;
  signal \buff3_reg__0_n_143\ : STD_LOGIC;
  signal \buff3_reg__0_n_144\ : STD_LOGIC;
  signal \buff3_reg__0_n_145\ : STD_LOGIC;
  signal \buff3_reg__0_n_146\ : STD_LOGIC;
  signal \buff3_reg__0_n_147\ : STD_LOGIC;
  signal \buff3_reg__0_n_148\ : STD_LOGIC;
  signal \buff3_reg__0_n_149\ : STD_LOGIC;
  signal \buff3_reg__0_n_150\ : STD_LOGIC;
  signal \buff3_reg__0_n_151\ : STD_LOGIC;
  signal \buff3_reg__0_n_152\ : STD_LOGIC;
  signal \buff3_reg__0_n_153\ : STD_LOGIC;
  signal \buff3_reg__0_n_58\ : STD_LOGIC;
  signal \buff3_reg__0_n_59\ : STD_LOGIC;
  signal \buff3_reg__0_n_60\ : STD_LOGIC;
  signal \buff3_reg__0_n_61\ : STD_LOGIC;
  signal \buff3_reg__0_n_62\ : STD_LOGIC;
  signal \buff3_reg__0_n_63\ : STD_LOGIC;
  signal \buff3_reg__0_n_64\ : STD_LOGIC;
  signal \buff3_reg__0_n_65\ : STD_LOGIC;
  signal \buff3_reg__0_n_66\ : STD_LOGIC;
  signal \buff3_reg__0_n_67\ : STD_LOGIC;
  signal \buff3_reg__0_n_68\ : STD_LOGIC;
  signal \buff3_reg__0_n_69\ : STD_LOGIC;
  signal \buff3_reg__0_n_70\ : STD_LOGIC;
  signal \buff3_reg__0_n_71\ : STD_LOGIC;
  signal \buff3_reg__0_n_72\ : STD_LOGIC;
  signal \buff3_reg__0_n_73\ : STD_LOGIC;
  signal \buff3_reg__0_n_74\ : STD_LOGIC;
  signal \buff3_reg__0_n_75\ : STD_LOGIC;
  signal \buff3_reg__0_n_76\ : STD_LOGIC;
  signal \buff3_reg__0_n_77\ : STD_LOGIC;
  signal \buff3_reg__0_n_78\ : STD_LOGIC;
  signal \buff3_reg__0_n_79\ : STD_LOGIC;
  signal \buff3_reg__0_n_80\ : STD_LOGIC;
  signal \buff3_reg__0_n_81\ : STD_LOGIC;
  signal \buff3_reg__0_n_82\ : STD_LOGIC;
  signal \buff3_reg__0_n_83\ : STD_LOGIC;
  signal \buff3_reg__0_n_84\ : STD_LOGIC;
  signal \buff3_reg__0_n_85\ : STD_LOGIC;
  signal \buff3_reg__0_n_86\ : STD_LOGIC;
  signal \buff3_reg__0_n_87\ : STD_LOGIC;
  signal \buff3_reg__0_n_88\ : STD_LOGIC;
  signal \buff3_reg__0_n_89\ : STD_LOGIC;
  signal \buff3_reg__0_n_90\ : STD_LOGIC;
  signal \buff3_reg__0_n_91\ : STD_LOGIC;
  signal \buff3_reg__0_n_92\ : STD_LOGIC;
  signal \buff3_reg__0_n_93\ : STD_LOGIC;
  signal \buff3_reg__0_n_94\ : STD_LOGIC;
  signal \buff3_reg__0_n_95\ : STD_LOGIC;
  signal \buff3_reg__0_n_96\ : STD_LOGIC;
  signal \buff3_reg__0_n_97\ : STD_LOGIC;
  signal \buff3_reg__0_n_98\ : STD_LOGIC;
  signal \buff3_reg__0_n_99\ : STD_LOGIC;
  signal \buff4_reg__1_n_58\ : STD_LOGIC;
  signal \buff4_reg__1_n_59\ : STD_LOGIC;
  signal \buff4_reg__1_n_60\ : STD_LOGIC;
  signal \buff4_reg__1_n_61\ : STD_LOGIC;
  signal \buff4_reg__1_n_62\ : STD_LOGIC;
  signal \buff4_reg__1_n_63\ : STD_LOGIC;
  signal \buff4_reg__1_n_64\ : STD_LOGIC;
  signal \buff4_reg__1_n_65\ : STD_LOGIC;
  signal \buff4_reg__1_n_66\ : STD_LOGIC;
  signal \buff4_reg__1_n_67\ : STD_LOGIC;
  signal \buff4_reg__1_n_68\ : STD_LOGIC;
  signal \buff4_reg__1_n_69\ : STD_LOGIC;
  signal \buff4_reg__1_n_70\ : STD_LOGIC;
  signal \buff4_reg__1_n_71\ : STD_LOGIC;
  signal \buff4_reg__1_n_72\ : STD_LOGIC;
  signal \buff4_reg__1_n_73\ : STD_LOGIC;
  signal \buff4_reg__1_n_74\ : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff3_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff3_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff4_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff4_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff4_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\pwm_mul_33s_32ns_bkb_U1/pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(31),
      Q => a_reg0(31),
      R => '0'
    );
\a_reg0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_reg_789_reg[32]\(32),
      Q => a_reg0(32),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => b_reg0(17),
      R => '0'
    );
\b_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => b_reg0(18),
      R => '0'
    );
\b_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => b_reg0(19),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => b_reg0(20),
      R => '0'
    );
\b_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => b_reg0(21),
      R => '0'
    );
\b_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => b_reg0(22),
      R => '0'
    );
\b_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => b_reg0(23),
      R => '0'
    );
\b_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => b_reg0(24),
      R => '0'
    );
\b_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => b_reg0(25),
      R => '0'
    );
\b_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => b_reg0(26),
      R => '0'
    );
\b_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => b_reg0(27),
      R => '0'
    );
\b_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => b_reg0(28),
      R => '0'
    );
\b_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => b_reg0(29),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => b_reg0(30),
      R => '0'
    );
\b_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => b_reg0(31),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => b_reg0(9),
      R => '0'
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(17),
      Q => \buff0_reg__1\(0),
      R => '0'
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(17),
      Q => \buff0_reg[0]__0_n_0\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(27),
      Q => \buff0_reg__1\(10),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(27),
      Q => \buff0_reg[10]__0_n_0\,
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(28),
      Q => \buff0_reg__1\(11),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(28),
      Q => \buff0_reg[11]__0_n_0\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(29),
      Q => \buff0_reg__1\(12),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(29),
      Q => \buff0_reg[12]__0_n_0\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(30),
      Q => \buff0_reg__1\(13),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(30),
      Q => \buff0_reg[13]__0_n_0\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(31),
      Q => \buff0_reg__1\(14),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(31),
      Q => \buff0_reg[14]__0_n_0\,
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(32),
      Q => \buff0_reg[15]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(18),
      Q => \buff0_reg__1\(1),
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(18),
      Q => \buff0_reg[1]__0_n_0\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(19),
      Q => \buff0_reg__1\(2),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(19),
      Q => \buff0_reg[2]__0_n_0\,
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(20),
      Q => \buff0_reg__1\(3),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(20),
      Q => \buff0_reg[3]__0_n_0\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(21),
      Q => \buff0_reg__1\(4),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(21),
      Q => \buff0_reg[4]__0_n_0\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(22),
      Q => \buff0_reg__1\(5),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(22),
      Q => \buff0_reg[5]__0_n_0\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(23),
      Q => \buff0_reg__1\(6),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(23),
      Q => \buff0_reg[6]__0_n_0\,
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(24),
      Q => \buff0_reg__1\(7),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(24),
      Q => \buff0_reg[7]__0_n_0\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(25),
      Q => \buff0_reg__1\(8),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(25),
      Q => \buff0_reg[8]__0_n_0\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => b_reg0(26),
      Q => \buff0_reg__1\(9),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => a_reg0(26),
      Q => \buff0_reg[9]__0_n_0\,
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \r_V_reg_789_reg[32]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => b_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff2_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => \buff2_reg__0_n_106\,
      PCOUT(46) => \buff2_reg__0_n_107\,
      PCOUT(45) => \buff2_reg__0_n_108\,
      PCOUT(44) => \buff2_reg__0_n_109\,
      PCOUT(43) => \buff2_reg__0_n_110\,
      PCOUT(42) => \buff2_reg__0_n_111\,
      PCOUT(41) => \buff2_reg__0_n_112\,
      PCOUT(40) => \buff2_reg__0_n_113\,
      PCOUT(39) => \buff2_reg__0_n_114\,
      PCOUT(38) => \buff2_reg__0_n_115\,
      PCOUT(37) => \buff2_reg__0_n_116\,
      PCOUT(36) => \buff2_reg__0_n_117\,
      PCOUT(35) => \buff2_reg__0_n_118\,
      PCOUT(34) => \buff2_reg__0_n_119\,
      PCOUT(33) => \buff2_reg__0_n_120\,
      PCOUT(32) => \buff2_reg__0_n_121\,
      PCOUT(31) => \buff2_reg__0_n_122\,
      PCOUT(30) => \buff2_reg__0_n_123\,
      PCOUT(29) => \buff2_reg__0_n_124\,
      PCOUT(28) => \buff2_reg__0_n_125\,
      PCOUT(27) => \buff2_reg__0_n_126\,
      PCOUT(26) => \buff2_reg__0_n_127\,
      PCOUT(25) => \buff2_reg__0_n_128\,
      PCOUT(24) => \buff2_reg__0_n_129\,
      PCOUT(23) => \buff2_reg__0_n_130\,
      PCOUT(22) => \buff2_reg__0_n_131\,
      PCOUT(21) => \buff2_reg__0_n_132\,
      PCOUT(20) => \buff2_reg__0_n_133\,
      PCOUT(19) => \buff2_reg__0_n_134\,
      PCOUT(18) => \buff2_reg__0_n_135\,
      PCOUT(17) => \buff2_reg__0_n_136\,
      PCOUT(16) => \buff2_reg__0_n_137\,
      PCOUT(15) => \buff2_reg__0_n_138\,
      PCOUT(14) => \buff2_reg__0_n_139\,
      PCOUT(13) => \buff2_reg__0_n_140\,
      PCOUT(12) => \buff2_reg__0_n_141\,
      PCOUT(11) => \buff2_reg__0_n_142\,
      PCOUT(10) => \buff2_reg__0_n_143\,
      PCOUT(9) => \buff2_reg__0_n_144\,
      PCOUT(8) => \buff2_reg__0_n_145\,
      PCOUT(7) => \buff2_reg__0_n_146\,
      PCOUT(6) => \buff2_reg__0_n_147\,
      PCOUT(5) => \buff2_reg__0_n_148\,
      PCOUT(4) => \buff2_reg__0_n_149\,
      PCOUT(3) => \buff2_reg__0_n_150\,
      PCOUT(2) => \buff2_reg__0_n_151\,
      PCOUT(1) => \buff2_reg__0_n_152\,
      PCOUT(0) => \buff2_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff3_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(32),
      B(16) => a_reg0(32),
      B(15 downto 0) => a_reg0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff3_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff3_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff3_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff3_reg__0_n_58\,
      P(46) => \buff3_reg__0_n_59\,
      P(45) => \buff3_reg__0_n_60\,
      P(44) => \buff3_reg__0_n_61\,
      P(43) => \buff3_reg__0_n_62\,
      P(42) => \buff3_reg__0_n_63\,
      P(41) => \buff3_reg__0_n_64\,
      P(40) => \buff3_reg__0_n_65\,
      P(39) => \buff3_reg__0_n_66\,
      P(38) => \buff3_reg__0_n_67\,
      P(37) => \buff3_reg__0_n_68\,
      P(36) => \buff3_reg__0_n_69\,
      P(35) => \buff3_reg__0_n_70\,
      P(34) => \buff3_reg__0_n_71\,
      P(33) => \buff3_reg__0_n_72\,
      P(32) => \buff3_reg__0_n_73\,
      P(31) => \buff3_reg__0_n_74\,
      P(30) => \buff3_reg__0_n_75\,
      P(29) => \buff3_reg__0_n_76\,
      P(28) => \buff3_reg__0_n_77\,
      P(27) => \buff3_reg__0_n_78\,
      P(26) => \buff3_reg__0_n_79\,
      P(25) => \buff3_reg__0_n_80\,
      P(24) => \buff3_reg__0_n_81\,
      P(23) => \buff3_reg__0_n_82\,
      P(22) => \buff3_reg__0_n_83\,
      P(21) => \buff3_reg__0_n_84\,
      P(20) => \buff3_reg__0_n_85\,
      P(19) => \buff3_reg__0_n_86\,
      P(18) => \buff3_reg__0_n_87\,
      P(17) => \buff3_reg__0_n_88\,
      P(16) => \buff3_reg__0_n_89\,
      P(15) => \buff3_reg__0_n_90\,
      P(14) => \buff3_reg__0_n_91\,
      P(13) => \buff3_reg__0_n_92\,
      P(12) => \buff3_reg__0_n_93\,
      P(11) => \buff3_reg__0_n_94\,
      P(10) => \buff3_reg__0_n_95\,
      P(9) => \buff3_reg__0_n_96\,
      P(8) => \buff3_reg__0_n_97\,
      P(7) => \buff3_reg__0_n_98\,
      P(6) => \buff3_reg__0_n_99\,
      P(5) => \buff3_reg__0_n_100\,
      P(4) => \buff3_reg__0_n_101\,
      P(3) => \buff3_reg__0_n_102\,
      P(2) => \buff3_reg__0_n_103\,
      P(1) => \buff3_reg__0_n_104\,
      P(0) => \buff3_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff2_reg__0_n_106\,
      PCIN(46) => \buff2_reg__0_n_107\,
      PCIN(45) => \buff2_reg__0_n_108\,
      PCIN(44) => \buff2_reg__0_n_109\,
      PCIN(43) => \buff2_reg__0_n_110\,
      PCIN(42) => \buff2_reg__0_n_111\,
      PCIN(41) => \buff2_reg__0_n_112\,
      PCIN(40) => \buff2_reg__0_n_113\,
      PCIN(39) => \buff2_reg__0_n_114\,
      PCIN(38) => \buff2_reg__0_n_115\,
      PCIN(37) => \buff2_reg__0_n_116\,
      PCIN(36) => \buff2_reg__0_n_117\,
      PCIN(35) => \buff2_reg__0_n_118\,
      PCIN(34) => \buff2_reg__0_n_119\,
      PCIN(33) => \buff2_reg__0_n_120\,
      PCIN(32) => \buff2_reg__0_n_121\,
      PCIN(31) => \buff2_reg__0_n_122\,
      PCIN(30) => \buff2_reg__0_n_123\,
      PCIN(29) => \buff2_reg__0_n_124\,
      PCIN(28) => \buff2_reg__0_n_125\,
      PCIN(27) => \buff2_reg__0_n_126\,
      PCIN(26) => \buff2_reg__0_n_127\,
      PCIN(25) => \buff2_reg__0_n_128\,
      PCIN(24) => \buff2_reg__0_n_129\,
      PCIN(23) => \buff2_reg__0_n_130\,
      PCIN(22) => \buff2_reg__0_n_131\,
      PCIN(21) => \buff2_reg__0_n_132\,
      PCIN(20) => \buff2_reg__0_n_133\,
      PCIN(19) => \buff2_reg__0_n_134\,
      PCIN(18) => \buff2_reg__0_n_135\,
      PCIN(17) => \buff2_reg__0_n_136\,
      PCIN(16) => \buff2_reg__0_n_137\,
      PCIN(15) => \buff2_reg__0_n_138\,
      PCIN(14) => \buff2_reg__0_n_139\,
      PCIN(13) => \buff2_reg__0_n_140\,
      PCIN(12) => \buff2_reg__0_n_141\,
      PCIN(11) => \buff2_reg__0_n_142\,
      PCIN(10) => \buff2_reg__0_n_143\,
      PCIN(9) => \buff2_reg__0_n_144\,
      PCIN(8) => \buff2_reg__0_n_145\,
      PCIN(7) => \buff2_reg__0_n_146\,
      PCIN(6) => \buff2_reg__0_n_147\,
      PCIN(5) => \buff2_reg__0_n_148\,
      PCIN(4) => \buff2_reg__0_n_149\,
      PCIN(3) => \buff2_reg__0_n_150\,
      PCIN(2) => \buff2_reg__0_n_151\,
      PCIN(1) => \buff2_reg__0_n_152\,
      PCIN(0) => \buff2_reg__0_n_153\,
      PCOUT(47) => \buff3_reg__0_n_106\,
      PCOUT(46) => \buff3_reg__0_n_107\,
      PCOUT(45) => \buff3_reg__0_n_108\,
      PCOUT(44) => \buff3_reg__0_n_109\,
      PCOUT(43) => \buff3_reg__0_n_110\,
      PCOUT(42) => \buff3_reg__0_n_111\,
      PCOUT(41) => \buff3_reg__0_n_112\,
      PCOUT(40) => \buff3_reg__0_n_113\,
      PCOUT(39) => \buff3_reg__0_n_114\,
      PCOUT(38) => \buff3_reg__0_n_115\,
      PCOUT(37) => \buff3_reg__0_n_116\,
      PCOUT(36) => \buff3_reg__0_n_117\,
      PCOUT(35) => \buff3_reg__0_n_118\,
      PCOUT(34) => \buff3_reg__0_n_119\,
      PCOUT(33) => \buff3_reg__0_n_120\,
      PCOUT(32) => \buff3_reg__0_n_121\,
      PCOUT(31) => \buff3_reg__0_n_122\,
      PCOUT(30) => \buff3_reg__0_n_123\,
      PCOUT(29) => \buff3_reg__0_n_124\,
      PCOUT(28) => \buff3_reg__0_n_125\,
      PCOUT(27) => \buff3_reg__0_n_126\,
      PCOUT(26) => \buff3_reg__0_n_127\,
      PCOUT(25) => \buff3_reg__0_n_128\,
      PCOUT(24) => \buff3_reg__0_n_129\,
      PCOUT(23) => \buff3_reg__0_n_130\,
      PCOUT(22) => \buff3_reg__0_n_131\,
      PCOUT(21) => \buff3_reg__0_n_132\,
      PCOUT(20) => \buff3_reg__0_n_133\,
      PCOUT(19) => \buff3_reg__0_n_134\,
      PCOUT(18) => \buff3_reg__0_n_135\,
      PCOUT(17) => \buff3_reg__0_n_136\,
      PCOUT(16) => \buff3_reg__0_n_137\,
      PCOUT(15) => \buff3_reg__0_n_138\,
      PCOUT(14) => \buff3_reg__0_n_139\,
      PCOUT(13) => \buff3_reg__0_n_140\,
      PCOUT(12) => \buff3_reg__0_n_141\,
      PCOUT(11) => \buff3_reg__0_n_142\,
      PCOUT(10) => \buff3_reg__0_n_143\,
      PCOUT(9) => \buff3_reg__0_n_144\,
      PCOUT(8) => \buff3_reg__0_n_145\,
      PCOUT(7) => \buff3_reg__0_n_146\,
      PCOUT(6) => \buff3_reg__0_n_147\,
      PCOUT(5) => \buff3_reg__0_n_148\,
      PCOUT(4) => \buff3_reg__0_n_149\,
      PCOUT(3) => \buff3_reg__0_n_150\,
      PCOUT(2) => \buff3_reg__0_n_151\,
      PCOUT(1) => \buff3_reg__0_n_152\,
      PCOUT(0) => \buff3_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_105\,
      Q => buff4_reg(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => buff4_reg(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_95\,
      Q => buff4_reg(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => buff4_reg(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_94\,
      Q => buff4_reg(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => buff4_reg(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_93\,
      Q => buff4_reg(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => buff4_reg(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_92\,
      Q => buff4_reg(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => buff4_reg(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_91\,
      Q => buff4_reg(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => buff4_reg(14)
    );
\buff4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_90\,
      Q => buff4_reg(32),
      R => '0'
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => buff4_reg(15)
    );
\buff4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_89\,
      Q => buff4_reg(33),
      R => '0'
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => buff4_reg(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_104\,
      Q => buff4_reg(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => buff4_reg(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_103\,
      Q => buff4_reg(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => buff4_reg(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_102\,
      Q => buff4_reg(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => buff4_reg(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_101\,
      Q => buff4_reg(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => buff4_reg(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_100\,
      Q => buff4_reg(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => buff4_reg(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_99\,
      Q => buff4_reg(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => buff4_reg(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_98\,
      Q => buff4_reg(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => buff4_reg(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_97\,
      Q => buff4_reg(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => buff4_reg(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff3_reg__0_n_96\,
      Q => buff4_reg(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => buff4_reg(9)
    );
\buff4_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \buff0_reg[15]__0_n_0\,
      A(28) => \buff0_reg[15]__0_n_0\,
      A(27) => \buff0_reg[15]__0_n_0\,
      A(26) => \buff0_reg[15]__0_n_0\,
      A(25) => \buff0_reg[15]__0_n_0\,
      A(24) => \buff0_reg[15]__0_n_0\,
      A(23) => \buff0_reg[15]__0_n_0\,
      A(22) => \buff0_reg[15]__0_n_0\,
      A(21) => \buff0_reg[15]__0_n_0\,
      A(20) => \buff0_reg[15]__0_n_0\,
      A(19) => \buff0_reg[15]__0_n_0\,
      A(18) => \buff0_reg[15]__0_n_0\,
      A(17) => \buff0_reg[15]__0_n_0\,
      A(16) => \buff0_reg[15]__0_n_0\,
      A(15) => \buff0_reg[15]__0_n_0\,
      A(14) => \buff0_reg[14]__0_n_0\,
      A(13) => \buff0_reg[13]__0_n_0\,
      A(12) => \buff0_reg[12]__0_n_0\,
      A(11) => \buff0_reg[11]__0_n_0\,
      A(10) => \buff0_reg[10]__0_n_0\,
      A(9) => \buff0_reg[9]__0_n_0\,
      A(8) => \buff0_reg[8]__0_n_0\,
      A(7) => \buff0_reg[7]__0_n_0\,
      A(6) => \buff0_reg[6]__0_n_0\,
      A(5) => \buff0_reg[5]__0_n_0\,
      A(4) => \buff0_reg[4]__0_n_0\,
      A(3) => \buff0_reg[3]__0_n_0\,
      A(2) => \buff0_reg[2]__0_n_0\,
      A(1) => \buff0_reg[1]__0_n_0\,
      A(0) => \buff0_reg[0]__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff4_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \buff0_reg__1\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff4_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff4_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff4_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \buff4_reg__1_n_58\,
      P(46) => \buff4_reg__1_n_59\,
      P(45) => \buff4_reg__1_n_60\,
      P(44) => \buff4_reg__1_n_61\,
      P(43) => \buff4_reg__1_n_62\,
      P(42) => \buff4_reg__1_n_63\,
      P(41) => \buff4_reg__1_n_64\,
      P(40) => \buff4_reg__1_n_65\,
      P(39) => \buff4_reg__1_n_66\,
      P(38) => \buff4_reg__1_n_67\,
      P(37) => \buff4_reg__1_n_68\,
      P(36) => \buff4_reg__1_n_69\,
      P(35) => \buff4_reg__1_n_70\,
      P(34) => \buff4_reg__1_n_71\,
      P(33) => \buff4_reg__1_n_72\,
      P(32) => \buff4_reg__1_n_73\,
      P(31) => \buff4_reg__1_n_74\,
      P(30 downto 0) => buff4_reg(64 downto 34),
      PATTERNBDETECT => \NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff3_reg__0_n_106\,
      PCIN(46) => \buff3_reg__0_n_107\,
      PCIN(45) => \buff3_reg__0_n_108\,
      PCIN(44) => \buff3_reg__0_n_109\,
      PCIN(43) => \buff3_reg__0_n_110\,
      PCIN(42) => \buff3_reg__0_n_111\,
      PCIN(41) => \buff3_reg__0_n_112\,
      PCIN(40) => \buff3_reg__0_n_113\,
      PCIN(39) => \buff3_reg__0_n_114\,
      PCIN(38) => \buff3_reg__0_n_115\,
      PCIN(37) => \buff3_reg__0_n_116\,
      PCIN(36) => \buff3_reg__0_n_117\,
      PCIN(35) => \buff3_reg__0_n_118\,
      PCIN(34) => \buff3_reg__0_n_119\,
      PCIN(33) => \buff3_reg__0_n_120\,
      PCIN(32) => \buff3_reg__0_n_121\,
      PCIN(31) => \buff3_reg__0_n_122\,
      PCIN(30) => \buff3_reg__0_n_123\,
      PCIN(29) => \buff3_reg__0_n_124\,
      PCIN(28) => \buff3_reg__0_n_125\,
      PCIN(27) => \buff3_reg__0_n_126\,
      PCIN(26) => \buff3_reg__0_n_127\,
      PCIN(25) => \buff3_reg__0_n_128\,
      PCIN(24) => \buff3_reg__0_n_129\,
      PCIN(23) => \buff3_reg__0_n_130\,
      PCIN(22) => \buff3_reg__0_n_131\,
      PCIN(21) => \buff3_reg__0_n_132\,
      PCIN(20) => \buff3_reg__0_n_133\,
      PCIN(19) => \buff3_reg__0_n_134\,
      PCIN(18) => \buff3_reg__0_n_135\,
      PCIN(17) => \buff3_reg__0_n_136\,
      PCIN(16) => \buff3_reg__0_n_137\,
      PCIN(15) => \buff3_reg__0_n_138\,
      PCIN(14) => \buff3_reg__0_n_139\,
      PCIN(13) => \buff3_reg__0_n_140\,
      PCIN(12) => \buff3_reg__0_n_141\,
      PCIN(11) => \buff3_reg__0_n_142\,
      PCIN(10) => \buff3_reg__0_n_143\,
      PCIN(9) => \buff3_reg__0_n_144\,
      PCIN(8) => \buff3_reg__0_n_145\,
      PCIN(7) => \buff3_reg__0_n_146\,
      PCIN(6) => \buff3_reg__0_n_147\,
      PCIN(5) => \buff3_reg__0_n_148\,
      PCIN(4) => \buff3_reg__0_n_149\,
      PCIN(3) => \buff3_reg__0_n_150\,
      PCIN(2) => \buff3_reg__0_n_151\,
      PCIN(1) => \buff3_reg__0_n_152\,
      PCIN(0) => \buff3_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff4_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0 is
  port (
    grp_fu_342_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_998_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_15_reg_998_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_2_reg_859_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(2),
      Q => \tmp_15_reg_998_reg[31]\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(32),
      Q => \tmp_15_reg_998_reg[31]\(1),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(33),
      Q => \tmp_15_reg_998_reg[31]\(2),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_2_reg_859_reg[64]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_342_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_342_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_2_reg_859_reg[32]\(1 downto 0) => \p_Val2_2_reg_859_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_15
     port map (
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_15_reg_998_reg[13]\(3 downto 0) => \tmp_15_reg_998_reg[13]\(3 downto 0),
      \tmp_15_reg_998_reg[17]\(3 downto 0) => \tmp_15_reg_998_reg[17]\(3 downto 0),
      \tmp_15_reg_998_reg[21]\(3 downto 0) => \tmp_15_reg_998_reg[21]\(3 downto 0),
      \tmp_15_reg_998_reg[25]\(3 downto 0) => \tmp_15_reg_998_reg[25]\(3 downto 0),
      \tmp_15_reg_998_reg[29]\(3 downto 0) => \tmp_15_reg_998_reg[29]\(3 downto 0),
      \tmp_15_reg_998_reg[31]\(1 downto 0) => \tmp_15_reg_998_reg[31]_0\(1 downto 0),
      \tmp_15_reg_998_reg[5]\(3 downto 0) => \tmp_15_reg_998_reg[5]\(3 downto 0),
      \tmp_15_reg_998_reg[9]\(3 downto 0) => \tmp_15_reg_998_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16 is
  port (
    grp_fu_328_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_11_reg_986_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_11_reg_986_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_1_reg_849_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(2),
      Q => \tmp_11_reg_986_reg[31]\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(32),
      Q => \tmp_11_reg_986_reg[31]\(1),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(33),
      Q => \tmp_11_reg_986_reg[31]\(2),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_1_reg_849_reg[64]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_328_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_328_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_17
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_1_reg_849_reg[32]\(1 downto 0) => \p_Val2_1_reg_849_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_18
     port map (
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_11_reg_986_reg[13]\(3 downto 0) => \tmp_11_reg_986_reg[13]\(3 downto 0),
      \tmp_11_reg_986_reg[17]\(3 downto 0) => \tmp_11_reg_986_reg[17]\(3 downto 0),
      \tmp_11_reg_986_reg[21]\(3 downto 0) => \tmp_11_reg_986_reg[21]\(3 downto 0),
      \tmp_11_reg_986_reg[25]\(3 downto 0) => \tmp_11_reg_986_reg[25]\(3 downto 0),
      \tmp_11_reg_986_reg[29]\(3 downto 0) => \tmp_11_reg_986_reg[29]\(3 downto 0),
      \tmp_11_reg_986_reg[31]\(1 downto 0) => \tmp_11_reg_986_reg[31]_0\(1 downto 0),
      \tmp_11_reg_986_reg[5]\(3 downto 0) => \tmp_11_reg_986_reg[5]\(3 downto 0),
      \tmp_11_reg_986_reg[9]\(3 downto 0) => \tmp_11_reg_986_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19 is
  port (
    grp_fu_314_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_3_reg_974_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_s_reg_839_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(2),
      Q => \tmp_3_reg_974_reg[31]\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(32),
      Q => \tmp_3_reg_974_reg[31]\(1),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(33),
      Q => \tmp_3_reg_974_reg[31]\(2),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_s_reg_839_reg[64]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_314_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_314_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_20
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_s_reg_839_reg[32]\(1 downto 0) => \p_Val2_s_reg_839_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_21
     port map (
      S(3 downto 0) => S(3 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_3_reg_974_reg[13]\(3 downto 0) => \tmp_3_reg_974_reg[13]\(3 downto 0),
      \tmp_3_reg_974_reg[17]\(3 downto 0) => \tmp_3_reg_974_reg[17]\(3 downto 0),
      \tmp_3_reg_974_reg[21]\(3 downto 0) => \tmp_3_reg_974_reg[21]\(3 downto 0),
      \tmp_3_reg_974_reg[25]\(3 downto 0) => \tmp_3_reg_974_reg[25]\(3 downto 0),
      \tmp_3_reg_974_reg[29]\(3 downto 0) => \tmp_3_reg_974_reg[29]\(3 downto 0),
      \tmp_3_reg_974_reg[31]\(1 downto 0) => \tmp_3_reg_974_reg[31]_0\(1 downto 0),
      \tmp_3_reg_974_reg[9]\(3 downto 0) => \tmp_3_reg_974_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_314_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_328_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_342_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_356_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_370_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_384_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_5_reg_889_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bin_s1_4 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal \tmp_11_reg_986_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_986_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_998_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1010_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1022_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_1034_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[13]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_974_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[17]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_974_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[21]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_974_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[25]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_974_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[29]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_974_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[31]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_3_reg_974_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_974_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_3_reg_974_reg[9]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
  signal u2_n_0 : STD_LOGIC;
  signal u2_n_1 : STD_LOGIC;
  signal u2_n_10 : STD_LOGIC;
  signal u2_n_11 : STD_LOGIC;
  signal u2_n_12 : STD_LOGIC;
  signal u2_n_13 : STD_LOGIC;
  signal u2_n_14 : STD_LOGIC;
  signal u2_n_15 : STD_LOGIC;
  signal u2_n_16 : STD_LOGIC;
  signal u2_n_17 : STD_LOGIC;
  signal u2_n_18 : STD_LOGIC;
  signal u2_n_19 : STD_LOGIC;
  signal u2_n_2 : STD_LOGIC;
  signal u2_n_20 : STD_LOGIC;
  signal u2_n_21 : STD_LOGIC;
  signal u2_n_22 : STD_LOGIC;
  signal u2_n_23 : STD_LOGIC;
  signal u2_n_24 : STD_LOGIC;
  signal u2_n_25 : STD_LOGIC;
  signal u2_n_26 : STD_LOGIC;
  signal u2_n_27 : STD_LOGIC;
  signal u2_n_28 : STD_LOGIC;
  signal u2_n_29 : STD_LOGIC;
  signal u2_n_3 : STD_LOGIC;
  signal u2_n_4 : STD_LOGIC;
  signal u2_n_5 : STD_LOGIC;
  signal u2_n_6 : STD_LOGIC;
  signal u2_n_7 : STD_LOGIC;
  signal u2_n_8 : STD_LOGIC;
  signal u2_n_9 : STD_LOGIC;
  signal \NLW_r_V_1_1_reg_981_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_1_reg_981_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_1_2_reg_993_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_2_reg_993_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_1_3_reg_1005_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_3_reg_1005_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_1_4_reg_1017_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_4_reg_1017_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_1_5_reg_1029_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_5_reg_1029_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_1_reg_969_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_1_reg_969_reg[65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_11_reg_986_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_15_reg_998_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_19_reg_1010_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_reg_1022_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_27_reg_1034_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_3_reg_974_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \tmp_3_reg_974_reg[13]\(3 downto 0) <= \^tmp_3_reg_974_reg[13]\(3 downto 0);
  \tmp_3_reg_974_reg[17]\(3 downto 0) <= \^tmp_3_reg_974_reg[17]\(3 downto 0);
  \tmp_3_reg_974_reg[21]\(3 downto 0) <= \^tmp_3_reg_974_reg[21]\(3 downto 0);
  \tmp_3_reg_974_reg[25]\(3 downto 0) <= \^tmp_3_reg_974_reg[25]\(3 downto 0);
  \tmp_3_reg_974_reg[29]\(3 downto 0) <= \^tmp_3_reg_974_reg[29]\(3 downto 0);
  \tmp_3_reg_974_reg[31]\(1 downto 0) <= \^tmp_3_reg_974_reg[31]\(1 downto 0);
  \tmp_3_reg_974_reg[9]\(3 downto 0) <= \^tmp_3_reg_974_reg[9]\(3 downto 0);
\ain_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => \^di\(0),
      R => '0'
    );
\ain_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => \^tmp_3_reg_974_reg[13]\(2),
      R => '0'
    );
\ain_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => \^tmp_3_reg_974_reg[13]\(3),
      R => '0'
    );
\ain_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => \^tmp_3_reg_974_reg[17]\(0),
      R => '0'
    );
\ain_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => \^tmp_3_reg_974_reg[17]\(1),
      R => '0'
    );
\ain_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => \^tmp_3_reg_974_reg[17]\(2),
      R => '0'
    );
\ain_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => \^tmp_3_reg_974_reg[17]\(3),
      R => '0'
    );
\ain_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => \^tmp_3_reg_974_reg[21]\(0),
      R => '0'
    );
\ain_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => \^tmp_3_reg_974_reg[21]\(1),
      R => '0'
    );
\ain_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => \^tmp_3_reg_974_reg[21]\(2),
      R => '0'
    );
\ain_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => \^tmp_3_reg_974_reg[21]\(3),
      R => '0'
    );
\ain_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => \^di\(1),
      R => '0'
    );
\ain_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => \^tmp_3_reg_974_reg[25]\(0),
      R => '0'
    );
\ain_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => \^tmp_3_reg_974_reg[25]\(1),
      R => '0'
    );
\ain_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => \^tmp_3_reg_974_reg[25]\(2),
      R => '0'
    );
\ain_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => \^tmp_3_reg_974_reg[25]\(3),
      R => '0'
    );
\ain_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => \^tmp_3_reg_974_reg[29]\(0),
      R => '0'
    );
\ain_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => \^tmp_3_reg_974_reg[29]\(1),
      R => '0'
    );
\ain_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => \^tmp_3_reg_974_reg[29]\(2),
      R => '0'
    );
\ain_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => \^tmp_3_reg_974_reg[29]\(3),
      R => '0'
    );
\ain_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => \^tmp_3_reg_974_reg[31]\(0),
      R => '0'
    );
\ain_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => \^tmp_3_reg_974_reg[31]\(1),
      R => '0'
    );
\ain_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => \^di\(2),
      R => '0'
    );
\ain_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => \^di\(3),
      R => '0'
    );
\ain_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => \^tmp_3_reg_974_reg[9]\(0),
      R => '0'
    );
\ain_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => \^tmp_3_reg_974_reg[9]\(1),
      R => '0'
    );
\ain_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => \^tmp_3_reg_974_reg[9]\(2),
      R => '0'
    );
\ain_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => \^tmp_3_reg_974_reg[9]\(3),
      R => '0'
    );
\ain_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => \^tmp_3_reg_974_reg[13]\(0),
      R => '0'
    );
\ain_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => \^tmp_3_reg_974_reg[13]\(1),
      R => '0'
    );
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(2),
      Q => bin_s1_4(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(12),
      Q => bin_s1_4(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(13),
      Q => bin_s1_4(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(14),
      Q => bin_s1_4(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(15),
      Q => bin_s1_4(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(16),
      Q => bin_s1_4(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(17),
      Q => bin_s1_4(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(18),
      Q => bin_s1_4(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(19),
      Q => bin_s1_4(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(20),
      Q => bin_s1_4(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(21),
      Q => bin_s1_4(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(3),
      Q => bin_s1_4(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(22),
      Q => bin_s1_4(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(23),
      Q => bin_s1_4(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(24),
      Q => bin_s1_4(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(25),
      Q => bin_s1_4(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(26),
      Q => bin_s1_4(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(27),
      Q => bin_s1_4(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(28),
      Q => bin_s1_4(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(29),
      Q => bin_s1_4(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(30),
      Q => bin_s1_4(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(31),
      Q => bin_s1_4(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(4),
      Q => bin_s1_4(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(32),
      Q => bin_s1_4(30),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(33),
      Q => bin_s1_4(32),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(5),
      Q => bin_s1_4(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(6),
      Q => bin_s1_4(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(7),
      Q => bin_s1_4(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(8),
      Q => bin_s1_4(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(9),
      Q => bin_s1_4(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(10),
      Q => bin_s1_4(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_5_reg_889_reg[64]\(11),
      Q => bin_s1_4(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\r_V_1_1_reg_981_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_1_reg_981_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_1_reg_981_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_328_p2(30),
      S(3 downto 1) => B"000",
      S(0) => bin_s1_0(2)
    );
\r_V_1_2_reg_993_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_2_reg_993_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_2_reg_993_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_342_p2(30),
      S(3 downto 1) => B"000",
      S(0) => bin_s1_1(2)
    );
\r_V_1_3_reg_1005_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_3_reg_1005_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_3_reg_1005_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_356_p2(30),
      S(3 downto 1) => B"000",
      S(0) => bin_s1_2(2)
    );
\r_V_1_4_reg_1017_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_4_reg_1017_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_4_reg_1017_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_370_p2(30),
      S(3 downto 1) => B"000",
      S(0) => bin_s1_3(2)
    );
\r_V_1_5_reg_1029_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_5_reg_1029_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_5_reg_1029_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_384_p2(32),
      S(3 downto 1) => B"000",
      S(0) => bin_s1_4(32)
    );
\r_V_1_reg_969_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_1_reg_969_reg[65]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_1_reg_969_reg[65]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_fu_314_p2(30),
      S(3 downto 1) => B"000",
      S(0) => bin_s1(2)
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_384_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_384_p2(1),
      R => '0'
    );
\tmp_11_reg_986_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[6]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[10]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[10]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[10]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(11 downto 8),
      S(3 downto 0) => \ain_s1_reg[11]_1\(3 downto 0)
    );
\tmp_11_reg_986_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[10]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[14]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[14]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[14]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(15 downto 12),
      S(3 downto 0) => \ain_s1_reg[15]_1\(3 downto 0)
    );
\tmp_11_reg_986_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[14]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[18]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[18]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[18]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(19 downto 16),
      S(3 downto 0) => \ain_s1_reg[19]_1\(3 downto 0)
    );
\tmp_11_reg_986_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[18]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[22]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[22]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[22]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(23 downto 20),
      S(3 downto 0) => \ain_s1_reg[23]_1\(3 downto 0)
    );
\tmp_11_reg_986_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[22]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[26]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[26]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[26]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(27 downto 24),
      S(3 downto 0) => \ain_s1_reg[27]_1\(3 downto 0)
    );
\tmp_11_reg_986_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_986_reg[2]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[2]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[2]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[2]_i_1_n_3\,
      CYINIT => bin_s1_0(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(3 downto 0),
      S(3 downto 0) => \ain_s1_reg[3]_0\(3 downto 0)
    );
\tmp_11_reg_986_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[26]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[30]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[30]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[30]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_11_reg_986_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_328_p2(29 downto 28),
      S(3 downto 2) => bin_s1_0(2 downto 1),
      S(1 downto 0) => \ain_s1_reg[29]_1\(1 downto 0)
    );
\tmp_11_reg_986_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_986_reg[2]_i_1_n_0\,
      CO(3) => \tmp_11_reg_986_reg[6]_i_1_n_0\,
      CO(2) => \tmp_11_reg_986_reg[6]_i_1_n_1\,
      CO(1) => \tmp_11_reg_986_reg[6]_i_1_n_2\,
      CO(0) => \tmp_11_reg_986_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_328_p2(7 downto 4),
      S(3 downto 0) => \ain_s1_reg[7]_1\(3 downto 0)
    );
\tmp_15_reg_998_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[6]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[10]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[10]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[10]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(11 downto 8),
      S(3 downto 0) => \ain_s1_reg[11]_2\(3 downto 0)
    );
\tmp_15_reg_998_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[10]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[14]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[14]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[14]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(15 downto 12),
      S(3 downto 0) => \ain_s1_reg[15]_2\(3 downto 0)
    );
\tmp_15_reg_998_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[14]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[18]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[18]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[18]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(19 downto 16),
      S(3 downto 0) => \ain_s1_reg[19]_2\(3 downto 0)
    );
\tmp_15_reg_998_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[18]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[22]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[22]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[22]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(23 downto 20),
      S(3 downto 0) => \ain_s1_reg[23]_2\(3 downto 0)
    );
\tmp_15_reg_998_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[22]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[26]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[26]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[26]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(27 downto 24),
      S(3 downto 0) => \ain_s1_reg[27]_2\(3 downto 0)
    );
\tmp_15_reg_998_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_998_reg[2]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[2]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[2]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[2]_i_1_n_3\,
      CYINIT => bin_s1_1(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(3 downto 0),
      S(3 downto 0) => \ain_s1_reg[3]_1\(3 downto 0)
    );
\tmp_15_reg_998_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[26]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[30]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[30]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[30]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_15_reg_998_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_342_p2(29 downto 28),
      S(3 downto 2) => bin_s1_1(2 downto 1),
      S(1 downto 0) => \ain_s1_reg[29]_2\(1 downto 0)
    );
\tmp_15_reg_998_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_998_reg[2]_i_1_n_0\,
      CO(3) => \tmp_15_reg_998_reg[6]_i_1_n_0\,
      CO(2) => \tmp_15_reg_998_reg[6]_i_1_n_1\,
      CO(1) => \tmp_15_reg_998_reg[6]_i_1_n_2\,
      CO(0) => \tmp_15_reg_998_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_342_p2(7 downto 4),
      S(3 downto 0) => \ain_s1_reg[7]_2\(3 downto 0)
    );
\tmp_19_reg_1010_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[6]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[10]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[10]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[10]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(11 downto 8),
      S(3 downto 0) => \ain_s1_reg[11]_3\(3 downto 0)
    );
\tmp_19_reg_1010_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[10]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[14]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[14]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[14]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(15 downto 12),
      S(3 downto 0) => \ain_s1_reg[15]_3\(3 downto 0)
    );
\tmp_19_reg_1010_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[14]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[18]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[18]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[18]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(19 downto 16),
      S(3 downto 0) => \ain_s1_reg[19]_3\(3 downto 0)
    );
\tmp_19_reg_1010_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[18]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[22]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[22]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[22]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(23 downto 20),
      S(3 downto 0) => \ain_s1_reg[23]_3\(3 downto 0)
    );
\tmp_19_reg_1010_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[22]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[26]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[26]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[26]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(27 downto 24),
      S(3 downto 0) => \ain_s1_reg[27]_3\(3 downto 0)
    );
\tmp_19_reg_1010_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_reg_1010_reg[2]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[2]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[2]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[2]_i_1_n_3\,
      CYINIT => bin_s1_2(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(3 downto 0),
      S(3 downto 0) => \ain_s1_reg[3]_2\(3 downto 0)
    );
\tmp_19_reg_1010_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[26]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[30]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[30]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[30]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_19_reg_1010_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_356_p2(29 downto 28),
      S(3 downto 2) => bin_s1_2(2 downto 1),
      S(1 downto 0) => \ain_s1_reg[29]_3\(1 downto 0)
    );
\tmp_19_reg_1010_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1010_reg[2]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1010_reg[6]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1010_reg[6]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1010_reg[6]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1010_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_356_p2(7 downto 4),
      S(3 downto 0) => \ain_s1_reg[7]_3\(3 downto 0)
    );
\tmp_23_reg_1022_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[6]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[10]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[10]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[10]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(11 downto 8),
      S(3 downto 0) => \ain_s1_reg[11]_4\(3 downto 0)
    );
\tmp_23_reg_1022_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[10]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[14]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[14]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[14]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(15 downto 12),
      S(3 downto 0) => \ain_s1_reg[15]_4\(3 downto 0)
    );
\tmp_23_reg_1022_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[14]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[18]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[18]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[18]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(19 downto 16),
      S(3 downto 0) => \ain_s1_reg[19]_4\(3 downto 0)
    );
\tmp_23_reg_1022_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[18]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[22]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[22]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[22]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(23 downto 20),
      S(3 downto 0) => \ain_s1_reg[23]_4\(3 downto 0)
    );
\tmp_23_reg_1022_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[22]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[26]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[26]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[26]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(27 downto 24),
      S(3 downto 0) => \ain_s1_reg[27]_4\(3 downto 0)
    );
\tmp_23_reg_1022_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_reg_1022_reg[2]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[2]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[2]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[2]_i_1_n_3\,
      CYINIT => bin_s1_3(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(3 downto 0),
      S(3 downto 0) => \ain_s1_reg[3]_3\(3 downto 0)
    );
\tmp_23_reg_1022_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[26]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[30]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[30]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[30]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_23_reg_1022_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_370_p2(29 downto 28),
      S(3 downto 2) => bin_s1_3(2 downto 1),
      S(1 downto 0) => \ain_s1_reg[29]_4\(1 downto 0)
    );
\tmp_23_reg_1022_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1022_reg[2]_i_1_n_0\,
      CO(3) => \tmp_23_reg_1022_reg[6]_i_1_n_0\,
      CO(2) => \tmp_23_reg_1022_reg[6]_i_1_n_1\,
      CO(1) => \tmp_23_reg_1022_reg[6]_i_1_n_2\,
      CO(0) => \tmp_23_reg_1022_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_370_p2(7 downto 4),
      S(3 downto 0) => \ain_s1_reg[7]_4\(3 downto 0)
    );
\tmp_27_reg_1034_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[6]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[10]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[10]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[10]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(13 downto 10),
      S(3) => u2_n_8,
      S(2) => u2_n_9,
      S(1) => u2_n_10,
      S(0) => u2_n_11
    );
\tmp_27_reg_1034_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[10]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[14]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[14]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[14]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(17 downto 14),
      S(3) => u2_n_12,
      S(2) => u2_n_13,
      S(1) => u2_n_14,
      S(0) => u2_n_15
    );
\tmp_27_reg_1034_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[14]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[18]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[18]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[18]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(21 downto 18),
      S(3) => u2_n_16,
      S(2) => u2_n_17,
      S(1) => u2_n_18,
      S(0) => u2_n_19
    );
\tmp_27_reg_1034_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[18]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[22]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[22]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[22]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(25 downto 22),
      S(3) => u2_n_20,
      S(2) => u2_n_21,
      S(1) => u2_n_22,
      S(0) => u2_n_23
    );
\tmp_27_reg_1034_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[22]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[26]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[26]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[26]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(29 downto 26),
      S(3) => u2_n_24,
      S(2) => u2_n_25,
      S(1) => u2_n_26,
      S(0) => u2_n_27
    );
\tmp_27_reg_1034_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_27_reg_1034_reg[2]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[2]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[2]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[2]_i_1_n_3\,
      CYINIT => bin_s1_4(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(5 downto 2),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3
    );
\tmp_27_reg_1034_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[26]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[30]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[30]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[30]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_27_reg_1034_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_384_p2(31 downto 30),
      S(3) => bin_s1_4(32),
      S(2) => bin_s1_4(30),
      S(1) => u2_n_28,
      S(0) => u2_n_29
    );
\tmp_27_reg_1034_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_1034_reg[2]_i_1_n_0\,
      CO(3) => \tmp_27_reg_1034_reg[6]_i_1_n_0\,
      CO(2) => \tmp_27_reg_1034_reg[6]_i_1_n_1\,
      CO(1) => \tmp_27_reg_1034_reg[6]_i_1_n_2\,
      CO(0) => \tmp_27_reg_1034_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_384_p2(9 downto 6),
      S(3) => u2_n_4,
      S(2) => u2_n_5,
      S(1) => u2_n_6,
      S(0) => u2_n_7
    );
\tmp_3_reg_974_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[6]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[10]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[10]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[10]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(11 downto 8),
      S(3 downto 0) => \ain_s1_reg[11]_0\(3 downto 0)
    );
\tmp_3_reg_974_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[10]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[14]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[14]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[14]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(15 downto 12),
      S(3 downto 0) => \ain_s1_reg[15]_0\(3 downto 0)
    );
\tmp_3_reg_974_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[14]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[18]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[18]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[18]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(19 downto 16),
      S(3 downto 0) => \ain_s1_reg[19]_0\(3 downto 0)
    );
\tmp_3_reg_974_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[18]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[22]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[22]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[22]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(23 downto 20),
      S(3 downto 0) => \ain_s1_reg[23]_0\(3 downto 0)
    );
\tmp_3_reg_974_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[22]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[26]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[26]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[26]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(27 downto 24),
      S(3 downto 0) => \ain_s1_reg[27]_0\(3 downto 0)
    );
\tmp_3_reg_974_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_reg_974_reg[2]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[2]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[2]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[2]_i_1_n_3\,
      CYINIT => bin_s1(0),
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\tmp_3_reg_974_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[26]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[30]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[30]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[30]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      O(3 downto 2) => \NLW_tmp_3_reg_974_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grp_fu_314_p2(29 downto 28),
      S(3 downto 2) => bin_s1(2 downto 1),
      S(1 downto 0) => \ain_s1_reg[29]_0\(1 downto 0)
    );
\tmp_3_reg_974_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_974_reg[2]_i_1_n_0\,
      CO(3) => \tmp_3_reg_974_reg[6]_i_1_n_0\,
      CO(2) => \tmp_3_reg_974_reg[6]_i_1_n_1\,
      CO(1) => \tmp_3_reg_974_reg[6]_i_1_n_2\,
      CO(0) => \tmp_3_reg_974_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      O(3 downto 0) => grp_fu_314_p2(7 downto 4),
      S(3 downto 0) => \ain_s1_reg[7]_0\(3 downto 0)
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_23
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_5_reg_889_reg[32]\(1 downto 0) => \p_Val2_5_reg_889_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_24
     port map (
      DI(3 downto 0) => \^di\(3 downto 0),
      S(3) => u2_n_0,
      S(2) => u2_n_1,
      S(1) => u2_n_2,
      S(0) => u2_n_3,
      \ain_s1_reg[11]\(3 downto 0) => \^tmp_3_reg_974_reg[13]\(3 downto 0),
      \ain_s1_reg[15]\(3 downto 0) => \^tmp_3_reg_974_reg[17]\(3 downto 0),
      \ain_s1_reg[19]\(3 downto 0) => \^tmp_3_reg_974_reg[21]\(3 downto 0),
      \ain_s1_reg[23]\(3 downto 0) => \^tmp_3_reg_974_reg[25]\(3 downto 0),
      \ain_s1_reg[27]\(3 downto 0) => \^tmp_3_reg_974_reg[29]\(3 downto 0),
      \ain_s1_reg[29]\(1 downto 0) => \^tmp_3_reg_974_reg[31]\(1 downto 0),
      \ain_s1_reg[7]\(3 downto 0) => \^tmp_3_reg_974_reg[9]\(3 downto 0),
      bin_s1_4(28 downto 0) => bin_s1_4(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_27_reg_1034_reg[13]\(3) => u2_n_8,
      \tmp_27_reg_1034_reg[13]\(2) => u2_n_9,
      \tmp_27_reg_1034_reg[13]\(1) => u2_n_10,
      \tmp_27_reg_1034_reg[13]\(0) => u2_n_11,
      \tmp_27_reg_1034_reg[17]\(3) => u2_n_12,
      \tmp_27_reg_1034_reg[17]\(2) => u2_n_13,
      \tmp_27_reg_1034_reg[17]\(1) => u2_n_14,
      \tmp_27_reg_1034_reg[17]\(0) => u2_n_15,
      \tmp_27_reg_1034_reg[21]\(3) => u2_n_16,
      \tmp_27_reg_1034_reg[21]\(2) => u2_n_17,
      \tmp_27_reg_1034_reg[21]\(1) => u2_n_18,
      \tmp_27_reg_1034_reg[21]\(0) => u2_n_19,
      \tmp_27_reg_1034_reg[25]\(3) => u2_n_20,
      \tmp_27_reg_1034_reg[25]\(2) => u2_n_21,
      \tmp_27_reg_1034_reg[25]\(1) => u2_n_22,
      \tmp_27_reg_1034_reg[25]\(0) => u2_n_23,
      \tmp_27_reg_1034_reg[29]\(3) => u2_n_24,
      \tmp_27_reg_1034_reg[29]\(2) => u2_n_25,
      \tmp_27_reg_1034_reg[29]\(1) => u2_n_26,
      \tmp_27_reg_1034_reg[29]\(0) => u2_n_27,
      \tmp_27_reg_1034_reg[31]\(1) => u2_n_28,
      \tmp_27_reg_1034_reg[31]\(0) => u2_n_29,
      \tmp_27_reg_1034_reg[9]\(3) => u2_n_4,
      \tmp_27_reg_1034_reg[9]\(2) => u2_n_5,
      \tmp_27_reg_1034_reg[9]\(1) => u2_n_6,
      \tmp_27_reg_1034_reg[9]\(0) => u2_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25 is
  port (
    grp_fu_370_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_23_reg_1022_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_4_reg_879_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(2),
      Q => \tmp_23_reg_1022_reg[5]\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(32),
      Q => S(2),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(33),
      Q => S(3),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_4_reg_879_reg[64]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_370_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_370_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_26
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_4_reg_879_reg[32]\(1 downto 0) => \p_Val2_4_reg_879_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_27
     port map (
      S(1 downto 0) => S(1 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_23_reg_1022_reg[13]\(3 downto 0) => \tmp_23_reg_1022_reg[13]\(3 downto 0),
      \tmp_23_reg_1022_reg[17]\(3 downto 0) => \tmp_23_reg_1022_reg[17]\(3 downto 0),
      \tmp_23_reg_1022_reg[21]\(3 downto 0) => \tmp_23_reg_1022_reg[21]\(3 downto 0),
      \tmp_23_reg_1022_reg[25]\(3 downto 0) => \tmp_23_reg_1022_reg[25]\(3 downto 0),
      \tmp_23_reg_1022_reg[29]\(3 downto 0) => \tmp_23_reg_1022_reg[29]\(3 downto 0),
      \tmp_23_reg_1022_reg[5]\(3 downto 0) => \tmp_23_reg_1022_reg[5]_0\(3 downto 0),
      \tmp_23_reg_1022_reg[9]\(3 downto 0) => \tmp_23_reg_1022_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28 is
  port (
    grp_fu_356_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_19_reg_1010_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_3_reg_869_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28 : entity is "pwm_add_66ns_66s_cud_AddSubnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28 is
  signal bin_s1 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal carry_s1 : STD_LOGIC;
  signal facout_s1 : STD_LOGIC;
  signal u1_n_1 : STD_LOGIC;
  signal u1_n_2 : STD_LOGIC;
begin
\bin_s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(2),
      Q => \tmp_19_reg_1010_reg[5]\(0),
      R => '0'
    );
\bin_s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(12),
      Q => bin_s1(10),
      R => '0'
    );
\bin_s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(13),
      Q => bin_s1(11),
      R => '0'
    );
\bin_s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(14),
      Q => bin_s1(12),
      R => '0'
    );
\bin_s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(15),
      Q => bin_s1(13),
      R => '0'
    );
\bin_s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(16),
      Q => bin_s1(14),
      R => '0'
    );
\bin_s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(17),
      Q => bin_s1(15),
      R => '0'
    );
\bin_s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(18),
      Q => bin_s1(16),
      R => '0'
    );
\bin_s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(19),
      Q => bin_s1(17),
      R => '0'
    );
\bin_s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(20),
      Q => bin_s1(18),
      R => '0'
    );
\bin_s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(21),
      Q => bin_s1(19),
      R => '0'
    );
\bin_s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(3),
      Q => bin_s1(1),
      R => '0'
    );
\bin_s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(22),
      Q => bin_s1(20),
      R => '0'
    );
\bin_s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(23),
      Q => bin_s1(21),
      R => '0'
    );
\bin_s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(24),
      Q => bin_s1(22),
      R => '0'
    );
\bin_s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(25),
      Q => bin_s1(23),
      R => '0'
    );
\bin_s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(26),
      Q => bin_s1(24),
      R => '0'
    );
\bin_s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(27),
      Q => bin_s1(25),
      R => '0'
    );
\bin_s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(28),
      Q => bin_s1(26),
      R => '0'
    );
\bin_s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(29),
      Q => bin_s1(27),
      R => '0'
    );
\bin_s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(30),
      Q => bin_s1(28),
      R => '0'
    );
\bin_s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(31),
      Q => bin_s1(29),
      R => '0'
    );
\bin_s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(4),
      Q => bin_s1(2),
      R => '0'
    );
\bin_s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(32),
      Q => S(2),
      R => '0'
    );
\bin_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(33),
      Q => S(3),
      R => '0'
    );
\bin_s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(5),
      Q => bin_s1(3),
      R => '0'
    );
\bin_s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(6),
      Q => bin_s1(4),
      R => '0'
    );
\bin_s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(7),
      Q => bin_s1(5),
      R => '0'
    );
\bin_s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(8),
      Q => bin_s1(6),
      R => '0'
    );
\bin_s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(9),
      Q => bin_s1(7),
      R => '0'
    );
\bin_s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(10),
      Q => bin_s1(8),
      R => '0'
    );
\bin_s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_869_reg[64]\(11),
      Q => bin_s1(9),
      R => '0'
    );
carry_s1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => facout_s1,
      Q => carry_s1,
      R => '0'
    );
\sum_s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_2,
      Q => grp_fu_356_p2(0),
      R => '0'
    );
\sum_s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => u1_n_1,
      Q => grp_fu_356_p2(1),
      R => '0'
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_29
     port map (
      CO(0) => facout_s1,
      O(0) => u1_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      \p_Val2_3_reg_869_reg[32]\(1 downto 0) => \p_Val2_3_reg_869_reg[64]\(1 downto 0),
      \sum_s1_reg[31]\ => u1_n_2
    );
u2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_comb_adder_30
     port map (
      S(1 downto 0) => S(1 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      bin_s1(28 downto 0) => bin_s1(29 downto 1),
      carry_s1 => carry_s1,
      \tmp_19_reg_1010_reg[13]\(3 downto 0) => \tmp_19_reg_1010_reg[13]\(3 downto 0),
      \tmp_19_reg_1010_reg[17]\(3 downto 0) => \tmp_19_reg_1010_reg[17]\(3 downto 0),
      \tmp_19_reg_1010_reg[21]\(3 downto 0) => \tmp_19_reg_1010_reg[21]\(3 downto 0),
      \tmp_19_reg_1010_reg[25]\(3 downto 0) => \tmp_19_reg_1010_reg[25]\(3 downto 0),
      \tmp_19_reg_1010_reg[29]\(3 downto 0) => \tmp_19_reg_1010_reg[29]\(3 downto 0),
      \tmp_19_reg_1010_reg[5]\(3 downto 0) => \tmp_19_reg_1010_reg[5]_0\(3 downto 0),
      \tmp_19_reg_1010_reg[9]\(3 downto 0) => \tmp_19_reg_1010_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_4\ : out STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    \period_V_read_reg_761_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \min_duty_V_read_reg_772_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \max_duty_V_read_reg_766_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    interrupt : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_V_ce0 : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \m_V_load_3_reg_751_reg[31]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[0]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[1]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[2]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[3]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[4]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[5]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[6]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[7]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[8]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[9]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[10]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[11]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[12]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[13]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[14]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[15]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[16]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[17]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[18]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[19]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[20]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[21]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[22]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[23]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[24]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[25]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[26]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[27]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[28]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[29]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[30]_i_2\ : in STD_LOGIC;
    \m_V_load_3_reg_751_reg[31]_i_3\ : in STD_LOGIC;
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[0]_i_6\ : in STD_LOGIC;
    \rdata_reg[31]_i_4_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_2\ : in STD_LOGIC;
    \rdata_reg[2]_i_4\ : in STD_LOGIC;
    \rdata_reg[3]_i_4\ : in STD_LOGIC;
    \rdata_reg[4]_i_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_2\ : in STD_LOGIC;
    \rdata_reg[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]_i_5\ : in STD_LOGIC;
    \rdata_reg[8]_i_2\ : in STD_LOGIC;
    \rdata_reg[9]_i_2\ : in STD_LOGIC;
    \rdata_reg[10]_i_2\ : in STD_LOGIC;
    \rdata_reg[11]_i_2\ : in STD_LOGIC;
    \rdata_reg[12]_i_2\ : in STD_LOGIC;
    \rdata_reg[13]_i_2\ : in STD_LOGIC;
    \rdata_reg[14]_i_2\ : in STD_LOGIC;
    \rdata_reg[15]_i_2\ : in STD_LOGIC;
    \rdata_reg[16]_i_2\ : in STD_LOGIC;
    \rdata_reg[17]_i_2\ : in STD_LOGIC;
    \rdata_reg[18]_i_2\ : in STD_LOGIC;
    \rdata_reg[19]_i_2\ : in STD_LOGIC;
    \rdata_reg[20]_i_2\ : in STD_LOGIC;
    \rdata_reg[21]_i_2\ : in STD_LOGIC;
    \rdata_reg[22]_i_2\ : in STD_LOGIC;
    \rdata_reg[23]_i_2\ : in STD_LOGIC;
    \rdata_reg[24]_i_2\ : in STD_LOGIC;
    \rdata_reg[25]_i_2\ : in STD_LOGIC;
    \rdata_reg[26]_i_2\ : in STD_LOGIC;
    \rdata_reg[27]_i_2\ : in STD_LOGIC;
    \rdata_reg[28]_i_2\ : in STD_LOGIC;
    \rdata_reg[29]_i_2\ : in STD_LOGIC;
    \rdata_reg[30]_i_2\ : in STD_LOGIC;
    \rdata_reg[31]_i_5\ : in STD_LOGIC;
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi is
  signal \/FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes";
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_m_V_n_100 : STD_LOGIC;
  signal int_m_V_n_101 : STD_LOGIC;
  signal int_m_V_n_102 : STD_LOGIC;
  signal int_m_V_n_103 : STD_LOGIC;
  signal int_m_V_n_104 : STD_LOGIC;
  signal int_m_V_n_105 : STD_LOGIC;
  signal int_m_V_n_106 : STD_LOGIC;
  signal int_m_V_n_107 : STD_LOGIC;
  signal int_m_V_n_108 : STD_LOGIC;
  signal int_m_V_n_109 : STD_LOGIC;
  signal int_m_V_n_110 : STD_LOGIC;
  signal int_m_V_n_111 : STD_LOGIC;
  signal int_m_V_n_112 : STD_LOGIC;
  signal int_m_V_n_113 : STD_LOGIC;
  signal int_m_V_n_114 : STD_LOGIC;
  signal int_m_V_n_115 : STD_LOGIC;
  signal int_m_V_n_116 : STD_LOGIC;
  signal int_m_V_n_117 : STD_LOGIC;
  signal int_m_V_n_118 : STD_LOGIC;
  signal int_m_V_n_119 : STD_LOGIC;
  signal int_m_V_n_120 : STD_LOGIC;
  signal int_m_V_n_121 : STD_LOGIC;
  signal int_m_V_n_122 : STD_LOGIC;
  signal int_m_V_n_123 : STD_LOGIC;
  signal int_m_V_n_124 : STD_LOGIC;
  signal int_m_V_n_125 : STD_LOGIC;
  signal int_m_V_n_126 : STD_LOGIC;
  signal int_m_V_n_127 : STD_LOGIC;
  signal int_m_V_n_96 : STD_LOGIC;
  signal int_m_V_n_97 : STD_LOGIC;
  signal int_m_V_n_98 : STD_LOGIC;
  signal int_m_V_n_99 : STD_LOGIC;
  signal int_m_V_read : STD_LOGIC;
  signal int_m_V_read0 : STD_LOGIC;
  signal int_m_V_write_i_1_n_0 : STD_LOGIC;
  signal int_m_V_write_reg_n_0 : STD_LOGIC;
  signal int_max_duty_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_max_duty_V[31]_i_1_n_0\ : STD_LOGIC;
  signal int_min_duty_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_min_duty_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_min_duty_V[31]_i_3_n_0\ : STD_LOGIC;
  signal int_period_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_period_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_period_V[31]_i_3_n_0\ : STD_LOGIC;
  signal \^max_duty_v_read_reg_766_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^min_duty_v_read_reg_772_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^period_v_read_reg_761_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_m_V_read_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_max_duty_V[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_max_duty_V[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_max_duty_V[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_max_duty_V[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_max_duty_V[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_max_duty_V[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_max_duty_V[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_max_duty_V[16]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_duty_V[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_duty_V[18]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_duty_V[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_duty_V[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_max_duty_V[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_max_duty_V[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_max_duty_V[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_max_duty_V[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_max_duty_V[24]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_max_duty_V[25]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_max_duty_V[26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_max_duty_V[27]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_max_duty_V[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_duty_V[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_duty_V[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_max_duty_V[30]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_max_duty_V[31]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_max_duty_V[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_max_duty_V[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_duty_V[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_duty_V[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_max_duty_V[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_max_duty_V[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_max_duty_V[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_min_duty_V[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_duty_V[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_min_duty_V[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_min_duty_V[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_duty_V[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_duty_V[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_duty_V[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_duty_V[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_min_duty_V[17]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_min_duty_V[18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_min_duty_V[19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_min_duty_V[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_duty_V[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_min_duty_V[21]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_min_duty_V[22]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_min_duty_V[23]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_min_duty_V[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_duty_V[25]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_duty_V[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_duty_V[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_duty_V[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_min_duty_V[29]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_min_duty_V[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_duty_V[30]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_min_duty_V[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_min_duty_V[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_duty_V[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_min_duty_V[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_min_duty_V[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_min_duty_V[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_min_duty_V[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_min_duty_V[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_period_V[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_period_V[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_period_V[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_period_V[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_period_V[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_period_V[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_period_V[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_period_V[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_period_V[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_period_V[18]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_period_V[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_period_V[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_period_V[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_period_V[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_period_V[22]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_period_V[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_period_V[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_period_V[25]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_period_V[26]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_period_V[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_period_V[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_period_V[29]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_period_V[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_period_V[30]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_period_V[31]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_period_V[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_period_V[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_period_V[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_period_V[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_period_V[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_period_V[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_period_V[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_ctrl_ARREADY_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_ctrl_RVALID_INST_0 : label is "soft_lutpair3";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \max_duty_V_read_reg_766_reg[31]\(31 downto 0) <= \^max_duty_v_read_reg_766_reg[31]\(31 downto 0);
  \min_duty_V_read_reg_772_reg[31]\(31 downto 0) <= \^min_duty_v_read_reg_772_reg[31]\(31 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \period_V_read_reg_761_reg[31]\(31 downto 0) <= \^period_v_read_reg_761_reg[31]\(31 downto 0);
\/FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFF0B"
    )
        port map (
      I0 => s_axi_ctrl_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => s_axi_ctrl_AWVALID,
      O => \/FSM_onehot_wstate[1]_i_1_n_0\
    );
\/FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s_axi_ctrl_AWVALID,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => s_axi_ctrl_WVALID,
      O => \/FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => s_axi_ctrl_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_ctrl_WVALID,
      I4 => \^out\(0),
      O => \FSM_onehot_wstate[3]_i_2_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^out\(1),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_2_n_0\,
      Q => \^out\(2),
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(10),
      I1 => ap_start,
      I2 => Q(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(8),
      I4 => \ap_CS_fsm[1]_i_2_n_0\,
      I5 => \ap_CS_fsm_reg[8]\,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => Q(10),
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => \rdata[31]_i_3_n_0\,
      I4 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(6),
      I5 => s_axi_ctrl_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => Q(10),
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => p_0_in(1),
      I2 => \int_period_V[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => s_axi_ctrl_WSTRB(0),
      I5 => p_0_in(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => int_ap_start1,
      I2 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_period_V[31]_i_3_n_0\,
      I4 => p_0_in(1),
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => p_0_in(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \int_period_V[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[5]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => p_0_in(1),
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_period_V[31]_i_3_n_0\,
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => Q(10),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(0),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_period_V[31]_i_3_n_0\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[1]\,
      I3 => Q(10),
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
int_m_V: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(2 downto 0) => p_0_in(2 downto 0),
      \ap_CS_fsm_reg[5]\(4 downto 0) => Q(5 downto 1),
      ap_clk => ap_clk,
      data0(0) => data0(7),
      int_ap_idle => int_ap_idle,
      int_ap_ready => int_ap_ready,
      int_gie_reg => \rdata[0]_i_4_n_0\,
      \int_ier_reg[1]\ => \rdata[1]_i_4_n_0\,
      int_m_V_write_reg => int_m_V_write_reg_n_0,
      \int_max_duty_V_reg[0]\ => \rdata[0]_i_2_n_0\,
      \int_max_duty_V_reg[10]\ => \rdata[10]_i_3_n_0\,
      \int_max_duty_V_reg[11]\ => \rdata[11]_i_3_n_0\,
      \int_max_duty_V_reg[12]\ => \rdata[12]_i_3_n_0\,
      \int_max_duty_V_reg[13]\ => \rdata[13]_i_3_n_0\,
      \int_max_duty_V_reg[14]\ => \rdata[14]_i_3_n_0\,
      \int_max_duty_V_reg[15]\ => \rdata[15]_i_3_n_0\,
      \int_max_duty_V_reg[16]\ => \rdata[16]_i_3_n_0\,
      \int_max_duty_V_reg[17]\ => \rdata[17]_i_3_n_0\,
      \int_max_duty_V_reg[18]\ => \rdata[18]_i_3_n_0\,
      \int_max_duty_V_reg[19]\ => \rdata[19]_i_3_n_0\,
      \int_max_duty_V_reg[20]\ => \rdata[20]_i_3_n_0\,
      \int_max_duty_V_reg[21]\ => \rdata[21]_i_3_n_0\,
      \int_max_duty_V_reg[22]\ => \rdata[22]_i_3_n_0\,
      \int_max_duty_V_reg[23]\ => \rdata[23]_i_3_n_0\,
      \int_max_duty_V_reg[24]\ => \rdata[24]_i_3_n_0\,
      \int_max_duty_V_reg[25]\ => \rdata[25]_i_3_n_0\,
      \int_max_duty_V_reg[26]\ => \rdata[26]_i_3_n_0\,
      \int_max_duty_V_reg[28]\ => \rdata[28]_i_3_n_0\,
      \int_max_duty_V_reg[29]\ => \rdata[29]_i_3_n_0\,
      \int_max_duty_V_reg[2]\ => \rdata[2]_i_3_n_0\,
      \int_max_duty_V_reg[30]\ => \rdata[30]_i_3_n_0\,
      \int_max_duty_V_reg[31]\ => \rdata[31]_i_6_n_0\,
      \int_max_duty_V_reg[3]\ => \rdata[3]_i_3_n_0\,
      \int_max_duty_V_reg[4]\ => \rdata[4]_i_3_n_0\,
      \int_max_duty_V_reg[5]\ => \rdata[5]_i_3_n_0\,
      \int_max_duty_V_reg[6]\ => \rdata[6]_i_3_n_0\,
      \int_max_duty_V_reg[7]\ => \rdata[7]_i_3_n_0\,
      \int_max_duty_V_reg[8]\ => \rdata[8]_i_3_n_0\,
      \int_max_duty_V_reg[9]\ => \rdata[9]_i_3_n_0\,
      \int_period_V_reg[1]\ => \rdata[1]_i_3_n_0\,
      \int_period_V_reg[27]\ => \rdata[27]_i_3_n_0\,
      \m_V_load_3_reg_751_reg[0]_i_2\ => \m_V_load_3_reg_751_reg[0]_i_2\,
      \m_V_load_3_reg_751_reg[10]_i_2\ => \m_V_load_3_reg_751_reg[10]_i_2\,
      \m_V_load_3_reg_751_reg[11]_i_2\ => \m_V_load_3_reg_751_reg[11]_i_2\,
      \m_V_load_3_reg_751_reg[12]_i_2\ => \m_V_load_3_reg_751_reg[12]_i_2\,
      \m_V_load_3_reg_751_reg[13]_i_2\ => \m_V_load_3_reg_751_reg[13]_i_2\,
      \m_V_load_3_reg_751_reg[14]_i_2\ => \m_V_load_3_reg_751_reg[14]_i_2\,
      \m_V_load_3_reg_751_reg[15]_i_2\ => \m_V_load_3_reg_751_reg[15]_i_2\,
      \m_V_load_3_reg_751_reg[16]_i_2\ => \m_V_load_3_reg_751_reg[16]_i_2\,
      \m_V_load_3_reg_751_reg[17]_i_2\ => \m_V_load_3_reg_751_reg[17]_i_2\,
      \m_V_load_3_reg_751_reg[18]_i_2\ => \m_V_load_3_reg_751_reg[18]_i_2\,
      \m_V_load_3_reg_751_reg[19]_i_2\ => \m_V_load_3_reg_751_reg[19]_i_2\,
      \m_V_load_3_reg_751_reg[1]_i_2\ => \m_V_load_3_reg_751_reg[1]_i_2\,
      \m_V_load_3_reg_751_reg[20]_i_2\ => \m_V_load_3_reg_751_reg[20]_i_2\,
      \m_V_load_3_reg_751_reg[21]_i_2\ => \m_V_load_3_reg_751_reg[21]_i_2\,
      \m_V_load_3_reg_751_reg[22]_i_2\ => \m_V_load_3_reg_751_reg[22]_i_2\,
      \m_V_load_3_reg_751_reg[23]_i_2\ => \m_V_load_3_reg_751_reg[23]_i_2\,
      \m_V_load_3_reg_751_reg[24]_i_2\ => \m_V_load_3_reg_751_reg[24]_i_2\,
      \m_V_load_3_reg_751_reg[25]_i_2\ => \m_V_load_3_reg_751_reg[25]_i_2\,
      \m_V_load_3_reg_751_reg[26]_i_2\ => \m_V_load_3_reg_751_reg[26]_i_2\,
      \m_V_load_3_reg_751_reg[27]_i_2\ => \m_V_load_3_reg_751_reg[27]_i_2\,
      \m_V_load_3_reg_751_reg[28]_i_2\ => \m_V_load_3_reg_751_reg[28]_i_2\,
      \m_V_load_3_reg_751_reg[29]_i_2\ => \m_V_load_3_reg_751_reg[29]_i_2\,
      \m_V_load_3_reg_751_reg[2]_i_2\ => \m_V_load_3_reg_751_reg[2]_i_2\,
      \m_V_load_3_reg_751_reg[30]_i_2\ => \m_V_load_3_reg_751_reg[30]_i_2\,
      \m_V_load_3_reg_751_reg[31]_i_2\ => \m_V_load_3_reg_751_reg[31]_i_2\,
      \m_V_load_3_reg_751_reg[31]_i_3\ => \m_V_load_3_reg_751_reg[31]_i_3\,
      \m_V_load_3_reg_751_reg[3]_i_2\ => \m_V_load_3_reg_751_reg[3]_i_2\,
      \m_V_load_3_reg_751_reg[4]_i_2\ => \m_V_load_3_reg_751_reg[4]_i_2\,
      \m_V_load_3_reg_751_reg[5]_i_2\ => \m_V_load_3_reg_751_reg[5]_i_2\,
      \m_V_load_3_reg_751_reg[6]_i_2\ => \m_V_load_3_reg_751_reg[6]_i_2\,
      \m_V_load_3_reg_751_reg[7]_i_2\ => \m_V_load_3_reg_751_reg[7]_i_2\,
      \m_V_load_3_reg_751_reg[8]_i_2\ => \m_V_load_3_reg_751_reg[8]_i_2\,
      \m_V_load_3_reg_751_reg[9]_i_2\ => \m_V_load_3_reg_751_reg[9]_i_2\,
      \rdata_reg[0]_i_6\ => \rdata_reg[0]_i_6\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2\,
      \rdata_reg[1]_i_2\ => \rdata_reg[1]_i_2\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2\,
      \rdata_reg[2]_i_4\ => \rdata_reg[2]_i_4\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2\,
      \rdata_reg[31]\(31) => int_m_V_n_96,
      \rdata_reg[31]\(30) => int_m_V_n_97,
      \rdata_reg[31]\(29) => int_m_V_n_98,
      \rdata_reg[31]\(28) => int_m_V_n_99,
      \rdata_reg[31]\(27) => int_m_V_n_100,
      \rdata_reg[31]\(26) => int_m_V_n_101,
      \rdata_reg[31]\(25) => int_m_V_n_102,
      \rdata_reg[31]\(24) => int_m_V_n_103,
      \rdata_reg[31]\(23) => int_m_V_n_104,
      \rdata_reg[31]\(22) => int_m_V_n_105,
      \rdata_reg[31]\(21) => int_m_V_n_106,
      \rdata_reg[31]\(20) => int_m_V_n_107,
      \rdata_reg[31]\(19) => int_m_V_n_108,
      \rdata_reg[31]\(18) => int_m_V_n_109,
      \rdata_reg[31]\(17) => int_m_V_n_110,
      \rdata_reg[31]\(16) => int_m_V_n_111,
      \rdata_reg[31]\(15) => int_m_V_n_112,
      \rdata_reg[31]\(14) => int_m_V_n_113,
      \rdata_reg[31]\(13) => int_m_V_n_114,
      \rdata_reg[31]\(12) => int_m_V_n_115,
      \rdata_reg[31]\(11) => int_m_V_n_116,
      \rdata_reg[31]\(10) => int_m_V_n_117,
      \rdata_reg[31]\(9) => int_m_V_n_118,
      \rdata_reg[31]\(8) => int_m_V_n_119,
      \rdata_reg[31]\(7) => int_m_V_n_120,
      \rdata_reg[31]\(6) => int_m_V_n_121,
      \rdata_reg[31]\(5) => int_m_V_n_122,
      \rdata_reg[31]\(4) => int_m_V_n_123,
      \rdata_reg[31]\(3) => int_m_V_n_124,
      \rdata_reg[31]\(2) => int_m_V_n_125,
      \rdata_reg[31]\(1) => int_m_V_n_126,
      \rdata_reg[31]\(0) => int_m_V_n_127,
      \rdata_reg[31]_i_4\ => \rdata_reg[31]_i_4_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5\,
      \rdata_reg[3]_i_4\ => \rdata_reg[3]_i_4\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2\,
      \rdata_reg[7]_i_5\ => \rdata_reg[7]_i_5\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2\,
      rstate(1 downto 0) => rstate(1 downto 0),
      \rstate_reg[0]\ => \rdata[31]_i_3_n_0\,
      \rstate_reg[0]_0\ => \rdata[31]_i_7_n_0\,
      \rstate_reg[0]_1\ => \rdata[7]_i_4_n_0\,
      s_axi_ctrl_ARADDR(3) => s_axi_ctrl_ARADDR(6),
      s_axi_ctrl_ARADDR(2 downto 0) => s_axi_ctrl_ARADDR(4 downto 2),
      s_axi_ctrl_ARADDR_0_sp_1 => \rdata[0]_i_3_n_0\,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
int_m_V_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(6),
      I2 => s_axi_ctrl_ARVALID,
      I3 => rstate(1),
      I4 => rstate(0),
      O => int_m_V_read0
    );
int_m_V_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_m_V_read0,
      Q => int_m_V_read,
      R => \^ap_rst_n_inv\
    );
int_m_V_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555555530000000"
    )
        port map (
      I0 => s_axi_ctrl_WVALID,
      I1 => s_axi_ctrl_AWADDR(5),
      I2 => s_axi_ctrl_AWADDR(6),
      I3 => \^out\(0),
      I4 => s_axi_ctrl_AWVALID,
      I5 => int_m_V_write_reg_n_0,
      O => int_m_V_write_i_1_n_0
    );
int_m_V_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_m_V_write_i_1_n_0,
      Q => int_m_V_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(0),
      O => int_max_duty_V0(0)
    );
\int_max_duty_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(10),
      O => int_max_duty_V0(10)
    );
\int_max_duty_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(11),
      O => int_max_duty_V0(11)
    );
\int_max_duty_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(12),
      O => int_max_duty_V0(12)
    );
\int_max_duty_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(13),
      O => int_max_duty_V0(13)
    );
\int_max_duty_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(14),
      O => int_max_duty_V0(14)
    );
\int_max_duty_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(15),
      O => int_max_duty_V0(15)
    );
\int_max_duty_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(16),
      O => int_max_duty_V0(16)
    );
\int_max_duty_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(17),
      O => int_max_duty_V0(17)
    );
\int_max_duty_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(18),
      O => int_max_duty_V0(18)
    );
\int_max_duty_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(19),
      O => int_max_duty_V0(19)
    );
\int_max_duty_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(1),
      O => int_max_duty_V0(1)
    );
\int_max_duty_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(20),
      O => int_max_duty_V0(20)
    );
\int_max_duty_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(21),
      O => int_max_duty_V0(21)
    );
\int_max_duty_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(22),
      O => int_max_duty_V0(22)
    );
\int_max_duty_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(23),
      O => int_max_duty_V0(23)
    );
\int_max_duty_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(24),
      O => int_max_duty_V0(24)
    );
\int_max_duty_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(25),
      O => int_max_duty_V0(25)
    );
\int_max_duty_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(26),
      O => int_max_duty_V0(26)
    );
\int_max_duty_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(27),
      O => int_max_duty_V0(27)
    );
\int_max_duty_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(28),
      O => int_max_duty_V0(28)
    );
\int_max_duty_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(29),
      O => int_max_duty_V0(29)
    );
\int_max_duty_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(2),
      O => int_max_duty_V0(2)
    );
\int_max_duty_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(30),
      O => int_max_duty_V0(30)
    );
\int_max_duty_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => p_0_in(2),
      I2 => \int_min_duty_V[31]_i_3_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \int_max_duty_V[31]_i_1_n_0\
    );
\int_max_duty_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(31),
      O => int_max_duty_V0(31)
    );
\int_max_duty_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(3),
      O => int_max_duty_V0(3)
    );
\int_max_duty_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(4),
      O => int_max_duty_V0(4)
    );
\int_max_duty_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(5),
      O => int_max_duty_V0(5)
    );
\int_max_duty_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(6),
      O => int_max_duty_V0(6)
    );
\int_max_duty_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(7),
      O => int_max_duty_V0(7)
    );
\int_max_duty_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(8),
      O => int_max_duty_V0(8)
    );
\int_max_duty_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^max_duty_v_read_reg_766_reg[31]\(9),
      O => int_max_duty_V0(9)
    );
\int_max_duty_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(0),
      Q => \^max_duty_v_read_reg_766_reg[31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(10),
      Q => \^max_duty_v_read_reg_766_reg[31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(11),
      Q => \^max_duty_v_read_reg_766_reg[31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(12),
      Q => \^max_duty_v_read_reg_766_reg[31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(13),
      Q => \^max_duty_v_read_reg_766_reg[31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(14),
      Q => \^max_duty_v_read_reg_766_reg[31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(15),
      Q => \^max_duty_v_read_reg_766_reg[31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(16),
      Q => \^max_duty_v_read_reg_766_reg[31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(17),
      Q => \^max_duty_v_read_reg_766_reg[31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(18),
      Q => \^max_duty_v_read_reg_766_reg[31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(19),
      Q => \^max_duty_v_read_reg_766_reg[31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(1),
      Q => \^max_duty_v_read_reg_766_reg[31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(20),
      Q => \^max_duty_v_read_reg_766_reg[31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(21),
      Q => \^max_duty_v_read_reg_766_reg[31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(22),
      Q => \^max_duty_v_read_reg_766_reg[31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(23),
      Q => \^max_duty_v_read_reg_766_reg[31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(24),
      Q => \^max_duty_v_read_reg_766_reg[31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(25),
      Q => \^max_duty_v_read_reg_766_reg[31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(26),
      Q => \^max_duty_v_read_reg_766_reg[31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(27),
      Q => \^max_duty_v_read_reg_766_reg[31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(28),
      Q => \^max_duty_v_read_reg_766_reg[31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(29),
      Q => \^max_duty_v_read_reg_766_reg[31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(2),
      Q => \^max_duty_v_read_reg_766_reg[31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(30),
      Q => \^max_duty_v_read_reg_766_reg[31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(31),
      Q => \^max_duty_v_read_reg_766_reg[31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(3),
      Q => \^max_duty_v_read_reg_766_reg[31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(4),
      Q => \^max_duty_v_read_reg_766_reg[31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(5),
      Q => \^max_duty_v_read_reg_766_reg[31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(6),
      Q => \^max_duty_v_read_reg_766_reg[31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(7),
      Q => \^max_duty_v_read_reg_766_reg[31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(8),
      Q => \^max_duty_v_read_reg_766_reg[31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_max_duty_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_max_duty_V[31]_i_1_n_0\,
      D => int_max_duty_V0(9),
      Q => \^max_duty_v_read_reg_766_reg[31]\(9),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(0),
      O => int_min_duty_V0(0)
    );
\int_min_duty_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(10),
      O => int_min_duty_V0(10)
    );
\int_min_duty_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(11),
      O => int_min_duty_V0(11)
    );
\int_min_duty_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(12),
      O => int_min_duty_V0(12)
    );
\int_min_duty_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(13),
      O => int_min_duty_V0(13)
    );
\int_min_duty_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(14),
      O => int_min_duty_V0(14)
    );
\int_min_duty_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(15),
      O => int_min_duty_V0(15)
    );
\int_min_duty_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(16),
      O => int_min_duty_V0(16)
    );
\int_min_duty_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(17),
      O => int_min_duty_V0(17)
    );
\int_min_duty_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(18),
      O => int_min_duty_V0(18)
    );
\int_min_duty_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(19),
      O => int_min_duty_V0(19)
    );
\int_min_duty_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(1),
      O => int_min_duty_V0(1)
    );
\int_min_duty_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(20),
      O => int_min_duty_V0(20)
    );
\int_min_duty_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(21),
      O => int_min_duty_V0(21)
    );
\int_min_duty_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(22),
      O => int_min_duty_V0(22)
    );
\int_min_duty_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(23),
      O => int_min_duty_V0(23)
    );
\int_min_duty_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(24),
      O => int_min_duty_V0(24)
    );
\int_min_duty_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(25),
      O => int_min_duty_V0(25)
    );
\int_min_duty_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(26),
      O => int_min_duty_V0(26)
    );
\int_min_duty_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(27),
      O => int_min_duty_V0(27)
    );
\int_min_duty_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(28),
      O => int_min_duty_V0(28)
    );
\int_min_duty_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(29),
      O => int_min_duty_V0(29)
    );
\int_min_duty_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(2),
      O => int_min_duty_V0(2)
    );
\int_min_duty_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(30),
      O => int_min_duty_V0(30)
    );
\int_min_duty_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => p_0_in(2),
      I4 => \int_min_duty_V[31]_i_3_n_0\,
      O => \int_min_duty_V[31]_i_1_n_0\
    );
\int_min_duty_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(31),
      O => int_min_duty_V0(31)
    );
\int_min_duty_V[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \waddr_reg_n_0_[1]\,
      I4 => s_axi_ctrl_WVALID,
      O => \int_min_duty_V[31]_i_3_n_0\
    );
\int_min_duty_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(3),
      O => int_min_duty_V0(3)
    );
\int_min_duty_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(4),
      O => int_min_duty_V0(4)
    );
\int_min_duty_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(5),
      O => int_min_duty_V0(5)
    );
\int_min_duty_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(6),
      O => int_min_duty_V0(6)
    );
\int_min_duty_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(7),
      O => int_min_duty_V0(7)
    );
\int_min_duty_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(8),
      O => int_min_duty_V0(8)
    );
\int_min_duty_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^min_duty_v_read_reg_772_reg[31]\(9),
      O => int_min_duty_V0(9)
    );
\int_min_duty_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(0),
      Q => \^min_duty_v_read_reg_772_reg[31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(10),
      Q => \^min_duty_v_read_reg_772_reg[31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(11),
      Q => \^min_duty_v_read_reg_772_reg[31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(12),
      Q => \^min_duty_v_read_reg_772_reg[31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(13),
      Q => \^min_duty_v_read_reg_772_reg[31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(14),
      Q => \^min_duty_v_read_reg_772_reg[31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(15),
      Q => \^min_duty_v_read_reg_772_reg[31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(16),
      Q => \^min_duty_v_read_reg_772_reg[31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(17),
      Q => \^min_duty_v_read_reg_772_reg[31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(18),
      Q => \^min_duty_v_read_reg_772_reg[31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(19),
      Q => \^min_duty_v_read_reg_772_reg[31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(1),
      Q => \^min_duty_v_read_reg_772_reg[31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(20),
      Q => \^min_duty_v_read_reg_772_reg[31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(21),
      Q => \^min_duty_v_read_reg_772_reg[31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(22),
      Q => \^min_duty_v_read_reg_772_reg[31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(23),
      Q => \^min_duty_v_read_reg_772_reg[31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(24),
      Q => \^min_duty_v_read_reg_772_reg[31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(25),
      Q => \^min_duty_v_read_reg_772_reg[31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(26),
      Q => \^min_duty_v_read_reg_772_reg[31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(27),
      Q => \^min_duty_v_read_reg_772_reg[31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(28),
      Q => \^min_duty_v_read_reg_772_reg[31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(29),
      Q => \^min_duty_v_read_reg_772_reg[31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(2),
      Q => \^min_duty_v_read_reg_772_reg[31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(30),
      Q => \^min_duty_v_read_reg_772_reg[31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(31),
      Q => \^min_duty_v_read_reg_772_reg[31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(3),
      Q => \^min_duty_v_read_reg_772_reg[31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(4),
      Q => \^min_duty_v_read_reg_772_reg[31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(5),
      Q => \^min_duty_v_read_reg_772_reg[31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(6),
      Q => \^min_duty_v_read_reg_772_reg[31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(7),
      Q => \^min_duty_v_read_reg_772_reg[31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(8),
      Q => \^min_duty_v_read_reg_772_reg[31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_min_duty_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_min_duty_V[31]_i_1_n_0\,
      D => int_min_duty_V0(9),
      Q => \^min_duty_v_read_reg_772_reg[31]\(9),
      R => \^ap_rst_n_inv\
    );
\int_period_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(0),
      O => int_period_V0(0)
    );
\int_period_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(10),
      O => int_period_V0(10)
    );
\int_period_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(11),
      O => int_period_V0(11)
    );
\int_period_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(12),
      O => int_period_V0(12)
    );
\int_period_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(13),
      O => int_period_V0(13)
    );
\int_period_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(14),
      O => int_period_V0(14)
    );
\int_period_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(15),
      O => int_period_V0(15)
    );
\int_period_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(16),
      O => int_period_V0(16)
    );
\int_period_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(17),
      O => int_period_V0(17)
    );
\int_period_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(18),
      O => int_period_V0(18)
    );
\int_period_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(19),
      O => int_period_V0(19)
    );
\int_period_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(1),
      O => int_period_V0(1)
    );
\int_period_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(20),
      O => int_period_V0(20)
    );
\int_period_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(21),
      O => int_period_V0(21)
    );
\int_period_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(22),
      O => int_period_V0(22)
    );
\int_period_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^period_v_read_reg_761_reg[31]\(23),
      O => int_period_V0(23)
    );
\int_period_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(24),
      O => int_period_V0(24)
    );
\int_period_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(25),
      O => int_period_V0(25)
    );
\int_period_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(26),
      O => int_period_V0(26)
    );
\int_period_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(27),
      O => int_period_V0(27)
    );
\int_period_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(28),
      O => int_period_V0(28)
    );
\int_period_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(29),
      O => int_period_V0(29)
    );
\int_period_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(2),
      O => int_period_V0(2)
    );
\int_period_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(30),
      O => int_period_V0(30)
    );
\int_period_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_period_V[31]_i_3_n_0\,
      O => \int_period_V[31]_i_1_n_0\
    );
\int_period_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^period_v_read_reg_761_reg[31]\(31),
      O => int_period_V0(31)
    );
\int_period_V[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => s_axi_ctrl_WVALID,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \^out\(1),
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \int_period_V[31]_i_3_n_0\
    );
\int_period_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(3),
      O => int_period_V0(3)
    );
\int_period_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(4),
      O => int_period_V0(4)
    );
\int_period_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(5),
      O => int_period_V0(5)
    );
\int_period_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(6),
      O => int_period_V0(6)
    );
\int_period_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^period_v_read_reg_761_reg[31]\(7),
      O => int_period_V0(7)
    );
\int_period_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(8),
      O => int_period_V0(8)
    );
\int_period_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^period_v_read_reg_761_reg[31]\(9),
      O => int_period_V0(9)
    );
\int_period_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(0),
      Q => \^period_v_read_reg_761_reg[31]\(0),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(10),
      Q => \^period_v_read_reg_761_reg[31]\(10),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(11),
      Q => \^period_v_read_reg_761_reg[31]\(11),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(12),
      Q => \^period_v_read_reg_761_reg[31]\(12),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(13),
      Q => \^period_v_read_reg_761_reg[31]\(13),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(14),
      Q => \^period_v_read_reg_761_reg[31]\(14),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(15),
      Q => \^period_v_read_reg_761_reg[31]\(15),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(16),
      Q => \^period_v_read_reg_761_reg[31]\(16),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(17),
      Q => \^period_v_read_reg_761_reg[31]\(17),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(18),
      Q => \^period_v_read_reg_761_reg[31]\(18),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(19),
      Q => \^period_v_read_reg_761_reg[31]\(19),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(1),
      Q => \^period_v_read_reg_761_reg[31]\(1),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(20),
      Q => \^period_v_read_reg_761_reg[31]\(20),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(21),
      Q => \^period_v_read_reg_761_reg[31]\(21),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(22),
      Q => \^period_v_read_reg_761_reg[31]\(22),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(23),
      Q => \^period_v_read_reg_761_reg[31]\(23),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(24),
      Q => \^period_v_read_reg_761_reg[31]\(24),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(25),
      Q => \^period_v_read_reg_761_reg[31]\(25),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(26),
      Q => \^period_v_read_reg_761_reg[31]\(26),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(27),
      Q => \^period_v_read_reg_761_reg[31]\(27),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(28),
      Q => \^period_v_read_reg_761_reg[31]\(28),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(29),
      Q => \^period_v_read_reg_761_reg[31]\(29),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(2),
      Q => \^period_v_read_reg_761_reg[31]\(2),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(30),
      Q => \^period_v_read_reg_761_reg[31]\(30),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(31),
      Q => \^period_v_read_reg_761_reg[31]\(31),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(3),
      Q => \^period_v_read_reg_761_reg[31]\(3),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(4),
      Q => \^period_v_read_reg_761_reg[31]\(4),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(5),
      Q => \^period_v_read_reg_761_reg[31]\(5),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(6),
      Q => \^period_v_read_reg_761_reg[31]\(6),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(7),
      Q => \^period_v_read_reg_761_reg[31]\(7),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(8),
      Q => \^period_v_read_reg_761_reg[31]\(8),
      R => \^ap_rst_n_inv\
    );
\int_period_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_period_V[31]_i_1_n_0\,
      D => int_period_V0(9),
      Q => \^period_v_read_reg_761_reg[31]\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\m_V_load_3_reg_751[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEFEF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[4]\,
      I3 => ap_start,
      I4 => Q(0),
      I5 => Q(1),
      O => m_V_ce0
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(0),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(0),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(0),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(0),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => ap_start,
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => \rdata[31]_i_10_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(10),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(10),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(10),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(11),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(11),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(11),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(12),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(12),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(12),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(13),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(13),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(13),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(14),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(14),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(14),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(15),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(15),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(15),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(16),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(16),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(16),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(17),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(17),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(17),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(18),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(18),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(18),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(19),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(19),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(19),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08A0080A080008"
    )
        port map (
      I0 => \rdata[31]_i_7_n_0\,
      I1 => \^period_v_read_reg_761_reg[31]\(1),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => \rdata[31]_i_9_n_0\,
      I4 => \^min_duty_v_read_reg_772_reg[31]\(1),
      I5 => \^max_duty_v_read_reg_766_reg[31]\(1),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => \rdata[31]_i_10_n_0\,
      I3 => p_1_in,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => int_ap_done,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \rdata[31]_i_3_n_0\,
      I5 => s_axi_ctrl_ARADDR(6),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(20),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(20),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(20),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(21),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(21),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(21),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(22),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(22),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(22),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(23),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(23),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(23),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(24),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(24),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(24),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(25),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(25),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(25),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(26),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(26),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(26),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F113FDD"
    )
        port map (
      I0 => \^period_v_read_reg_761_reg[31]\(27),
      I1 => \rdata[31]_i_9_n_0\,
      I2 => \^max_duty_v_read_reg_766_reg[31]\(27),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^min_duty_v_read_reg_772_reg[31]\(27),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(28),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(28),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(28),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(29),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(29),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(29),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(2),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(2),
      I2 => \^period_v_read_reg_761_reg[31]\(2),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(30),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(30),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(30),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => int_m_V_read,
      I1 => s_axi_ctrl_ARVALID,
      I2 => rstate(1),
      I3 => rstate(0),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(2),
      I1 => s_axi_ctrl_ARADDR(0),
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      I5 => s_axi_ctrl_ARADDR(5),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_ctrl_ARVALID,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(31),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(31),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(31),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \rdata[31]_i_3_n_0\,
      I5 => s_axi_ctrl_ARADDR(6),
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => s_axi_ctrl_WVALID,
      I1 => int_m_V_write_reg_n_0,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_ctrl_ARVALID,
      O => \rdata_reg[31]_i_4\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(3),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(3),
      I2 => \^period_v_read_reg_761_reg[31]\(3),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(4),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(4),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(5),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(5),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(5),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(6),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(6),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(6),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005533FF0F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(7),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(7),
      I2 => \^period_v_read_reg_761_reg[31]\(7),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \rdata[31]_i_9_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \rdata[31]_i_10_n_0\,
      I1 => s_axi_ctrl_ARADDR(2),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(6),
      I5 => \rdata[31]_i_3_n_0\,
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(8),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(8),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(8),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^max_duty_v_read_reg_766_reg[31]\(9),
      I1 => \^min_duty_v_read_reg_772_reg[31]\(9),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => \rdata[31]_i_10_n_0\,
      I4 => \^period_v_read_reg_761_reg[31]\(9),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_127,
      Q => s_axi_ctrl_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_117,
      Q => s_axi_ctrl_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_116,
      Q => s_axi_ctrl_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_115,
      Q => s_axi_ctrl_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_114,
      Q => s_axi_ctrl_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_113,
      Q => s_axi_ctrl_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_112,
      Q => s_axi_ctrl_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_111,
      Q => s_axi_ctrl_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_110,
      Q => s_axi_ctrl_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_109,
      Q => s_axi_ctrl_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_108,
      Q => s_axi_ctrl_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_126,
      Q => s_axi_ctrl_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_107,
      Q => s_axi_ctrl_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_106,
      Q => s_axi_ctrl_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_105,
      Q => s_axi_ctrl_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_104,
      Q => s_axi_ctrl_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_103,
      Q => s_axi_ctrl_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_102,
      Q => s_axi_ctrl_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_101,
      Q => s_axi_ctrl_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_100,
      Q => s_axi_ctrl_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_99,
      Q => s_axi_ctrl_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_98,
      Q => s_axi_ctrl_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_125,
      Q => s_axi_ctrl_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_97,
      Q => s_axi_ctrl_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_96,
      Q => s_axi_ctrl_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_124,
      Q => s_axi_ctrl_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_123,
      Q => s_axi_ctrl_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_122,
      Q => s_axi_ctrl_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_121,
      Q => s_axi_ctrl_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_120,
      Q => s_axi_ctrl_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_119,
      Q => s_axi_ctrl_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_m_V_n_118,
      Q => s_axi_ctrl_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD0"
    )
        port map (
      I0 => s_axi_ctrl_RREADY,
      I1 => int_m_V_read,
      I2 => rstate(0),
      I3 => s_axi_ctrl_ARVALID,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => \^ap_rst_n_inv\
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ap_rst_n_inv\
    );
s_axi_ctrl_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_ctrl_ARREADY
    );
s_axi_ctrl_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_m_V_read,
      O => s_axi_ctrl_RVALID
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_ctrl_AWVALID,
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(2),
      Q => p_0_in(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(3),
      Q => p_0_in(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(4),
      Q => p_0_in(2),
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_ctrl_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_14
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5 : entity is "pwm_mul_33s_32ns_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5 is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_13
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6 : entity is "pwm_mul_33s_32ns_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6 is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_12
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7 : entity is "pwm_mul_33s_32ns_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7 is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_11
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8 : entity is "pwm_mul_33s_32ns_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8 is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0_10
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9 is
  port (
    buff4_reg : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_V_reg_789_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9 : entity is "pwm_mul_33s_32ns_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9 is
begin
pwm_mul_33s_32ns_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_MulnS_0
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => buff4_reg(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => \r_V_reg_789_reg[32]\(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud is
  port (
    grp_fu_356_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_19_reg_1010_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_19_reg_1010_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_3_reg_869_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_28
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_356_p2(1 downto 0) => grp_fu_356_p2(1 downto 0),
      \p_Val2_3_reg_869_reg[64]\(33 downto 0) => \p_Val2_3_reg_869_reg[64]\(33 downto 0),
      \tmp_19_reg_1010_reg[13]\(3 downto 0) => \tmp_19_reg_1010_reg[13]\(3 downto 0),
      \tmp_19_reg_1010_reg[17]\(3 downto 0) => \tmp_19_reg_1010_reg[17]\(3 downto 0),
      \tmp_19_reg_1010_reg[21]\(3 downto 0) => \tmp_19_reg_1010_reg[21]\(3 downto 0),
      \tmp_19_reg_1010_reg[25]\(3 downto 0) => \tmp_19_reg_1010_reg[25]\(3 downto 0),
      \tmp_19_reg_1010_reg[29]\(3 downto 0) => \tmp_19_reg_1010_reg[29]\(3 downto 0),
      \tmp_19_reg_1010_reg[5]\(0) => \tmp_19_reg_1010_reg[5]\(0),
      \tmp_19_reg_1010_reg[5]_0\(3 downto 0) => \tmp_19_reg_1010_reg[5]_0\(3 downto 0),
      \tmp_19_reg_1010_reg[9]\(3 downto 0) => \tmp_19_reg_1010_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0 is
  port (
    grp_fu_370_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_23_reg_1022_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_23_reg_1022_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_4_reg_879_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0 : entity is "pwm_add_66ns_66s_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0 is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_25
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_370_p2(1 downto 0) => grp_fu_370_p2(1 downto 0),
      \p_Val2_4_reg_879_reg[64]\(33 downto 0) => \p_Val2_4_reg_879_reg[64]\(33 downto 0),
      \tmp_23_reg_1022_reg[13]\(3 downto 0) => \tmp_23_reg_1022_reg[13]\(3 downto 0),
      \tmp_23_reg_1022_reg[17]\(3 downto 0) => \tmp_23_reg_1022_reg[17]\(3 downto 0),
      \tmp_23_reg_1022_reg[21]\(3 downto 0) => \tmp_23_reg_1022_reg[21]\(3 downto 0),
      \tmp_23_reg_1022_reg[25]\(3 downto 0) => \tmp_23_reg_1022_reg[25]\(3 downto 0),
      \tmp_23_reg_1022_reg[29]\(3 downto 0) => \tmp_23_reg_1022_reg[29]\(3 downto 0),
      \tmp_23_reg_1022_reg[5]\(0) => \tmp_23_reg_1022_reg[5]\(0),
      \tmp_23_reg_1022_reg[5]_0\(3 downto 0) => \tmp_23_reg_1022_reg[5]_0\(3 downto 0),
      \tmp_23_reg_1022_reg[9]\(3 downto 0) => \tmp_23_reg_1022_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1 is
  port (
    ain_s1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_fu_314_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_328_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_342_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_356_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_370_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_fu_384_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bin_s1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bin_s1_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ain_s1_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[7]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[11]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[27]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ain_s1_reg[29]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_5_reg_889_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1 : entity is "pwm_add_66ns_66s_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1 is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_22
     port map (
      DI(3 downto 0) => ain_s1(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \ain_s1_reg[11]_0\(3 downto 0) => \ain_s1_reg[11]\(3 downto 0),
      \ain_s1_reg[11]_1\(3 downto 0) => \ain_s1_reg[11]_0\(3 downto 0),
      \ain_s1_reg[11]_2\(3 downto 0) => \ain_s1_reg[11]_1\(3 downto 0),
      \ain_s1_reg[11]_3\(3 downto 0) => \ain_s1_reg[11]_2\(3 downto 0),
      \ain_s1_reg[11]_4\(3 downto 0) => \ain_s1_reg[11]_3\(3 downto 0),
      \ain_s1_reg[15]_0\(3 downto 0) => \ain_s1_reg[15]\(3 downto 0),
      \ain_s1_reg[15]_1\(3 downto 0) => \ain_s1_reg[15]_0\(3 downto 0),
      \ain_s1_reg[15]_2\(3 downto 0) => \ain_s1_reg[15]_1\(3 downto 0),
      \ain_s1_reg[15]_3\(3 downto 0) => \ain_s1_reg[15]_2\(3 downto 0),
      \ain_s1_reg[15]_4\(3 downto 0) => \ain_s1_reg[15]_3\(3 downto 0),
      \ain_s1_reg[19]_0\(3 downto 0) => \ain_s1_reg[19]\(3 downto 0),
      \ain_s1_reg[19]_1\(3 downto 0) => \ain_s1_reg[19]_0\(3 downto 0),
      \ain_s1_reg[19]_2\(3 downto 0) => \ain_s1_reg[19]_1\(3 downto 0),
      \ain_s1_reg[19]_3\(3 downto 0) => \ain_s1_reg[19]_2\(3 downto 0),
      \ain_s1_reg[19]_4\(3 downto 0) => \ain_s1_reg[19]_3\(3 downto 0),
      \ain_s1_reg[23]_0\(3 downto 0) => \ain_s1_reg[23]\(3 downto 0),
      \ain_s1_reg[23]_1\(3 downto 0) => \ain_s1_reg[23]_0\(3 downto 0),
      \ain_s1_reg[23]_2\(3 downto 0) => \ain_s1_reg[23]_1\(3 downto 0),
      \ain_s1_reg[23]_3\(3 downto 0) => \ain_s1_reg[23]_2\(3 downto 0),
      \ain_s1_reg[23]_4\(3 downto 0) => \ain_s1_reg[23]_3\(3 downto 0),
      \ain_s1_reg[27]_0\(3 downto 0) => \ain_s1_reg[27]\(3 downto 0),
      \ain_s1_reg[27]_1\(3 downto 0) => \ain_s1_reg[27]_0\(3 downto 0),
      \ain_s1_reg[27]_2\(3 downto 0) => \ain_s1_reg[27]_1\(3 downto 0),
      \ain_s1_reg[27]_3\(3 downto 0) => \ain_s1_reg[27]_2\(3 downto 0),
      \ain_s1_reg[27]_4\(3 downto 0) => \ain_s1_reg[27]_3\(3 downto 0),
      \ain_s1_reg[29]_0\(1 downto 0) => \ain_s1_reg[29]\(1 downto 0),
      \ain_s1_reg[29]_1\(1 downto 0) => \ain_s1_reg[29]_0\(1 downto 0),
      \ain_s1_reg[29]_2\(1 downto 0) => \ain_s1_reg[29]_1\(1 downto 0),
      \ain_s1_reg[29]_3\(1 downto 0) => \ain_s1_reg[29]_2\(1 downto 0),
      \ain_s1_reg[29]_4\(1 downto 0) => \ain_s1_reg[29]_3\(1 downto 0),
      \ain_s1_reg[3]_0\(3 downto 0) => \ain_s1_reg[3]\(3 downto 0),
      \ain_s1_reg[3]_1\(3 downto 0) => \ain_s1_reg[3]_0\(3 downto 0),
      \ain_s1_reg[3]_2\(3 downto 0) => \ain_s1_reg[3]_1\(3 downto 0),
      \ain_s1_reg[3]_3\(3 downto 0) => \ain_s1_reg[3]_2\(3 downto 0),
      \ain_s1_reg[7]_0\(3 downto 0) => \ain_s1_reg[7]\(3 downto 0),
      \ain_s1_reg[7]_1\(3 downto 0) => \ain_s1_reg[7]_0\(3 downto 0),
      \ain_s1_reg[7]_2\(3 downto 0) => \ain_s1_reg[7]_1\(3 downto 0),
      \ain_s1_reg[7]_3\(3 downto 0) => \ain_s1_reg[7]_2\(3 downto 0),
      \ain_s1_reg[7]_4\(3 downto 0) => \ain_s1_reg[7]_3\(3 downto 0),
      ap_clk => ap_clk,
      bin_s1(2 downto 0) => bin_s1(2 downto 0),
      bin_s1_0(2 downto 0) => bin_s1_0(2 downto 0),
      bin_s1_1(2 downto 0) => bin_s1_1(2 downto 0),
      bin_s1_2(2 downto 0) => bin_s1_2(2 downto 0),
      bin_s1_3(2 downto 0) => bin_s1_3(2 downto 0),
      grp_fu_314_p2(30 downto 0) => grp_fu_314_p2(30 downto 0),
      grp_fu_328_p2(30 downto 0) => grp_fu_328_p2(30 downto 0),
      grp_fu_342_p2(30 downto 0) => grp_fu_342_p2(30 downto 0),
      grp_fu_356_p2(30 downto 0) => grp_fu_356_p2(30 downto 0),
      grp_fu_370_p2(30 downto 0) => grp_fu_370_p2(30 downto 0),
      grp_fu_384_p2(32 downto 0) => grp_fu_384_p2(32 downto 0),
      \p_Val2_5_reg_889_reg[64]\(33 downto 0) => \p_Val2_5_reg_889_reg[64]\(33 downto 0),
      \tmp_3_reg_974_reg[13]\(3 downto 0) => ain_s1(11 downto 8),
      \tmp_3_reg_974_reg[17]\(3 downto 0) => ain_s1(15 downto 12),
      \tmp_3_reg_974_reg[21]\(3 downto 0) => ain_s1(19 downto 16),
      \tmp_3_reg_974_reg[25]\(3 downto 0) => ain_s1(23 downto 20),
      \tmp_3_reg_974_reg[29]\(3 downto 0) => ain_s1(27 downto 24),
      \tmp_3_reg_974_reg[31]\(1 downto 0) => ain_s1(29 downto 28),
      \tmp_3_reg_974_reg[9]\(3 downto 0) => ain_s1(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2 is
  port (
    grp_fu_314_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_3_reg_974_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_3_reg_974_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_s_reg_839_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2 : entity is "pwm_add_66ns_66s_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2 is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_19
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_314_p2(1 downto 0) => grp_fu_314_p2(1 downto 0),
      \p_Val2_s_reg_839_reg[64]\(33 downto 0) => \p_Val2_s_reg_839_reg[64]\(33 downto 0),
      \tmp_3_reg_974_reg[13]\(3 downto 0) => \tmp_3_reg_974_reg[13]\(3 downto 0),
      \tmp_3_reg_974_reg[17]\(3 downto 0) => \tmp_3_reg_974_reg[17]\(3 downto 0),
      \tmp_3_reg_974_reg[21]\(3 downto 0) => \tmp_3_reg_974_reg[21]\(3 downto 0),
      \tmp_3_reg_974_reg[25]\(3 downto 0) => \tmp_3_reg_974_reg[25]\(3 downto 0),
      \tmp_3_reg_974_reg[29]\(3 downto 0) => \tmp_3_reg_974_reg[29]\(3 downto 0),
      \tmp_3_reg_974_reg[31]\(2 downto 0) => \tmp_3_reg_974_reg[31]\(2 downto 0),
      \tmp_3_reg_974_reg[31]_0\(1 downto 0) => \tmp_3_reg_974_reg[31]_0\(1 downto 0),
      \tmp_3_reg_974_reg[9]\(3 downto 0) => \tmp_3_reg_974_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3 is
  port (
    grp_fu_328_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_11_reg_986_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_11_reg_986_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_986_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_1_reg_849_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3 : entity is "pwm_add_66ns_66s_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3 is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0_16
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_328_p2(1 downto 0) => grp_fu_328_p2(1 downto 0),
      \p_Val2_1_reg_849_reg[64]\(33 downto 0) => \p_Val2_1_reg_849_reg[64]\(33 downto 0),
      \tmp_11_reg_986_reg[13]\(3 downto 0) => \tmp_11_reg_986_reg[13]\(3 downto 0),
      \tmp_11_reg_986_reg[17]\(3 downto 0) => \tmp_11_reg_986_reg[17]\(3 downto 0),
      \tmp_11_reg_986_reg[21]\(3 downto 0) => \tmp_11_reg_986_reg[21]\(3 downto 0),
      \tmp_11_reg_986_reg[25]\(3 downto 0) => \tmp_11_reg_986_reg[25]\(3 downto 0),
      \tmp_11_reg_986_reg[29]\(3 downto 0) => \tmp_11_reg_986_reg[29]\(3 downto 0),
      \tmp_11_reg_986_reg[31]\(2 downto 0) => \tmp_11_reg_986_reg[31]\(2 downto 0),
      \tmp_11_reg_986_reg[31]_0\(1 downto 0) => \tmp_11_reg_986_reg[31]_0\(1 downto 0),
      \tmp_11_reg_986_reg[5]\(3 downto 0) => \tmp_11_reg_986_reg[5]\(3 downto 0),
      \tmp_11_reg_986_reg[9]\(3 downto 0) => \tmp_11_reg_986_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4 is
  port (
    grp_fu_342_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_998_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_15_reg_998_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_15_reg_998_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_2_reg_859_reg[64]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    ain_s1 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4 : entity is "pwm_add_66ns_66s_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4 is
begin
pwm_add_66ns_66s_cud_AddSubnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_AddSubnS_0
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_342_p2(1 downto 0) => grp_fu_342_p2(1 downto 0),
      \p_Val2_2_reg_859_reg[64]\(33 downto 0) => \p_Val2_2_reg_859_reg[64]\(33 downto 0),
      \tmp_15_reg_998_reg[13]\(3 downto 0) => \tmp_15_reg_998_reg[13]\(3 downto 0),
      \tmp_15_reg_998_reg[17]\(3 downto 0) => \tmp_15_reg_998_reg[17]\(3 downto 0),
      \tmp_15_reg_998_reg[21]\(3 downto 0) => \tmp_15_reg_998_reg[21]\(3 downto 0),
      \tmp_15_reg_998_reg[25]\(3 downto 0) => \tmp_15_reg_998_reg[25]\(3 downto 0),
      \tmp_15_reg_998_reg[29]\(3 downto 0) => \tmp_15_reg_998_reg[29]\(3 downto 0),
      \tmp_15_reg_998_reg[31]\(2 downto 0) => \tmp_15_reg_998_reg[31]\(2 downto 0),
      \tmp_15_reg_998_reg[31]_0\(1 downto 0) => \tmp_15_reg_998_reg[31]_0\(1 downto 0),
      \tmp_15_reg_998_reg[5]\(3 downto 0) => \tmp_15_reg_998_reg[5]\(3 downto 0),
      \tmp_15_reg_998_reg[9]\(3 downto 0) => \tmp_15_reg_998_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b100000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "21'b000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  signal \<const0>\ : STD_LOGIC;
  signal accumulator_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumulator_V_load_reg_1101 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \accumulator_V_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accumulator_V_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \accumulator_V_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accumulator_V_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accumulator_V_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal ain_s1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal bin_s1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal bin_s1_0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal bin_s1_1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal bin_s1_2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal bin_s1_3 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal grp_fu_314_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_328_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_342_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_356_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_370_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal grp_fu_384_p2 : STD_LOGIC_VECTOR ( 65 downto 31 );
  signal m_V_ce0 : STD_LOGIC;
  signal m_V_load_1_reg_731 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_V_load_2_reg_741 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_V_load_3_reg_751 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_V_load_3_reg_751[31]_i_5_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_V_load_3_reg_751_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal m_V_load_4_reg_779 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_V_load_5_reg_794 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_V_load_reg_721 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal max_duty_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal max_duty_V_read_reg_766 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal min_duty_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_p_V : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[2]_i_1_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[3]_i_1_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[4]_i_1_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_100_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_101_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_102_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_103_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_104_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_105_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_106_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_107_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_108_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_109_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_10_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_110_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_111_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_112_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_11_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_12_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_13_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_14_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_15_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_16_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_18_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_19_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_20_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_21_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_22_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_23_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_24_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_25_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_27_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_28_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_29_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_2_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_30_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_31_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_32_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_33_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_34_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_36_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_37_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_38_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_39_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_3_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_40_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_41_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_42_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_43_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_45_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_46_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_47_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_48_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_49_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_50_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_51_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_52_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_54_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_55_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_56_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_57_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_58_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_59_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_60_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_61_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_63_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_64_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_65_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_66_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_67_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_68_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_69_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_70_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_72_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_73_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_74_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_75_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_76_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_77_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_78_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_79_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_7_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_81_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_82_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_83_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_84_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_85_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_86_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_87_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_88_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_89_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_90_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_91_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_92_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_93_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_94_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_95_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_96_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_97_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_98_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_99_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167[5]_i_9_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_17_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_17_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_17_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_26_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_26_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_26_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_35_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_35_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_35_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_44_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_44_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_44_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_44_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_53_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_53_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_53_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_62_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_62_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_62_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_62_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_6_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_71_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_71_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_71_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_71_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_80_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_80_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_80_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_80_n_3\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_8_n_1\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_8_n_2\ : STD_LOGIC;
  signal \out_p_V_load_1_reg_167_reg[5]_i_8_n_3\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \out_p_V_reg_n_0_[5]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_1_reg_849 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_2_reg_859 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_3_reg_869 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_4_reg_879 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_5_reg_889 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal p_Val2_s_reg_839 : STD_LOGIC_VECTOR ( 64 downto 31 );
  signal period_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal period_V_read_reg_761 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pwm_add_66ns_66s_cud_U10_n_10 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_11 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_12 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_13 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_14 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_15 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_16 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_17 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_18 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_19 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_20 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_21 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_22 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_23 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_24 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_25 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_26 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_27 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_28 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_29 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_30 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_31 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_32 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_33 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_34 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_4 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_5 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_7 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_8 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U10_n_9 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_10 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_11 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_12 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_13 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_14 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_15 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_16 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_17 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_18 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_19 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_20 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_21 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_22 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_23 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_24 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_25 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_26 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_27 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_28 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_29 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_30 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_31 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_32 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_33 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_34 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_4 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_5 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_7 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_8 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U11_n_9 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_10 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_11 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_12 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_13 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_14 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_15 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_16 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_17 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_18 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_19 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_20 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_21 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_22 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_23 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_24 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_25 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_26 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_27 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_28 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_29 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_30 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_31 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_32 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_33 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_34 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_5 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_6 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_7 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_8 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U7_n_9 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_10 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_11 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_12 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_13 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_14 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_15 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_16 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_17 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_18 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_19 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_20 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_21 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_22 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_23 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_24 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_25 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_26 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_27 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_28 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_29 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_30 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_31 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_32 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_33 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_34 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_5 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_6 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_7 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_8 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U8_n_9 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_10 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_11 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_12 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_13 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_14 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_15 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_16 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_17 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_18 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_19 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_20 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_21 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_22 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_23 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_24 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_25 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_26 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_27 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_28 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_29 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_30 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_31 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_32 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_33 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_34 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_5 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_6 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_7 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_8 : STD_LOGIC;
  signal pwm_add_66ns_66s_cud_U9_n_9 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_0 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_1 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_10 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_11 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_12 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_13 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_14 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_15 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_16 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_17 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_18 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_19 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_2 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_20 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_21 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_22 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_23 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_24 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_25 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_26 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_27 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_28 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_29 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_3 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_30 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_31 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_32 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_33 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_34 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_35 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_36 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_37 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_38 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_39 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_4 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_40 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_41 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_42 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_43 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_44 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_45 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_46 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_47 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_48 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_49 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_5 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_50 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_51 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_52 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_53 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_54 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_55 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_56 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_57 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_58 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_59 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_6 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_60 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_61 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_62 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_63 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_7 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_8 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_9 : STD_LOGIC;
  signal pwm_ctrl_s_axi_U_n_97 : STD_LOGIC;
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal r_V_1_1_reg_981 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_2_reg_993 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_3_reg_1005 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_4_reg_1017 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_5_reg_1029 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_1_reg_969 : STD_LOGIC_VECTOR ( 65 to 65 );
  signal r_V_fu_213_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal r_V_reg_789 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \r_V_reg_789[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[27]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[27]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[27]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[27]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[31]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_789[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_789_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_789_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_789_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_789_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal t_V_reg_186 : STD_LOGIC;
  signal \t_V_reg_186[31]_i_2_n_0\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_reg_186_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp6_demorgan_cast_fu_660_p1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal tmp7_demorgan_fu_676_p6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_10_1_fu_628_p2 : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_1128_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_2_fu_632_p2 : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_1133_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_3_fu_636_p2 : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_3_reg_1138_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_4_fu_640_p2 : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_4_reg_1143_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_5_fu_644_p2 : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_5_reg_1148_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_fu_497_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_10_reg_1071 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_11_reg_986 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_12_fu_460_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_12_reg_1046 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_12_reg_10460 : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1046_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_14_fu_516_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_14_reg_1076 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_15_reg_998 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_16_fu_465_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_16_reg_1051 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_16_reg_10510 : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_reg_1051_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_18_fu_535_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_18_reg_1081 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_reg_1010 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_1_fu_704_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_20_fu_470_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_20_reg_1056 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_20_reg_10560 : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1056_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_22_fu_554_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_22_reg_1086 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_23_reg_1022 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_24_fu_475_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_24_reg_1061 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_24_reg_10610 : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1061_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_26_fu_573_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_26_reg_1091 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_27_reg_1034 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_28_fu_480_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_28_reg_1066 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_28_reg_10660 : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_28_reg_1066_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_2_fu_624_p2 : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1123_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_30_fu_592_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_30_reg_1096 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_32_reg_844 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_34_reg_854 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_36_reg_864 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_38_reg_874 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_3_reg_974 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_40_reg_884 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_42_reg_894 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_4_fu_608_p2 : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_1_reg_924_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_2_reg_934_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_3_reg_944_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_4_reg_954_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_5_reg_964_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_914_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_6_fu_613_p2 : STD_LOGIC;
  signal tmp_7_fu_455_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_7_reg_1041 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_7_reg_10410 : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_1041_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_fu_603_p2 : STD_LOGIC;
  signal tmp_s_fu_303_p3 : STD_LOGIC_VECTOR ( 62 downto 31 );
  signal \NLW_accumulator_V_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accumulator_V_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_p_V_load_1_reg_167_reg[5]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_reg_789_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_reg_789_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_10_1_reg_1128_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1128_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1128_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_1128_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1133_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1133_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1133_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_2_reg_1133_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1138_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1138_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1138_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_3_reg_1138_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1143_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1143_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1143_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_4_reg_1143_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1148_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1148_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1148_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_5_reg_1148_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1046_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_12_reg_1046_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_16_reg_1051_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_16_reg_1051_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_20_reg_1056_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_20_reg_1056_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_24_reg_1061_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_24_reg_1061_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_28_reg_1066_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_28_reg_1066_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_2_reg_1123_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1123_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1123_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1123_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_7_reg_1041_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_7_reg_1041_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6\ : label is "soft_lutpair53";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \m_V_load_3_reg_751[31]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \t_V_reg_186[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \t_V_reg_186[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \t_V_reg_186[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \t_V_reg_186[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \t_V_reg_186[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t_V_reg_186[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t_V_reg_186[15]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \t_V_reg_186[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \t_V_reg_186[17]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \t_V_reg_186[18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \t_V_reg_186[19]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \t_V_reg_186[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \t_V_reg_186[20]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \t_V_reg_186[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \t_V_reg_186[22]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \t_V_reg_186[23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \t_V_reg_186[24]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \t_V_reg_186[25]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \t_V_reg_186[26]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \t_V_reg_186[27]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \t_V_reg_186[28]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \t_V_reg_186[29]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \t_V_reg_186[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \t_V_reg_186[30]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \t_V_reg_186[31]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \t_V_reg_186[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \t_V_reg_186[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \t_V_reg_186[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \t_V_reg_186[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \t_V_reg_186[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \t_V_reg_186[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \t_V_reg_186[9]_i_1\ : label is "soft_lutpair65";
begin
  s_axi_ctrl_BRESP(1) <= \<const0>\;
  s_axi_ctrl_BRESP(0) <= \<const0>\;
  s_axi_ctrl_RRESP(1) <= \<const0>\;
  s_axi_ctrl_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\accumulator_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_186_reg_n_0_[0]\,
      O => tmp_1_fu_704_p2(0)
    );
\accumulator_V_load_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(0),
      Q => accumulator_V_load_reg_1101(0),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(10),
      Q => accumulator_V_load_reg_1101(10),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(11),
      Q => accumulator_V_load_reg_1101(11),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(12),
      Q => accumulator_V_load_reg_1101(12),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(13),
      Q => accumulator_V_load_reg_1101(13),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(14),
      Q => accumulator_V_load_reg_1101(14),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(15),
      Q => accumulator_V_load_reg_1101(15),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(16),
      Q => accumulator_V_load_reg_1101(16),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(17),
      Q => accumulator_V_load_reg_1101(17),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(18),
      Q => accumulator_V_load_reg_1101(18),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(19),
      Q => accumulator_V_load_reg_1101(19),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(1),
      Q => accumulator_V_load_reg_1101(1),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(20),
      Q => accumulator_V_load_reg_1101(20),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(21),
      Q => accumulator_V_load_reg_1101(21),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(22),
      Q => accumulator_V_load_reg_1101(22),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(23),
      Q => accumulator_V_load_reg_1101(23),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(24),
      Q => accumulator_V_load_reg_1101(24),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(25),
      Q => accumulator_V_load_reg_1101(25),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(26),
      Q => accumulator_V_load_reg_1101(26),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(27),
      Q => accumulator_V_load_reg_1101(27),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(28),
      Q => accumulator_V_load_reg_1101(28),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(29),
      Q => accumulator_V_load_reg_1101(29),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(2),
      Q => accumulator_V_load_reg_1101(2),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(30),
      Q => accumulator_V_load_reg_1101(30),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(31),
      Q => accumulator_V_load_reg_1101(31),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(3),
      Q => accumulator_V_load_reg_1101(3),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(4),
      Q => accumulator_V_load_reg_1101(4),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(5),
      Q => accumulator_V_load_reg_1101(5),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(6),
      Q => accumulator_V_load_reg_1101(6),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(7),
      Q => accumulator_V_load_reg_1101(7),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(8),
      Q => accumulator_V_load_reg_1101(8),
      R => '0'
    );
\accumulator_V_load_reg_1101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => accumulator_V(9),
      Q => accumulator_V_load_reg_1101(9),
      R => '0'
    );
\accumulator_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(0),
      Q => accumulator_V(0),
      R => '0'
    );
\accumulator_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(10),
      Q => accumulator_V(10),
      R => '0'
    );
\accumulator_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(11),
      Q => accumulator_V(11),
      R => '0'
    );
\accumulator_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(12),
      Q => accumulator_V(12),
      R => '0'
    );
\accumulator_V_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[8]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[12]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[12]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[12]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(12 downto 9),
      S(3) => \t_V_reg_186_reg_n_0_[12]\,
      S(2) => \t_V_reg_186_reg_n_0_[11]\,
      S(1) => \t_V_reg_186_reg_n_0_[10]\,
      S(0) => \t_V_reg_186_reg_n_0_[9]\
    );
\accumulator_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(13),
      Q => accumulator_V(13),
      R => '0'
    );
\accumulator_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(14),
      Q => accumulator_V(14),
      R => '0'
    );
\accumulator_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(15),
      Q => accumulator_V(15),
      R => '0'
    );
\accumulator_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(16),
      Q => accumulator_V(16),
      R => '0'
    );
\accumulator_V_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[12]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[16]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[16]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[16]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(16 downto 13),
      S(3) => \t_V_reg_186_reg_n_0_[16]\,
      S(2) => \t_V_reg_186_reg_n_0_[15]\,
      S(1) => \t_V_reg_186_reg_n_0_[14]\,
      S(0) => \t_V_reg_186_reg_n_0_[13]\
    );
\accumulator_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(17),
      Q => accumulator_V(17),
      R => '0'
    );
\accumulator_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(18),
      Q => accumulator_V(18),
      R => '0'
    );
\accumulator_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(19),
      Q => accumulator_V(19),
      R => '0'
    );
\accumulator_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(1),
      Q => accumulator_V(1),
      R => '0'
    );
\accumulator_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(20),
      Q => accumulator_V(20),
      R => '0'
    );
\accumulator_V_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[16]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[20]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[20]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[20]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(20 downto 17),
      S(3) => \t_V_reg_186_reg_n_0_[20]\,
      S(2) => \t_V_reg_186_reg_n_0_[19]\,
      S(1) => \t_V_reg_186_reg_n_0_[18]\,
      S(0) => \t_V_reg_186_reg_n_0_[17]\
    );
\accumulator_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(21),
      Q => accumulator_V(21),
      R => '0'
    );
\accumulator_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(22),
      Q => accumulator_V(22),
      R => '0'
    );
\accumulator_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(23),
      Q => accumulator_V(23),
      R => '0'
    );
\accumulator_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(24),
      Q => accumulator_V(24),
      R => '0'
    );
\accumulator_V_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[20]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[24]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[24]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[24]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(24 downto 21),
      S(3) => \t_V_reg_186_reg_n_0_[24]\,
      S(2) => \t_V_reg_186_reg_n_0_[23]\,
      S(1) => \t_V_reg_186_reg_n_0_[22]\,
      S(0) => \t_V_reg_186_reg_n_0_[21]\
    );
\accumulator_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(25),
      Q => accumulator_V(25),
      R => '0'
    );
\accumulator_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(26),
      Q => accumulator_V(26),
      R => '0'
    );
\accumulator_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(27),
      Q => accumulator_V(27),
      R => '0'
    );
\accumulator_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(28),
      Q => accumulator_V(28),
      R => '0'
    );
\accumulator_V_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[24]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[28]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[28]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[28]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(28 downto 25),
      S(3) => \t_V_reg_186_reg_n_0_[28]\,
      S(2) => \t_V_reg_186_reg_n_0_[27]\,
      S(1) => \t_V_reg_186_reg_n_0_[26]\,
      S(0) => \t_V_reg_186_reg_n_0_[25]\
    );
\accumulator_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(29),
      Q => accumulator_V(29),
      R => '0'
    );
\accumulator_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(2),
      Q => accumulator_V(2),
      R => '0'
    );
\accumulator_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(30),
      Q => accumulator_V(30),
      R => '0'
    );
\accumulator_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(31),
      Q => accumulator_V(31),
      R => '0'
    );
\accumulator_V_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_accumulator_V_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accumulator_V_reg[31]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accumulator_V_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_1_fu_704_p2(31 downto 29),
      S(3) => '0',
      S(2) => \t_V_reg_186_reg_n_0_[31]\,
      S(1) => \t_V_reg_186_reg_n_0_[30]\,
      S(0) => \t_V_reg_186_reg_n_0_[29]\
    );
\accumulator_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(3),
      Q => accumulator_V(3),
      R => '0'
    );
\accumulator_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(4),
      Q => accumulator_V(4),
      R => '0'
    );
\accumulator_V_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accumulator_V_reg[4]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[4]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[4]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[4]_i_1_n_3\,
      CYINIT => \t_V_reg_186_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(4 downto 1),
      S(3) => \t_V_reg_186_reg_n_0_[4]\,
      S(2) => \t_V_reg_186_reg_n_0_[3]\,
      S(1) => \t_V_reg_186_reg_n_0_[2]\,
      S(0) => \t_V_reg_186_reg_n_0_[1]\
    );
\accumulator_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(5),
      Q => accumulator_V(5),
      R => '0'
    );
\accumulator_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(6),
      Q => accumulator_V(6),
      R => '0'
    );
\accumulator_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(7),
      Q => accumulator_V(7),
      R => '0'
    );
\accumulator_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(8),
      Q => accumulator_V(8),
      R => '0'
    );
\accumulator_V_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulator_V_reg[4]_i_1_n_0\,
      CO(3) => \accumulator_V_reg[8]_i_1_n_0\,
      CO(2) => \accumulator_V_reg[8]_i_1_n_1\,
      CO(1) => \accumulator_V_reg[8]_i_1_n_2\,
      CO(0) => \accumulator_V_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_704_p2(8 downto 5),
      S(3) => \t_V_reg_186_reg_n_0_[8]\,
      S(2) => \t_V_reg_186_reg_n_0_[7]\,
      S(1) => \t_V_reg_186_reg_n_0_[6]\,
      S(0) => \t_V_reg_186_reg_n_0_[5]\
    );
\accumulator_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => tmp_1_fu_704_p2(9),
      Q => accumulator_V(9),
      R => '0'
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => tmp_4_fu_608_p2,
      I1 => tmp_6_fu_613_p2,
      I2 => ap_CS_fsm_state18,
      I3 => tmp_fu_603_p2,
      O => ap_NS_fsm(18)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[8]\,
      I2 => ap_CS_fsm_state18,
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state21,
      I5 => \ap_CS_fsm[1]_i_5_n_0\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[11]\,
      I1 => \ap_CS_fsm_reg_n_0_[9]\,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state20,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_0\,
      I1 => ap_CS_fsm_state16,
      I2 => \ap_CS_fsm_reg_n_0_[10]\,
      I3 => \ap_CS_fsm_reg_n_0_[12]\,
      I4 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => tmp_4_fu_608_p2,
      I2 => tmp_fu_603_p2,
      I3 => tmp_6_fu_613_p2,
      I4 => ap_CS_fsm_state18,
      O => ap_NS_fsm(20)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state15,
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\m_V_load_1_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(0),
      Q => m_V_load_1_reg_731(0),
      R => '0'
    );
\m_V_load_1_reg_731_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(10),
      Q => m_V_load_1_reg_731(10),
      R => '0'
    );
\m_V_load_1_reg_731_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(11),
      Q => m_V_load_1_reg_731(11),
      R => '0'
    );
\m_V_load_1_reg_731_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(12),
      Q => m_V_load_1_reg_731(12),
      R => '0'
    );
\m_V_load_1_reg_731_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(13),
      Q => m_V_load_1_reg_731(13),
      R => '0'
    );
\m_V_load_1_reg_731_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(14),
      Q => m_V_load_1_reg_731(14),
      R => '0'
    );
\m_V_load_1_reg_731_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(15),
      Q => m_V_load_1_reg_731(15),
      R => '0'
    );
\m_V_load_1_reg_731_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(16),
      Q => m_V_load_1_reg_731(16),
      R => '0'
    );
\m_V_load_1_reg_731_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(17),
      Q => m_V_load_1_reg_731(17),
      R => '0'
    );
\m_V_load_1_reg_731_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(18),
      Q => m_V_load_1_reg_731(18),
      R => '0'
    );
\m_V_load_1_reg_731_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(19),
      Q => m_V_load_1_reg_731(19),
      R => '0'
    );
\m_V_load_1_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(1),
      Q => m_V_load_1_reg_731(1),
      R => '0'
    );
\m_V_load_1_reg_731_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(20),
      Q => m_V_load_1_reg_731(20),
      R => '0'
    );
\m_V_load_1_reg_731_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(21),
      Q => m_V_load_1_reg_731(21),
      R => '0'
    );
\m_V_load_1_reg_731_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(22),
      Q => m_V_load_1_reg_731(22),
      R => '0'
    );
\m_V_load_1_reg_731_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(23),
      Q => m_V_load_1_reg_731(23),
      R => '0'
    );
\m_V_load_1_reg_731_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(24),
      Q => m_V_load_1_reg_731(24),
      R => '0'
    );
\m_V_load_1_reg_731_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(25),
      Q => m_V_load_1_reg_731(25),
      R => '0'
    );
\m_V_load_1_reg_731_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(26),
      Q => m_V_load_1_reg_731(26),
      R => '0'
    );
\m_V_load_1_reg_731_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(27),
      Q => m_V_load_1_reg_731(27),
      R => '0'
    );
\m_V_load_1_reg_731_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(28),
      Q => m_V_load_1_reg_731(28),
      R => '0'
    );
\m_V_load_1_reg_731_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(29),
      Q => m_V_load_1_reg_731(29),
      R => '0'
    );
\m_V_load_1_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(2),
      Q => m_V_load_1_reg_731(2),
      R => '0'
    );
\m_V_load_1_reg_731_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(30),
      Q => m_V_load_1_reg_731(30),
      R => '0'
    );
\m_V_load_1_reg_731_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(31),
      Q => m_V_load_1_reg_731(31),
      R => '0'
    );
\m_V_load_1_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(3),
      Q => m_V_load_1_reg_731(3),
      R => '0'
    );
\m_V_load_1_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(4),
      Q => m_V_load_1_reg_731(4),
      R => '0'
    );
\m_V_load_1_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(5),
      Q => m_V_load_1_reg_731(5),
      R => '0'
    );
\m_V_load_1_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(6),
      Q => m_V_load_1_reg_731(6),
      R => '0'
    );
\m_V_load_1_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(7),
      Q => m_V_load_1_reg_731(7),
      R => '0'
    );
\m_V_load_1_reg_731_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(8),
      Q => m_V_load_1_reg_731(8),
      R => '0'
    );
\m_V_load_1_reg_731_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => m_V_q0(9),
      Q => m_V_load_1_reg_731(9),
      R => '0'
    );
\m_V_load_2_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(0),
      Q => m_V_load_2_reg_741(0),
      R => '0'
    );
\m_V_load_2_reg_741_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(10),
      Q => m_V_load_2_reg_741(10),
      R => '0'
    );
\m_V_load_2_reg_741_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(11),
      Q => m_V_load_2_reg_741(11),
      R => '0'
    );
\m_V_load_2_reg_741_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(12),
      Q => m_V_load_2_reg_741(12),
      R => '0'
    );
\m_V_load_2_reg_741_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(13),
      Q => m_V_load_2_reg_741(13),
      R => '0'
    );
\m_V_load_2_reg_741_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(14),
      Q => m_V_load_2_reg_741(14),
      R => '0'
    );
\m_V_load_2_reg_741_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(15),
      Q => m_V_load_2_reg_741(15),
      R => '0'
    );
\m_V_load_2_reg_741_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(16),
      Q => m_V_load_2_reg_741(16),
      R => '0'
    );
\m_V_load_2_reg_741_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(17),
      Q => m_V_load_2_reg_741(17),
      R => '0'
    );
\m_V_load_2_reg_741_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(18),
      Q => m_V_load_2_reg_741(18),
      R => '0'
    );
\m_V_load_2_reg_741_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(19),
      Q => m_V_load_2_reg_741(19),
      R => '0'
    );
\m_V_load_2_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(1),
      Q => m_V_load_2_reg_741(1),
      R => '0'
    );
\m_V_load_2_reg_741_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(20),
      Q => m_V_load_2_reg_741(20),
      R => '0'
    );
\m_V_load_2_reg_741_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(21),
      Q => m_V_load_2_reg_741(21),
      R => '0'
    );
\m_V_load_2_reg_741_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(22),
      Q => m_V_load_2_reg_741(22),
      R => '0'
    );
\m_V_load_2_reg_741_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(23),
      Q => m_V_load_2_reg_741(23),
      R => '0'
    );
\m_V_load_2_reg_741_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(24),
      Q => m_V_load_2_reg_741(24),
      R => '0'
    );
\m_V_load_2_reg_741_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(25),
      Q => m_V_load_2_reg_741(25),
      R => '0'
    );
\m_V_load_2_reg_741_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(26),
      Q => m_V_load_2_reg_741(26),
      R => '0'
    );
\m_V_load_2_reg_741_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(27),
      Q => m_V_load_2_reg_741(27),
      R => '0'
    );
\m_V_load_2_reg_741_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(28),
      Q => m_V_load_2_reg_741(28),
      R => '0'
    );
\m_V_load_2_reg_741_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(29),
      Q => m_V_load_2_reg_741(29),
      R => '0'
    );
\m_V_load_2_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(2),
      Q => m_V_load_2_reg_741(2),
      R => '0'
    );
\m_V_load_2_reg_741_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(30),
      Q => m_V_load_2_reg_741(30),
      R => '0'
    );
\m_V_load_2_reg_741_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(31),
      Q => m_V_load_2_reg_741(31),
      R => '0'
    );
\m_V_load_2_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(3),
      Q => m_V_load_2_reg_741(3),
      R => '0'
    );
\m_V_load_2_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(4),
      Q => m_V_load_2_reg_741(4),
      R => '0'
    );
\m_V_load_2_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(5),
      Q => m_V_load_2_reg_741(5),
      R => '0'
    );
\m_V_load_2_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(6),
      Q => m_V_load_2_reg_741(6),
      R => '0'
    );
\m_V_load_2_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(7),
      Q => m_V_load_2_reg_741(7),
      R => '0'
    );
\m_V_load_2_reg_741_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(8),
      Q => m_V_load_2_reg_741(8),
      R => '0'
    );
\m_V_load_2_reg_741_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => m_V_q0(9),
      Q => m_V_load_2_reg_741(9),
      R => '0'
    );
\m_V_load_3_reg_751[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      O => \m_V_load_3_reg_751[31]_i_5_n_0\
    );
\m_V_load_3_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(0),
      Q => m_V_load_3_reg_751(0),
      R => '0'
    );
\m_V_load_3_reg_751_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_31,
      Q => \m_V_load_3_reg_751_reg[0]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(10),
      Q => m_V_load_3_reg_751(10),
      R => '0'
    );
\m_V_load_3_reg_751_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_21,
      Q => \m_V_load_3_reg_751_reg[10]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(11),
      Q => m_V_load_3_reg_751(11),
      R => '0'
    );
\m_V_load_3_reg_751_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_20,
      Q => \m_V_load_3_reg_751_reg[11]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(12),
      Q => m_V_load_3_reg_751(12),
      R => '0'
    );
\m_V_load_3_reg_751_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_19,
      Q => \m_V_load_3_reg_751_reg[12]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(13),
      Q => m_V_load_3_reg_751(13),
      R => '0'
    );
\m_V_load_3_reg_751_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_18,
      Q => \m_V_load_3_reg_751_reg[13]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(14),
      Q => m_V_load_3_reg_751(14),
      R => '0'
    );
\m_V_load_3_reg_751_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_17,
      Q => \m_V_load_3_reg_751_reg[14]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(15),
      Q => m_V_load_3_reg_751(15),
      R => '0'
    );
\m_V_load_3_reg_751_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_16,
      Q => \m_V_load_3_reg_751_reg[15]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(16),
      Q => m_V_load_3_reg_751(16),
      R => '0'
    );
\m_V_load_3_reg_751_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_15,
      Q => \m_V_load_3_reg_751_reg[16]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(17),
      Q => m_V_load_3_reg_751(17),
      R => '0'
    );
\m_V_load_3_reg_751_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_14,
      Q => \m_V_load_3_reg_751_reg[17]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(18),
      Q => m_V_load_3_reg_751(18),
      R => '0'
    );
\m_V_load_3_reg_751_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_13,
      Q => \m_V_load_3_reg_751_reg[18]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(19),
      Q => m_V_load_3_reg_751(19),
      R => '0'
    );
\m_V_load_3_reg_751_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_12,
      Q => \m_V_load_3_reg_751_reg[19]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(1),
      Q => m_V_load_3_reg_751(1),
      R => '0'
    );
\m_V_load_3_reg_751_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_30,
      Q => \m_V_load_3_reg_751_reg[1]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(20),
      Q => m_V_load_3_reg_751(20),
      R => '0'
    );
\m_V_load_3_reg_751_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_11,
      Q => \m_V_load_3_reg_751_reg[20]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(21),
      Q => m_V_load_3_reg_751(21),
      R => '0'
    );
\m_V_load_3_reg_751_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_10,
      Q => \m_V_load_3_reg_751_reg[21]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(22),
      Q => m_V_load_3_reg_751(22),
      R => '0'
    );
\m_V_load_3_reg_751_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_9,
      Q => \m_V_load_3_reg_751_reg[22]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(23),
      Q => m_V_load_3_reg_751(23),
      R => '0'
    );
\m_V_load_3_reg_751_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_8,
      Q => \m_V_load_3_reg_751_reg[23]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(24),
      Q => m_V_load_3_reg_751(24),
      R => '0'
    );
\m_V_load_3_reg_751_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_7,
      Q => \m_V_load_3_reg_751_reg[24]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(25),
      Q => m_V_load_3_reg_751(25),
      R => '0'
    );
\m_V_load_3_reg_751_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_6,
      Q => \m_V_load_3_reg_751_reg[25]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(26),
      Q => m_V_load_3_reg_751(26),
      R => '0'
    );
\m_V_load_3_reg_751_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_5,
      Q => \m_V_load_3_reg_751_reg[26]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(27),
      Q => m_V_load_3_reg_751(27),
      R => '0'
    );
\m_V_load_3_reg_751_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_4,
      Q => \m_V_load_3_reg_751_reg[27]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(28),
      Q => m_V_load_3_reg_751(28),
      R => '0'
    );
\m_V_load_3_reg_751_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_3,
      Q => \m_V_load_3_reg_751_reg[28]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(29),
      Q => m_V_load_3_reg_751(29),
      R => '0'
    );
\m_V_load_3_reg_751_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_2,
      Q => \m_V_load_3_reg_751_reg[29]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(2),
      Q => m_V_load_3_reg_751(2),
      R => '0'
    );
\m_V_load_3_reg_751_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_29,
      Q => \m_V_load_3_reg_751_reg[2]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(30),
      Q => m_V_load_3_reg_751(30),
      R => '0'
    );
\m_V_load_3_reg_751_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_1,
      Q => \m_V_load_3_reg_751_reg[30]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(31),
      Q => m_V_load_3_reg_751(31),
      R => '0'
    );
\m_V_load_3_reg_751_reg[31]_i_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => m_V_ce0,
      Q => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[31]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_0,
      Q => \m_V_load_3_reg_751_reg[31]_i_3_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(3),
      Q => m_V_load_3_reg_751(3),
      R => '0'
    );
\m_V_load_3_reg_751_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_28,
      Q => \m_V_load_3_reg_751_reg[3]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(4),
      Q => m_V_load_3_reg_751(4),
      R => '0'
    );
\m_V_load_3_reg_751_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_27,
      Q => \m_V_load_3_reg_751_reg[4]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(5),
      Q => m_V_load_3_reg_751(5),
      R => '0'
    );
\m_V_load_3_reg_751_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_26,
      Q => \m_V_load_3_reg_751_reg[5]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(6),
      Q => m_V_load_3_reg_751(6),
      R => '0'
    );
\m_V_load_3_reg_751_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_25,
      Q => \m_V_load_3_reg_751_reg[6]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(7),
      Q => m_V_load_3_reg_751(7),
      R => '0'
    );
\m_V_load_3_reg_751_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_24,
      Q => \m_V_load_3_reg_751_reg[7]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(8),
      Q => m_V_load_3_reg_751(8),
      R => '0'
    );
\m_V_load_3_reg_751_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_23,
      Q => \m_V_load_3_reg_751_reg[8]_i_2_n_0\,
      R => '0'
    );
\m_V_load_3_reg_751_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => m_V_q0(9),
      Q => m_V_load_3_reg_751(9),
      R => '0'
    );
\m_V_load_3_reg_751_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      D => pwm_ctrl_s_axi_U_n_22,
      Q => \m_V_load_3_reg_751_reg[9]_i_2_n_0\,
      R => '0'
    );
\m_V_load_4_reg_779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(0),
      Q => m_V_load_4_reg_779(0),
      R => '0'
    );
\m_V_load_4_reg_779_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(10),
      Q => m_V_load_4_reg_779(10),
      R => '0'
    );
\m_V_load_4_reg_779_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(11),
      Q => m_V_load_4_reg_779(11),
      R => '0'
    );
\m_V_load_4_reg_779_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(12),
      Q => m_V_load_4_reg_779(12),
      R => '0'
    );
\m_V_load_4_reg_779_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(13),
      Q => m_V_load_4_reg_779(13),
      R => '0'
    );
\m_V_load_4_reg_779_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(14),
      Q => m_V_load_4_reg_779(14),
      R => '0'
    );
\m_V_load_4_reg_779_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(15),
      Q => m_V_load_4_reg_779(15),
      R => '0'
    );
\m_V_load_4_reg_779_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(16),
      Q => m_V_load_4_reg_779(16),
      R => '0'
    );
\m_V_load_4_reg_779_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(17),
      Q => m_V_load_4_reg_779(17),
      R => '0'
    );
\m_V_load_4_reg_779_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(18),
      Q => m_V_load_4_reg_779(18),
      R => '0'
    );
\m_V_load_4_reg_779_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(19),
      Q => m_V_load_4_reg_779(19),
      R => '0'
    );
\m_V_load_4_reg_779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(1),
      Q => m_V_load_4_reg_779(1),
      R => '0'
    );
\m_V_load_4_reg_779_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(20),
      Q => m_V_load_4_reg_779(20),
      R => '0'
    );
\m_V_load_4_reg_779_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(21),
      Q => m_V_load_4_reg_779(21),
      R => '0'
    );
\m_V_load_4_reg_779_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(22),
      Q => m_V_load_4_reg_779(22),
      R => '0'
    );
\m_V_load_4_reg_779_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(23),
      Q => m_V_load_4_reg_779(23),
      R => '0'
    );
\m_V_load_4_reg_779_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(24),
      Q => m_V_load_4_reg_779(24),
      R => '0'
    );
\m_V_load_4_reg_779_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(25),
      Q => m_V_load_4_reg_779(25),
      R => '0'
    );
\m_V_load_4_reg_779_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(26),
      Q => m_V_load_4_reg_779(26),
      R => '0'
    );
\m_V_load_4_reg_779_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(27),
      Q => m_V_load_4_reg_779(27),
      R => '0'
    );
\m_V_load_4_reg_779_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(28),
      Q => m_V_load_4_reg_779(28),
      R => '0'
    );
\m_V_load_4_reg_779_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(29),
      Q => m_V_load_4_reg_779(29),
      R => '0'
    );
\m_V_load_4_reg_779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(2),
      Q => m_V_load_4_reg_779(2),
      R => '0'
    );
\m_V_load_4_reg_779_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(30),
      Q => m_V_load_4_reg_779(30),
      R => '0'
    );
\m_V_load_4_reg_779_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(31),
      Q => m_V_load_4_reg_779(31),
      R => '0'
    );
\m_V_load_4_reg_779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(3),
      Q => m_V_load_4_reg_779(3),
      R => '0'
    );
\m_V_load_4_reg_779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(4),
      Q => m_V_load_4_reg_779(4),
      R => '0'
    );
\m_V_load_4_reg_779_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(5),
      Q => m_V_load_4_reg_779(5),
      R => '0'
    );
\m_V_load_4_reg_779_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(6),
      Q => m_V_load_4_reg_779(6),
      R => '0'
    );
\m_V_load_4_reg_779_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(7),
      Q => m_V_load_4_reg_779(7),
      R => '0'
    );
\m_V_load_4_reg_779_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(8),
      Q => m_V_load_4_reg_779(8),
      R => '0'
    );
\m_V_load_4_reg_779_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => m_V_q0(9),
      Q => m_V_load_4_reg_779(9),
      R => '0'
    );
\m_V_load_5_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(0),
      Q => m_V_load_5_reg_794(0),
      R => '0'
    );
\m_V_load_5_reg_794_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(10),
      Q => m_V_load_5_reg_794(10),
      R => '0'
    );
\m_V_load_5_reg_794_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(11),
      Q => m_V_load_5_reg_794(11),
      R => '0'
    );
\m_V_load_5_reg_794_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(12),
      Q => m_V_load_5_reg_794(12),
      R => '0'
    );
\m_V_load_5_reg_794_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(13),
      Q => m_V_load_5_reg_794(13),
      R => '0'
    );
\m_V_load_5_reg_794_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(14),
      Q => m_V_load_5_reg_794(14),
      R => '0'
    );
\m_V_load_5_reg_794_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(15),
      Q => m_V_load_5_reg_794(15),
      R => '0'
    );
\m_V_load_5_reg_794_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(16),
      Q => m_V_load_5_reg_794(16),
      R => '0'
    );
\m_V_load_5_reg_794_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(17),
      Q => m_V_load_5_reg_794(17),
      R => '0'
    );
\m_V_load_5_reg_794_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(18),
      Q => m_V_load_5_reg_794(18),
      R => '0'
    );
\m_V_load_5_reg_794_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(19),
      Q => m_V_load_5_reg_794(19),
      R => '0'
    );
\m_V_load_5_reg_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(1),
      Q => m_V_load_5_reg_794(1),
      R => '0'
    );
\m_V_load_5_reg_794_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(20),
      Q => m_V_load_5_reg_794(20),
      R => '0'
    );
\m_V_load_5_reg_794_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(21),
      Q => m_V_load_5_reg_794(21),
      R => '0'
    );
\m_V_load_5_reg_794_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(22),
      Q => m_V_load_5_reg_794(22),
      R => '0'
    );
\m_V_load_5_reg_794_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(23),
      Q => m_V_load_5_reg_794(23),
      R => '0'
    );
\m_V_load_5_reg_794_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(24),
      Q => m_V_load_5_reg_794(24),
      R => '0'
    );
\m_V_load_5_reg_794_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(25),
      Q => m_V_load_5_reg_794(25),
      R => '0'
    );
\m_V_load_5_reg_794_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(26),
      Q => m_V_load_5_reg_794(26),
      R => '0'
    );
\m_V_load_5_reg_794_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(27),
      Q => m_V_load_5_reg_794(27),
      R => '0'
    );
\m_V_load_5_reg_794_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(28),
      Q => m_V_load_5_reg_794(28),
      R => '0'
    );
\m_V_load_5_reg_794_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(29),
      Q => m_V_load_5_reg_794(29),
      R => '0'
    );
\m_V_load_5_reg_794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(2),
      Q => m_V_load_5_reg_794(2),
      R => '0'
    );
\m_V_load_5_reg_794_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(30),
      Q => m_V_load_5_reg_794(30),
      R => '0'
    );
\m_V_load_5_reg_794_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(31),
      Q => m_V_load_5_reg_794(31),
      R => '0'
    );
\m_V_load_5_reg_794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(3),
      Q => m_V_load_5_reg_794(3),
      R => '0'
    );
\m_V_load_5_reg_794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(4),
      Q => m_V_load_5_reg_794(4),
      R => '0'
    );
\m_V_load_5_reg_794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(5),
      Q => m_V_load_5_reg_794(5),
      R => '0'
    );
\m_V_load_5_reg_794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(6),
      Q => m_V_load_5_reg_794(6),
      R => '0'
    );
\m_V_load_5_reg_794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(7),
      Q => m_V_load_5_reg_794(7),
      R => '0'
    );
\m_V_load_5_reg_794_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(8),
      Q => m_V_load_5_reg_794(8),
      R => '0'
    );
\m_V_load_5_reg_794_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => m_V_q0(9),
      Q => m_V_load_5_reg_794(9),
      R => '0'
    );
\m_V_load_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(0),
      Q => m_V_load_reg_721(0),
      R => '0'
    );
\m_V_load_reg_721_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(10),
      Q => m_V_load_reg_721(10),
      R => '0'
    );
\m_V_load_reg_721_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(11),
      Q => m_V_load_reg_721(11),
      R => '0'
    );
\m_V_load_reg_721_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(12),
      Q => m_V_load_reg_721(12),
      R => '0'
    );
\m_V_load_reg_721_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(13),
      Q => m_V_load_reg_721(13),
      R => '0'
    );
\m_V_load_reg_721_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(14),
      Q => m_V_load_reg_721(14),
      R => '0'
    );
\m_V_load_reg_721_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(15),
      Q => m_V_load_reg_721(15),
      R => '0'
    );
\m_V_load_reg_721_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(16),
      Q => m_V_load_reg_721(16),
      R => '0'
    );
\m_V_load_reg_721_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(17),
      Q => m_V_load_reg_721(17),
      R => '0'
    );
\m_V_load_reg_721_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(18),
      Q => m_V_load_reg_721(18),
      R => '0'
    );
\m_V_load_reg_721_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(19),
      Q => m_V_load_reg_721(19),
      R => '0'
    );
\m_V_load_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(1),
      Q => m_V_load_reg_721(1),
      R => '0'
    );
\m_V_load_reg_721_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(20),
      Q => m_V_load_reg_721(20),
      R => '0'
    );
\m_V_load_reg_721_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(21),
      Q => m_V_load_reg_721(21),
      R => '0'
    );
\m_V_load_reg_721_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(22),
      Q => m_V_load_reg_721(22),
      R => '0'
    );
\m_V_load_reg_721_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(23),
      Q => m_V_load_reg_721(23),
      R => '0'
    );
\m_V_load_reg_721_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(24),
      Q => m_V_load_reg_721(24),
      R => '0'
    );
\m_V_load_reg_721_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(25),
      Q => m_V_load_reg_721(25),
      R => '0'
    );
\m_V_load_reg_721_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(26),
      Q => m_V_load_reg_721(26),
      R => '0'
    );
\m_V_load_reg_721_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(27),
      Q => m_V_load_reg_721(27),
      R => '0'
    );
\m_V_load_reg_721_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(28),
      Q => m_V_load_reg_721(28),
      R => '0'
    );
\m_V_load_reg_721_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(29),
      Q => m_V_load_reg_721(29),
      R => '0'
    );
\m_V_load_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(2),
      Q => m_V_load_reg_721(2),
      R => '0'
    );
\m_V_load_reg_721_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(30),
      Q => m_V_load_reg_721(30),
      R => '0'
    );
\m_V_load_reg_721_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(31),
      Q => m_V_load_reg_721(31),
      R => '0'
    );
\m_V_load_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(3),
      Q => m_V_load_reg_721(3),
      R => '0'
    );
\m_V_load_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(4),
      Q => m_V_load_reg_721(4),
      R => '0'
    );
\m_V_load_reg_721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(5),
      Q => m_V_load_reg_721(5),
      R => '0'
    );
\m_V_load_reg_721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(6),
      Q => m_V_load_reg_721(6),
      R => '0'
    );
\m_V_load_reg_721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(7),
      Q => m_V_load_reg_721(7),
      R => '0'
    );
\m_V_load_reg_721_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(8),
      Q => m_V_load_reg_721(8),
      R => '0'
    );
\m_V_load_reg_721_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => m_V_q0(9),
      Q => m_V_load_reg_721(9),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(0),
      Q => max_duty_V_read_reg_766(0),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(10),
      Q => max_duty_V_read_reg_766(10),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(11),
      Q => max_duty_V_read_reg_766(11),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(12),
      Q => max_duty_V_read_reg_766(12),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(13),
      Q => max_duty_V_read_reg_766(13),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(14),
      Q => max_duty_V_read_reg_766(14),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(15),
      Q => max_duty_V_read_reg_766(15),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(16),
      Q => max_duty_V_read_reg_766(16),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(17),
      Q => max_duty_V_read_reg_766(17),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(18),
      Q => max_duty_V_read_reg_766(18),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(19),
      Q => max_duty_V_read_reg_766(19),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(1),
      Q => max_duty_V_read_reg_766(1),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(20),
      Q => max_duty_V_read_reg_766(20),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(21),
      Q => max_duty_V_read_reg_766(21),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(22),
      Q => max_duty_V_read_reg_766(22),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(23),
      Q => max_duty_V_read_reg_766(23),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(24),
      Q => max_duty_V_read_reg_766(24),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(25),
      Q => max_duty_V_read_reg_766(25),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(26),
      Q => max_duty_V_read_reg_766(26),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(27),
      Q => max_duty_V_read_reg_766(27),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(28),
      Q => max_duty_V_read_reg_766(28),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(29),
      Q => max_duty_V_read_reg_766(29),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(2),
      Q => max_duty_V_read_reg_766(2),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(30),
      Q => max_duty_V_read_reg_766(30),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(31),
      Q => max_duty_V_read_reg_766(31),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(3),
      Q => max_duty_V_read_reg_766(3),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(4),
      Q => max_duty_V_read_reg_766(4),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(5),
      Q => max_duty_V_read_reg_766(5),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(6),
      Q => max_duty_V_read_reg_766(6),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(7),
      Q => max_duty_V_read_reg_766(7),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(8),
      Q => max_duty_V_read_reg_766(8),
      R => '0'
    );
\max_duty_V_read_reg_766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => max_duty_V(9),
      Q => max_duty_V_read_reg_766(9),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(0),
      Q => tmp_s_fu_303_p3(31),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(10),
      Q => tmp_s_fu_303_p3(41),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(11),
      Q => tmp_s_fu_303_p3(42),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(12),
      Q => tmp_s_fu_303_p3(43),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(13),
      Q => tmp_s_fu_303_p3(44),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(14),
      Q => tmp_s_fu_303_p3(45),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(15),
      Q => tmp_s_fu_303_p3(46),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(16),
      Q => tmp_s_fu_303_p3(47),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(17),
      Q => tmp_s_fu_303_p3(48),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(18),
      Q => tmp_s_fu_303_p3(49),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(19),
      Q => tmp_s_fu_303_p3(50),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(1),
      Q => tmp_s_fu_303_p3(32),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(20),
      Q => tmp_s_fu_303_p3(51),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(21),
      Q => tmp_s_fu_303_p3(52),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(22),
      Q => tmp_s_fu_303_p3(53),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(23),
      Q => tmp_s_fu_303_p3(54),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(24),
      Q => tmp_s_fu_303_p3(55),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(25),
      Q => tmp_s_fu_303_p3(56),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(26),
      Q => tmp_s_fu_303_p3(57),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(27),
      Q => tmp_s_fu_303_p3(58),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(28),
      Q => tmp_s_fu_303_p3(59),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(29),
      Q => tmp_s_fu_303_p3(60),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(2),
      Q => tmp_s_fu_303_p3(33),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(30),
      Q => tmp_s_fu_303_p3(61),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(31),
      Q => tmp_s_fu_303_p3(62),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(3),
      Q => tmp_s_fu_303_p3(34),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(4),
      Q => tmp_s_fu_303_p3(35),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(5),
      Q => tmp_s_fu_303_p3(36),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(6),
      Q => tmp_s_fu_303_p3(37),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(7),
      Q => tmp_s_fu_303_p3(38),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(8),
      Q => tmp_s_fu_303_p3(39),
      R => '0'
    );
\min_duty_V_read_reg_772_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => min_duty_V(9),
      Q => tmp_s_fu_303_p3(40),
      R => '0'
    );
\out_p_V_load_1_reg_167[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp7_demorgan_fu_676_p6(0),
      I1 => \out_p_V_reg_n_0_[0]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[0]_i_1_n_0\
    );
\out_p_V_load_1_reg_167[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp7_demorgan_fu_676_p6(1),
      I1 => \out_p_V_reg_n_0_[1]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[1]_i_1_n_0\
    );
\out_p_V_load_1_reg_167[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp7_demorgan_fu_676_p6(2),
      I1 => \out_p_V_reg_n_0_[2]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[2]_i_1_n_0\
    );
\out_p_V_load_1_reg_167[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp6_demorgan_cast_fu_660_p1(3),
      I1 => \out_p_V_reg_n_0_[3]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[3]_i_1_n_0\
    );
\out_p_V_load_1_reg_167[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp6_demorgan_cast_fu_660_p1(4),
      I1 => \out_p_V_reg_n_0_[4]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[4]_i_1_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => ap_CS_fsm_state18,
      I2 => tmp_4_fu_608_p2,
      I3 => tmp_fu_603_p2,
      O => out_p_V
    );
\out_p_V_load_1_reg_167[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(29),
      I1 => max_duty_V_read_reg_766(29),
      I2 => accumulator_V(28),
      I3 => max_duty_V_read_reg_766(28),
      O => \out_p_V_load_1_reg_167[5]_i_10_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(1),
      I1 => accumulator_V(1),
      I2 => accumulator_V(0),
      I3 => period_V_read_reg_761(0),
      O => \out_p_V_load_1_reg_167[5]_i_100_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(7),
      I1 => period_V_read_reg_761(7),
      I2 => accumulator_V(6),
      I3 => period_V_read_reg_761(6),
      O => \out_p_V_load_1_reg_167[5]_i_101_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(5),
      I1 => period_V_read_reg_761(5),
      I2 => accumulator_V(4),
      I3 => period_V_read_reg_761(4),
      O => \out_p_V_load_1_reg_167[5]_i_102_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(3),
      I1 => period_V_read_reg_761(3),
      I2 => accumulator_V(2),
      I3 => period_V_read_reg_761(2),
      O => \out_p_V_load_1_reg_167[5]_i_103_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(1),
      I1 => period_V_read_reg_761(1),
      I2 => accumulator_V(0),
      I3 => period_V_read_reg_761(0),
      O => \out_p_V_load_1_reg_167[5]_i_104_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(7),
      I1 => tmp_s_fu_303_p3(38),
      I2 => tmp_s_fu_303_p3(37),
      I3 => accumulator_V(6),
      O => \out_p_V_load_1_reg_167[5]_i_105_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(5),
      I1 => tmp_s_fu_303_p3(36),
      I2 => tmp_s_fu_303_p3(35),
      I3 => accumulator_V(4),
      O => \out_p_V_load_1_reg_167[5]_i_106_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(3),
      I1 => tmp_s_fu_303_p3(34),
      I2 => tmp_s_fu_303_p3(33),
      I3 => accumulator_V(2),
      O => \out_p_V_load_1_reg_167[5]_i_107_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(1),
      I1 => tmp_s_fu_303_p3(32),
      I2 => tmp_s_fu_303_p3(31),
      I3 => accumulator_V(0),
      O => \out_p_V_load_1_reg_167[5]_i_108_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(38),
      I1 => accumulator_V(7),
      I2 => tmp_s_fu_303_p3(37),
      I3 => accumulator_V(6),
      O => \out_p_V_load_1_reg_167[5]_i_109_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(27),
      I1 => max_duty_V_read_reg_766(27),
      I2 => accumulator_V(26),
      I3 => max_duty_V_read_reg_766(26),
      O => \out_p_V_load_1_reg_167[5]_i_11_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(36),
      I1 => accumulator_V(5),
      I2 => tmp_s_fu_303_p3(35),
      I3 => accumulator_V(4),
      O => \out_p_V_load_1_reg_167[5]_i_110_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(34),
      I1 => accumulator_V(3),
      I2 => tmp_s_fu_303_p3(33),
      I3 => accumulator_V(2),
      O => \out_p_V_load_1_reg_167[5]_i_111_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(32),
      I1 => accumulator_V(1),
      I2 => tmp_s_fu_303_p3(31),
      I3 => accumulator_V(0),
      O => \out_p_V_load_1_reg_167[5]_i_112_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(25),
      I1 => max_duty_V_read_reg_766(25),
      I2 => accumulator_V(24),
      I3 => max_duty_V_read_reg_766(24),
      O => \out_p_V_load_1_reg_167[5]_i_12_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(31),
      I1 => accumulator_V(31),
      I2 => max_duty_V_read_reg_766(30),
      I3 => accumulator_V(30),
      O => \out_p_V_load_1_reg_167[5]_i_13_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(29),
      I1 => accumulator_V(29),
      I2 => max_duty_V_read_reg_766(28),
      I3 => accumulator_V(28),
      O => \out_p_V_load_1_reg_167[5]_i_14_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(27),
      I1 => accumulator_V(27),
      I2 => max_duty_V_read_reg_766(26),
      I3 => accumulator_V(26),
      O => \out_p_V_load_1_reg_167[5]_i_15_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(25),
      I1 => accumulator_V(25),
      I2 => max_duty_V_read_reg_766(24),
      I3 => accumulator_V(24),
      O => \out_p_V_load_1_reg_167[5]_i_16_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(31),
      I1 => accumulator_V(31),
      I2 => accumulator_V(30),
      I3 => period_V_read_reg_761(30),
      O => \out_p_V_load_1_reg_167[5]_i_18_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(29),
      I1 => accumulator_V(29),
      I2 => accumulator_V(28),
      I3 => period_V_read_reg_761(28),
      O => \out_p_V_load_1_reg_167[5]_i_19_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEEA"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => ap_CS_fsm_state18,
      I2 => tmp_fu_603_p2,
      I3 => tmp_6_fu_613_p2,
      I4 => tmp_4_fu_608_p2,
      O => \out_p_V_load_1_reg_167[5]_i_2_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(27),
      I1 => accumulator_V(27),
      I2 => accumulator_V(26),
      I3 => period_V_read_reg_761(26),
      O => \out_p_V_load_1_reg_167[5]_i_20_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(25),
      I1 => accumulator_V(25),
      I2 => accumulator_V(24),
      I3 => period_V_read_reg_761(24),
      O => \out_p_V_load_1_reg_167[5]_i_21_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(31),
      I1 => period_V_read_reg_761(31),
      I2 => accumulator_V(30),
      I3 => period_V_read_reg_761(30),
      O => \out_p_V_load_1_reg_167[5]_i_22_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(29),
      I1 => period_V_read_reg_761(29),
      I2 => accumulator_V(28),
      I3 => period_V_read_reg_761(28),
      O => \out_p_V_load_1_reg_167[5]_i_23_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(27),
      I1 => period_V_read_reg_761(27),
      I2 => accumulator_V(26),
      I3 => period_V_read_reg_761(26),
      O => \out_p_V_load_1_reg_167[5]_i_24_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(25),
      I1 => period_V_read_reg_761(25),
      I2 => accumulator_V(24),
      I3 => period_V_read_reg_761(24),
      O => \out_p_V_load_1_reg_167[5]_i_25_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(31),
      I1 => tmp_s_fu_303_p3(62),
      I2 => tmp_s_fu_303_p3(61),
      I3 => accumulator_V(30),
      O => \out_p_V_load_1_reg_167[5]_i_27_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(29),
      I1 => tmp_s_fu_303_p3(60),
      I2 => tmp_s_fu_303_p3(59),
      I3 => accumulator_V(28),
      O => \out_p_V_load_1_reg_167[5]_i_28_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(27),
      I1 => tmp_s_fu_303_p3(58),
      I2 => tmp_s_fu_303_p3(57),
      I3 => accumulator_V(26),
      O => \out_p_V_load_1_reg_167[5]_i_29_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp7_demorgan_fu_676_p6(5),
      I1 => \out_p_V_reg_n_0_[5]\,
      I2 => \out_p_V_load_1_reg_167[5]_i_7_n_0\,
      O => \out_p_V_load_1_reg_167[5]_i_3_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(25),
      I1 => tmp_s_fu_303_p3(56),
      I2 => tmp_s_fu_303_p3(55),
      I3 => accumulator_V(24),
      O => \out_p_V_load_1_reg_167[5]_i_30_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(62),
      I1 => accumulator_V(31),
      I2 => tmp_s_fu_303_p3(61),
      I3 => accumulator_V(30),
      O => \out_p_V_load_1_reg_167[5]_i_31_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(60),
      I1 => accumulator_V(29),
      I2 => tmp_s_fu_303_p3(59),
      I3 => accumulator_V(28),
      O => \out_p_V_load_1_reg_167[5]_i_32_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(58),
      I1 => accumulator_V(27),
      I2 => tmp_s_fu_303_p3(57),
      I3 => accumulator_V(26),
      O => \out_p_V_load_1_reg_167[5]_i_33_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(56),
      I1 => accumulator_V(25),
      I2 => tmp_s_fu_303_p3(55),
      I3 => accumulator_V(24),
      O => \out_p_V_load_1_reg_167[5]_i_34_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(23),
      I1 => max_duty_V_read_reg_766(23),
      I2 => accumulator_V(22),
      I3 => max_duty_V_read_reg_766(22),
      O => \out_p_V_load_1_reg_167[5]_i_36_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(21),
      I1 => max_duty_V_read_reg_766(21),
      I2 => accumulator_V(20),
      I3 => max_duty_V_read_reg_766(20),
      O => \out_p_V_load_1_reg_167[5]_i_37_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(19),
      I1 => max_duty_V_read_reg_766(19),
      I2 => accumulator_V(18),
      I3 => max_duty_V_read_reg_766(18),
      O => \out_p_V_load_1_reg_167[5]_i_38_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(17),
      I1 => max_duty_V_read_reg_766(17),
      I2 => accumulator_V(16),
      I3 => max_duty_V_read_reg_766(16),
      O => \out_p_V_load_1_reg_167[5]_i_39_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(23),
      I1 => accumulator_V(23),
      I2 => max_duty_V_read_reg_766(22),
      I3 => accumulator_V(22),
      O => \out_p_V_load_1_reg_167[5]_i_40_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(21),
      I1 => accumulator_V(21),
      I2 => max_duty_V_read_reg_766(20),
      I3 => accumulator_V(20),
      O => \out_p_V_load_1_reg_167[5]_i_41_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(19),
      I1 => accumulator_V(19),
      I2 => max_duty_V_read_reg_766(18),
      I3 => accumulator_V(18),
      O => \out_p_V_load_1_reg_167[5]_i_42_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(17),
      I1 => accumulator_V(17),
      I2 => max_duty_V_read_reg_766(16),
      I3 => accumulator_V(16),
      O => \out_p_V_load_1_reg_167[5]_i_43_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(23),
      I1 => accumulator_V(23),
      I2 => accumulator_V(22),
      I3 => period_V_read_reg_761(22),
      O => \out_p_V_load_1_reg_167[5]_i_45_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(21),
      I1 => accumulator_V(21),
      I2 => accumulator_V(20),
      I3 => period_V_read_reg_761(20),
      O => \out_p_V_load_1_reg_167[5]_i_46_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(19),
      I1 => accumulator_V(19),
      I2 => accumulator_V(18),
      I3 => period_V_read_reg_761(18),
      O => \out_p_V_load_1_reg_167[5]_i_47_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(17),
      I1 => accumulator_V(17),
      I2 => accumulator_V(16),
      I3 => period_V_read_reg_761(16),
      O => \out_p_V_load_1_reg_167[5]_i_48_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(23),
      I1 => period_V_read_reg_761(23),
      I2 => accumulator_V(22),
      I3 => period_V_read_reg_761(22),
      O => \out_p_V_load_1_reg_167[5]_i_49_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(21),
      I1 => period_V_read_reg_761(21),
      I2 => accumulator_V(20),
      I3 => period_V_read_reg_761(20),
      O => \out_p_V_load_1_reg_167[5]_i_50_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(19),
      I1 => period_V_read_reg_761(19),
      I2 => accumulator_V(18),
      I3 => period_V_read_reg_761(18),
      O => \out_p_V_load_1_reg_167[5]_i_51_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(17),
      I1 => period_V_read_reg_761(17),
      I2 => accumulator_V(16),
      I3 => period_V_read_reg_761(16),
      O => \out_p_V_load_1_reg_167[5]_i_52_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(23),
      I1 => tmp_s_fu_303_p3(54),
      I2 => tmp_s_fu_303_p3(53),
      I3 => accumulator_V(22),
      O => \out_p_V_load_1_reg_167[5]_i_54_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(21),
      I1 => tmp_s_fu_303_p3(52),
      I2 => tmp_s_fu_303_p3(51),
      I3 => accumulator_V(20),
      O => \out_p_V_load_1_reg_167[5]_i_55_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(19),
      I1 => tmp_s_fu_303_p3(50),
      I2 => tmp_s_fu_303_p3(49),
      I3 => accumulator_V(18),
      O => \out_p_V_load_1_reg_167[5]_i_56_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(17),
      I1 => tmp_s_fu_303_p3(48),
      I2 => tmp_s_fu_303_p3(47),
      I3 => accumulator_V(16),
      O => \out_p_V_load_1_reg_167[5]_i_57_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(54),
      I1 => accumulator_V(23),
      I2 => tmp_s_fu_303_p3(53),
      I3 => accumulator_V(22),
      O => \out_p_V_load_1_reg_167[5]_i_58_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(52),
      I1 => accumulator_V(21),
      I2 => tmp_s_fu_303_p3(51),
      I3 => accumulator_V(20),
      O => \out_p_V_load_1_reg_167[5]_i_59_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(50),
      I1 => accumulator_V(19),
      I2 => tmp_s_fu_303_p3(49),
      I3 => accumulator_V(18),
      O => \out_p_V_load_1_reg_167[5]_i_60_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(48),
      I1 => accumulator_V(17),
      I2 => tmp_s_fu_303_p3(47),
      I3 => accumulator_V(16),
      O => \out_p_V_load_1_reg_167[5]_i_61_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(15),
      I1 => max_duty_V_read_reg_766(15),
      I2 => accumulator_V(14),
      I3 => max_duty_V_read_reg_766(14),
      O => \out_p_V_load_1_reg_167[5]_i_63_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(13),
      I1 => max_duty_V_read_reg_766(13),
      I2 => accumulator_V(12),
      I3 => max_duty_V_read_reg_766(12),
      O => \out_p_V_load_1_reg_167[5]_i_64_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(11),
      I1 => max_duty_V_read_reg_766(11),
      I2 => accumulator_V(10),
      I3 => max_duty_V_read_reg_766(10),
      O => \out_p_V_load_1_reg_167[5]_i_65_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(9),
      I1 => max_duty_V_read_reg_766(9),
      I2 => accumulator_V(8),
      I3 => max_duty_V_read_reg_766(8),
      O => \out_p_V_load_1_reg_167[5]_i_66_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(15),
      I1 => accumulator_V(15),
      I2 => max_duty_V_read_reg_766(14),
      I3 => accumulator_V(14),
      O => \out_p_V_load_1_reg_167[5]_i_67_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(13),
      I1 => accumulator_V(13),
      I2 => max_duty_V_read_reg_766(12),
      I3 => accumulator_V(12),
      O => \out_p_V_load_1_reg_167[5]_i_68_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(11),
      I1 => accumulator_V(11),
      I2 => max_duty_V_read_reg_766(10),
      I3 => accumulator_V(10),
      O => \out_p_V_load_1_reg_167[5]_i_69_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F400"
    )
        port map (
      I0 => tmp_4_fu_608_p2,
      I1 => tmp_6_fu_613_p2,
      I2 => tmp_fu_603_p2,
      I3 => ap_CS_fsm_state18,
      I4 => ap_CS_fsm_state20,
      O => \out_p_V_load_1_reg_167[5]_i_7_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(9),
      I1 => accumulator_V(9),
      I2 => max_duty_V_read_reg_766(8),
      I3 => accumulator_V(8),
      O => \out_p_V_load_1_reg_167[5]_i_70_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(15),
      I1 => accumulator_V(15),
      I2 => accumulator_V(14),
      I3 => period_V_read_reg_761(14),
      O => \out_p_V_load_1_reg_167[5]_i_72_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(13),
      I1 => accumulator_V(13),
      I2 => accumulator_V(12),
      I3 => period_V_read_reg_761(12),
      O => \out_p_V_load_1_reg_167[5]_i_73_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(11),
      I1 => accumulator_V(11),
      I2 => accumulator_V(10),
      I3 => period_V_read_reg_761(10),
      O => \out_p_V_load_1_reg_167[5]_i_74_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(9),
      I1 => accumulator_V(9),
      I2 => accumulator_V(8),
      I3 => period_V_read_reg_761(8),
      O => \out_p_V_load_1_reg_167[5]_i_75_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(15),
      I1 => period_V_read_reg_761(15),
      I2 => accumulator_V(14),
      I3 => period_V_read_reg_761(14),
      O => \out_p_V_load_1_reg_167[5]_i_76_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(13),
      I1 => period_V_read_reg_761(13),
      I2 => accumulator_V(12),
      I3 => period_V_read_reg_761(12),
      O => \out_p_V_load_1_reg_167[5]_i_77_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(11),
      I1 => period_V_read_reg_761(11),
      I2 => accumulator_V(10),
      I3 => period_V_read_reg_761(10),
      O => \out_p_V_load_1_reg_167[5]_i_78_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V(9),
      I1 => period_V_read_reg_761(9),
      I2 => accumulator_V(8),
      I3 => period_V_read_reg_761(8),
      O => \out_p_V_load_1_reg_167[5]_i_79_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(15),
      I1 => tmp_s_fu_303_p3(46),
      I2 => tmp_s_fu_303_p3(45),
      I3 => accumulator_V(14),
      O => \out_p_V_load_1_reg_167[5]_i_81_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(13),
      I1 => tmp_s_fu_303_p3(44),
      I2 => tmp_s_fu_303_p3(43),
      I3 => accumulator_V(12),
      O => \out_p_V_load_1_reg_167[5]_i_82_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(11),
      I1 => tmp_s_fu_303_p3(42),
      I2 => tmp_s_fu_303_p3(41),
      I3 => accumulator_V(10),
      O => \out_p_V_load_1_reg_167[5]_i_83_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => accumulator_V(9),
      I1 => tmp_s_fu_303_p3(40),
      I2 => tmp_s_fu_303_p3(39),
      I3 => accumulator_V(8),
      O => \out_p_V_load_1_reg_167[5]_i_84_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(46),
      I1 => accumulator_V(15),
      I2 => tmp_s_fu_303_p3(45),
      I3 => accumulator_V(14),
      O => \out_p_V_load_1_reg_167[5]_i_85_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(44),
      I1 => accumulator_V(13),
      I2 => tmp_s_fu_303_p3(43),
      I3 => accumulator_V(12),
      O => \out_p_V_load_1_reg_167[5]_i_86_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(42),
      I1 => accumulator_V(11),
      I2 => tmp_s_fu_303_p3(41),
      I3 => accumulator_V(10),
      O => \out_p_V_load_1_reg_167[5]_i_87_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_fu_303_p3(40),
      I1 => accumulator_V(9),
      I2 => tmp_s_fu_303_p3(39),
      I3 => accumulator_V(8),
      O => \out_p_V_load_1_reg_167[5]_i_88_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(7),
      I1 => max_duty_V_read_reg_766(7),
      I2 => accumulator_V(6),
      I3 => max_duty_V_read_reg_766(6),
      O => \out_p_V_load_1_reg_167[5]_i_89_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(31),
      I1 => max_duty_V_read_reg_766(31),
      I2 => accumulator_V(30),
      I3 => max_duty_V_read_reg_766(30),
      O => \out_p_V_load_1_reg_167[5]_i_9_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(5),
      I1 => max_duty_V_read_reg_766(5),
      I2 => accumulator_V(4),
      I3 => max_duty_V_read_reg_766(4),
      O => \out_p_V_load_1_reg_167[5]_i_90_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(3),
      I1 => max_duty_V_read_reg_766(3),
      I2 => accumulator_V(2),
      I3 => max_duty_V_read_reg_766(2),
      O => \out_p_V_load_1_reg_167[5]_i_91_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V(1),
      I1 => max_duty_V_read_reg_766(1),
      I2 => accumulator_V(0),
      I3 => max_duty_V_read_reg_766(0),
      O => \out_p_V_load_1_reg_167[5]_i_92_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(7),
      I1 => accumulator_V(7),
      I2 => max_duty_V_read_reg_766(6),
      I3 => accumulator_V(6),
      O => \out_p_V_load_1_reg_167[5]_i_93_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(5),
      I1 => accumulator_V(5),
      I2 => max_duty_V_read_reg_766(4),
      I3 => accumulator_V(4),
      O => \out_p_V_load_1_reg_167[5]_i_94_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(3),
      I1 => accumulator_V(3),
      I2 => max_duty_V_read_reg_766(2),
      I3 => accumulator_V(2),
      O => \out_p_V_load_1_reg_167[5]_i_95_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => max_duty_V_read_reg_766(1),
      I1 => accumulator_V(1),
      I2 => max_duty_V_read_reg_766(0),
      I3 => accumulator_V(0),
      O => \out_p_V_load_1_reg_167[5]_i_96_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(7),
      I1 => accumulator_V(7),
      I2 => accumulator_V(6),
      I3 => period_V_read_reg_761(6),
      O => \out_p_V_load_1_reg_167[5]_i_97_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(5),
      I1 => accumulator_V(5),
      I2 => accumulator_V(4),
      I3 => period_V_read_reg_761(4),
      O => \out_p_V_load_1_reg_167[5]_i_98_n_0\
    );
\out_p_V_load_1_reg_167[5]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => period_V_read_reg_761(3),
      I1 => accumulator_V(3),
      I2 => accumulator_V(2),
      I3 => period_V_read_reg_761(2),
      O => \out_p_V_load_1_reg_167[5]_i_99_n_0\
    );
\out_p_V_load_1_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[0]_i_1_n_0\,
      Q => out_V(0),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[1]_i_1_n_0\,
      Q => out_V(1),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[2]_i_1_n_0\,
      Q => out_V(2),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[3]_i_1_n_0\,
      Q => out_V(3),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[4]_i_1_n_0\,
      Q => out_V(4),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[5]_i_3_n_0\,
      Q => out_V(5),
      R => out_p_V
    );
\out_p_V_load_1_reg_167_reg[5]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_44_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_17_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_17_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_17_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_45_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_46_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_47_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_48_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_49_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_50_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_51_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_52_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_53_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_26_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_26_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_26_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_54_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_55_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_56_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_57_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_58_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_59_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_60_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_61_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_62_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_35_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_35_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_35_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_63_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_64_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_65_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_66_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_67_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_68_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_69_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_70_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_8_n_0\,
      CO(3) => tmp_4_fu_608_p2,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_4_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_4_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_9_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_10_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_11_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_12_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_13_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_14_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_15_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_16_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_71_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_44_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_44_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_44_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_72_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_73_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_74_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_75_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_76_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_77_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_78_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_79_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_17_n_0\,
      CO(3) => tmp_fu_603_p2,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_5_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_5_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_18_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_19_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_20_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_21_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_22_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_23_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_24_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_25_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_80_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_53_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_53_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_53_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_81_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_82_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_83_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_84_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_85_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_86_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_87_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_88_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_26_n_0\,
      CO(3) => tmp_6_fu_613_p2,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_6_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_6_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_27_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_28_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_29_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_30_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_31_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_32_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_33_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_34_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_62_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_62_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_62_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_89_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_90_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_91_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_92_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_93_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_94_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_95_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_96_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_71_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_71_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_71_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_97_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_98_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_99_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_100_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_101_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_102_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_103_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_104_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_p_V_load_1_reg_167_reg[5]_i_35_n_0\,
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_8_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_8_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_8_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_36_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_37_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_38_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_39_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_40_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_41_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_42_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_43_n_0\
    );
\out_p_V_load_1_reg_167_reg[5]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_p_V_load_1_reg_167_reg[5]_i_80_n_0\,
      CO(2) => \out_p_V_load_1_reg_167_reg[5]_i_80_n_1\,
      CO(1) => \out_p_V_load_1_reg_167_reg[5]_i_80_n_2\,
      CO(0) => \out_p_V_load_1_reg_167_reg[5]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \out_p_V_load_1_reg_167[5]_i_105_n_0\,
      DI(2) => \out_p_V_load_1_reg_167[5]_i_106_n_0\,
      DI(1) => \out_p_V_load_1_reg_167[5]_i_107_n_0\,
      DI(0) => \out_p_V_load_1_reg_167[5]_i_108_n_0\,
      O(3 downto 0) => \NLW_out_p_V_load_1_reg_167_reg[5]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_p_V_load_1_reg_167[5]_i_109_n_0\,
      S(2) => \out_p_V_load_1_reg_167[5]_i_110_n_0\,
      S(1) => \out_p_V_load_1_reg_167[5]_i_111_n_0\,
      S(0) => \out_p_V_load_1_reg_167[5]_i_112_n_0\
    );
\out_p_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[0]_i_1_n_0\,
      Q => \out_p_V_reg_n_0_[0]\,
      R => out_p_V
    );
\out_p_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[1]_i_1_n_0\,
      Q => \out_p_V_reg_n_0_[1]\,
      R => out_p_V
    );
\out_p_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[2]_i_1_n_0\,
      Q => \out_p_V_reg_n_0_[2]\,
      R => out_p_V
    );
\out_p_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[3]_i_1_n_0\,
      Q => \out_p_V_reg_n_0_[3]\,
      R => out_p_V
    );
\out_p_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[4]_i_1_n_0\,
      Q => \out_p_V_reg_n_0_[4]\,
      R => out_p_V
    );
\out_p_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \out_p_V_load_1_reg_167[5]_i_2_n_0\,
      D => \out_p_V_load_1_reg_167[5]_i_3_n_0\,
      Q => \out_p_V_reg_n_0_[5]\,
      R => out_p_V
    );
\p_Val2_1_reg_849_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(31),
      Q => p_Val2_1_reg_849(31),
      R => '0'
    );
\p_Val2_1_reg_849_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(32),
      Q => p_Val2_1_reg_849(32),
      R => '0'
    );
\p_Val2_1_reg_849_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(33),
      Q => p_Val2_1_reg_849(33),
      R => '0'
    );
\p_Val2_1_reg_849_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(34),
      Q => p_Val2_1_reg_849(34),
      R => '0'
    );
\p_Val2_1_reg_849_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(35),
      Q => p_Val2_1_reg_849(35),
      R => '0'
    );
\p_Val2_1_reg_849_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(36),
      Q => p_Val2_1_reg_849(36),
      R => '0'
    );
\p_Val2_1_reg_849_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(37),
      Q => p_Val2_1_reg_849(37),
      R => '0'
    );
\p_Val2_1_reg_849_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(38),
      Q => p_Val2_1_reg_849(38),
      R => '0'
    );
\p_Val2_1_reg_849_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(39),
      Q => p_Val2_1_reg_849(39),
      R => '0'
    );
\p_Val2_1_reg_849_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(40),
      Q => p_Val2_1_reg_849(40),
      R => '0'
    );
\p_Val2_1_reg_849_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(41),
      Q => p_Val2_1_reg_849(41),
      R => '0'
    );
\p_Val2_1_reg_849_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(42),
      Q => p_Val2_1_reg_849(42),
      R => '0'
    );
\p_Val2_1_reg_849_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(43),
      Q => p_Val2_1_reg_849(43),
      R => '0'
    );
\p_Val2_1_reg_849_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(44),
      Q => p_Val2_1_reg_849(44),
      R => '0'
    );
\p_Val2_1_reg_849_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(45),
      Q => p_Val2_1_reg_849(45),
      R => '0'
    );
\p_Val2_1_reg_849_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(46),
      Q => p_Val2_1_reg_849(46),
      R => '0'
    );
\p_Val2_1_reg_849_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(47),
      Q => p_Val2_1_reg_849(47),
      R => '0'
    );
\p_Val2_1_reg_849_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(48),
      Q => p_Val2_1_reg_849(48),
      R => '0'
    );
\p_Val2_1_reg_849_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(49),
      Q => p_Val2_1_reg_849(49),
      R => '0'
    );
\p_Val2_1_reg_849_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(50),
      Q => p_Val2_1_reg_849(50),
      R => '0'
    );
\p_Val2_1_reg_849_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(51),
      Q => p_Val2_1_reg_849(51),
      R => '0'
    );
\p_Val2_1_reg_849_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(52),
      Q => p_Val2_1_reg_849(52),
      R => '0'
    );
\p_Val2_1_reg_849_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(53),
      Q => p_Val2_1_reg_849(53),
      R => '0'
    );
\p_Val2_1_reg_849_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(54),
      Q => p_Val2_1_reg_849(54),
      R => '0'
    );
\p_Val2_1_reg_849_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(55),
      Q => p_Val2_1_reg_849(55),
      R => '0'
    );
\p_Val2_1_reg_849_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(56),
      Q => p_Val2_1_reg_849(56),
      R => '0'
    );
\p_Val2_1_reg_849_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(57),
      Q => p_Val2_1_reg_849(57),
      R => '0'
    );
\p_Val2_1_reg_849_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(58),
      Q => p_Val2_1_reg_849(58),
      R => '0'
    );
\p_Val2_1_reg_849_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(59),
      Q => p_Val2_1_reg_849(59),
      R => '0'
    );
\p_Val2_1_reg_849_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(60),
      Q => p_Val2_1_reg_849(60),
      R => '0'
    );
\p_Val2_1_reg_849_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(61),
      Q => p_Val2_1_reg_849(61),
      R => '0'
    );
\p_Val2_1_reg_849_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(62),
      Q => p_Val2_1_reg_849(62),
      R => '0'
    );
\p_Val2_1_reg_849_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(63),
      Q => p_Val2_1_reg_849(63),
      R => '0'
    );
\p_Val2_1_reg_849_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(64),
      Q => p_Val2_1_reg_849(64),
      R => '0'
    );
\p_Val2_2_reg_859_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(31),
      Q => p_Val2_2_reg_859(31),
      R => '0'
    );
\p_Val2_2_reg_859_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(32),
      Q => p_Val2_2_reg_859(32),
      R => '0'
    );
\p_Val2_2_reg_859_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(33),
      Q => p_Val2_2_reg_859(33),
      R => '0'
    );
\p_Val2_2_reg_859_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(34),
      Q => p_Val2_2_reg_859(34),
      R => '0'
    );
\p_Val2_2_reg_859_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(35),
      Q => p_Val2_2_reg_859(35),
      R => '0'
    );
\p_Val2_2_reg_859_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(36),
      Q => p_Val2_2_reg_859(36),
      R => '0'
    );
\p_Val2_2_reg_859_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(37),
      Q => p_Val2_2_reg_859(37),
      R => '0'
    );
\p_Val2_2_reg_859_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(38),
      Q => p_Val2_2_reg_859(38),
      R => '0'
    );
\p_Val2_2_reg_859_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(39),
      Q => p_Val2_2_reg_859(39),
      R => '0'
    );
\p_Val2_2_reg_859_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(40),
      Q => p_Val2_2_reg_859(40),
      R => '0'
    );
\p_Val2_2_reg_859_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(41),
      Q => p_Val2_2_reg_859(41),
      R => '0'
    );
\p_Val2_2_reg_859_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(42),
      Q => p_Val2_2_reg_859(42),
      R => '0'
    );
\p_Val2_2_reg_859_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(43),
      Q => p_Val2_2_reg_859(43),
      R => '0'
    );
\p_Val2_2_reg_859_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(44),
      Q => p_Val2_2_reg_859(44),
      R => '0'
    );
\p_Val2_2_reg_859_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(45),
      Q => p_Val2_2_reg_859(45),
      R => '0'
    );
\p_Val2_2_reg_859_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(46),
      Q => p_Val2_2_reg_859(46),
      R => '0'
    );
\p_Val2_2_reg_859_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(47),
      Q => p_Val2_2_reg_859(47),
      R => '0'
    );
\p_Val2_2_reg_859_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(48),
      Q => p_Val2_2_reg_859(48),
      R => '0'
    );
\p_Val2_2_reg_859_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(49),
      Q => p_Val2_2_reg_859(49),
      R => '0'
    );
\p_Val2_2_reg_859_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(50),
      Q => p_Val2_2_reg_859(50),
      R => '0'
    );
\p_Val2_2_reg_859_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(51),
      Q => p_Val2_2_reg_859(51),
      R => '0'
    );
\p_Val2_2_reg_859_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(52),
      Q => p_Val2_2_reg_859(52),
      R => '0'
    );
\p_Val2_2_reg_859_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(53),
      Q => p_Val2_2_reg_859(53),
      R => '0'
    );
\p_Val2_2_reg_859_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(54),
      Q => p_Val2_2_reg_859(54),
      R => '0'
    );
\p_Val2_2_reg_859_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(55),
      Q => p_Val2_2_reg_859(55),
      R => '0'
    );
\p_Val2_2_reg_859_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(56),
      Q => p_Val2_2_reg_859(56),
      R => '0'
    );
\p_Val2_2_reg_859_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(57),
      Q => p_Val2_2_reg_859(57),
      R => '0'
    );
\p_Val2_2_reg_859_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(58),
      Q => p_Val2_2_reg_859(58),
      R => '0'
    );
\p_Val2_2_reg_859_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(59),
      Q => p_Val2_2_reg_859(59),
      R => '0'
    );
\p_Val2_2_reg_859_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(60),
      Q => p_Val2_2_reg_859(60),
      R => '0'
    );
\p_Val2_2_reg_859_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(61),
      Q => p_Val2_2_reg_859(61),
      R => '0'
    );
\p_Val2_2_reg_859_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(62),
      Q => p_Val2_2_reg_859(62),
      R => '0'
    );
\p_Val2_2_reg_859_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(63),
      Q => p_Val2_2_reg_859(63),
      R => '0'
    );
\p_Val2_2_reg_859_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(64),
      Q => p_Val2_2_reg_859(64),
      R => '0'
    );
\p_Val2_3_reg_869_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(31),
      Q => p_Val2_3_reg_869(31),
      R => '0'
    );
\p_Val2_3_reg_869_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(32),
      Q => p_Val2_3_reg_869(32),
      R => '0'
    );
\p_Val2_3_reg_869_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(33),
      Q => p_Val2_3_reg_869(33),
      R => '0'
    );
\p_Val2_3_reg_869_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(34),
      Q => p_Val2_3_reg_869(34),
      R => '0'
    );
\p_Val2_3_reg_869_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(35),
      Q => p_Val2_3_reg_869(35),
      R => '0'
    );
\p_Val2_3_reg_869_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(36),
      Q => p_Val2_3_reg_869(36),
      R => '0'
    );
\p_Val2_3_reg_869_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(37),
      Q => p_Val2_3_reg_869(37),
      R => '0'
    );
\p_Val2_3_reg_869_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(38),
      Q => p_Val2_3_reg_869(38),
      R => '0'
    );
\p_Val2_3_reg_869_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(39),
      Q => p_Val2_3_reg_869(39),
      R => '0'
    );
\p_Val2_3_reg_869_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(40),
      Q => p_Val2_3_reg_869(40),
      R => '0'
    );
\p_Val2_3_reg_869_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(41),
      Q => p_Val2_3_reg_869(41),
      R => '0'
    );
\p_Val2_3_reg_869_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(42),
      Q => p_Val2_3_reg_869(42),
      R => '0'
    );
\p_Val2_3_reg_869_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(43),
      Q => p_Val2_3_reg_869(43),
      R => '0'
    );
\p_Val2_3_reg_869_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(44),
      Q => p_Val2_3_reg_869(44),
      R => '0'
    );
\p_Val2_3_reg_869_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(45),
      Q => p_Val2_3_reg_869(45),
      R => '0'
    );
\p_Val2_3_reg_869_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(46),
      Q => p_Val2_3_reg_869(46),
      R => '0'
    );
\p_Val2_3_reg_869_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(47),
      Q => p_Val2_3_reg_869(47),
      R => '0'
    );
\p_Val2_3_reg_869_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(48),
      Q => p_Val2_3_reg_869(48),
      R => '0'
    );
\p_Val2_3_reg_869_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(49),
      Q => p_Val2_3_reg_869(49),
      R => '0'
    );
\p_Val2_3_reg_869_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(50),
      Q => p_Val2_3_reg_869(50),
      R => '0'
    );
\p_Val2_3_reg_869_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(51),
      Q => p_Val2_3_reg_869(51),
      R => '0'
    );
\p_Val2_3_reg_869_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(52),
      Q => p_Val2_3_reg_869(52),
      R => '0'
    );
\p_Val2_3_reg_869_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(53),
      Q => p_Val2_3_reg_869(53),
      R => '0'
    );
\p_Val2_3_reg_869_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(54),
      Q => p_Val2_3_reg_869(54),
      R => '0'
    );
\p_Val2_3_reg_869_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(55),
      Q => p_Val2_3_reg_869(55),
      R => '0'
    );
\p_Val2_3_reg_869_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(56),
      Q => p_Val2_3_reg_869(56),
      R => '0'
    );
\p_Val2_3_reg_869_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(57),
      Q => p_Val2_3_reg_869(57),
      R => '0'
    );
\p_Val2_3_reg_869_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(58),
      Q => p_Val2_3_reg_869(58),
      R => '0'
    );
\p_Val2_3_reg_869_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(59),
      Q => p_Val2_3_reg_869(59),
      R => '0'
    );
\p_Val2_3_reg_869_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(60),
      Q => p_Val2_3_reg_869(60),
      R => '0'
    );
\p_Val2_3_reg_869_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(61),
      Q => p_Val2_3_reg_869(61),
      R => '0'
    );
\p_Val2_3_reg_869_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(62),
      Q => p_Val2_3_reg_869(62),
      R => '0'
    );
\p_Val2_3_reg_869_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(63),
      Q => p_Val2_3_reg_869(63),
      R => '0'
    );
\p_Val2_3_reg_869_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(64),
      Q => p_Val2_3_reg_869(64),
      R => '0'
    );
\p_Val2_4_reg_879_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(31),
      Q => p_Val2_4_reg_879(31),
      R => '0'
    );
\p_Val2_4_reg_879_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(32),
      Q => p_Val2_4_reg_879(32),
      R => '0'
    );
\p_Val2_4_reg_879_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(33),
      Q => p_Val2_4_reg_879(33),
      R => '0'
    );
\p_Val2_4_reg_879_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(34),
      Q => p_Val2_4_reg_879(34),
      R => '0'
    );
\p_Val2_4_reg_879_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(35),
      Q => p_Val2_4_reg_879(35),
      R => '0'
    );
\p_Val2_4_reg_879_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(36),
      Q => p_Val2_4_reg_879(36),
      R => '0'
    );
\p_Val2_4_reg_879_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(37),
      Q => p_Val2_4_reg_879(37),
      R => '0'
    );
\p_Val2_4_reg_879_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(38),
      Q => p_Val2_4_reg_879(38),
      R => '0'
    );
\p_Val2_4_reg_879_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(39),
      Q => p_Val2_4_reg_879(39),
      R => '0'
    );
\p_Val2_4_reg_879_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(40),
      Q => p_Val2_4_reg_879(40),
      R => '0'
    );
\p_Val2_4_reg_879_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(41),
      Q => p_Val2_4_reg_879(41),
      R => '0'
    );
\p_Val2_4_reg_879_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(42),
      Q => p_Val2_4_reg_879(42),
      R => '0'
    );
\p_Val2_4_reg_879_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(43),
      Q => p_Val2_4_reg_879(43),
      R => '0'
    );
\p_Val2_4_reg_879_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(44),
      Q => p_Val2_4_reg_879(44),
      R => '0'
    );
\p_Val2_4_reg_879_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(45),
      Q => p_Val2_4_reg_879(45),
      R => '0'
    );
\p_Val2_4_reg_879_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(46),
      Q => p_Val2_4_reg_879(46),
      R => '0'
    );
\p_Val2_4_reg_879_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(47),
      Q => p_Val2_4_reg_879(47),
      R => '0'
    );
\p_Val2_4_reg_879_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(48),
      Q => p_Val2_4_reg_879(48),
      R => '0'
    );
\p_Val2_4_reg_879_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(49),
      Q => p_Val2_4_reg_879(49),
      R => '0'
    );
\p_Val2_4_reg_879_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(50),
      Q => p_Val2_4_reg_879(50),
      R => '0'
    );
\p_Val2_4_reg_879_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(51),
      Q => p_Val2_4_reg_879(51),
      R => '0'
    );
\p_Val2_4_reg_879_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(52),
      Q => p_Val2_4_reg_879(52),
      R => '0'
    );
\p_Val2_4_reg_879_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(53),
      Q => p_Val2_4_reg_879(53),
      R => '0'
    );
\p_Val2_4_reg_879_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(54),
      Q => p_Val2_4_reg_879(54),
      R => '0'
    );
\p_Val2_4_reg_879_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(55),
      Q => p_Val2_4_reg_879(55),
      R => '0'
    );
\p_Val2_4_reg_879_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(56),
      Q => p_Val2_4_reg_879(56),
      R => '0'
    );
\p_Val2_4_reg_879_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(57),
      Q => p_Val2_4_reg_879(57),
      R => '0'
    );
\p_Val2_4_reg_879_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(58),
      Q => p_Val2_4_reg_879(58),
      R => '0'
    );
\p_Val2_4_reg_879_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(59),
      Q => p_Val2_4_reg_879(59),
      R => '0'
    );
\p_Val2_4_reg_879_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(60),
      Q => p_Val2_4_reg_879(60),
      R => '0'
    );
\p_Val2_4_reg_879_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(61),
      Q => p_Val2_4_reg_879(61),
      R => '0'
    );
\p_Val2_4_reg_879_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(62),
      Q => p_Val2_4_reg_879(62),
      R => '0'
    );
\p_Val2_4_reg_879_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(63),
      Q => p_Val2_4_reg_879(63),
      R => '0'
    );
\p_Val2_4_reg_879_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(64),
      Q => p_Val2_4_reg_879(64),
      R => '0'
    );
\p_Val2_5_reg_889_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(31),
      Q => p_Val2_5_reg_889(31),
      R => '0'
    );
\p_Val2_5_reg_889_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(32),
      Q => p_Val2_5_reg_889(32),
      R => '0'
    );
\p_Val2_5_reg_889_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(33),
      Q => p_Val2_5_reg_889(33),
      R => '0'
    );
\p_Val2_5_reg_889_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(34),
      Q => p_Val2_5_reg_889(34),
      R => '0'
    );
\p_Val2_5_reg_889_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(35),
      Q => p_Val2_5_reg_889(35),
      R => '0'
    );
\p_Val2_5_reg_889_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(36),
      Q => p_Val2_5_reg_889(36),
      R => '0'
    );
\p_Val2_5_reg_889_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(37),
      Q => p_Val2_5_reg_889(37),
      R => '0'
    );
\p_Val2_5_reg_889_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(38),
      Q => p_Val2_5_reg_889(38),
      R => '0'
    );
\p_Val2_5_reg_889_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(39),
      Q => p_Val2_5_reg_889(39),
      R => '0'
    );
\p_Val2_5_reg_889_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(40),
      Q => p_Val2_5_reg_889(40),
      R => '0'
    );
\p_Val2_5_reg_889_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(41),
      Q => p_Val2_5_reg_889(41),
      R => '0'
    );
\p_Val2_5_reg_889_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(42),
      Q => p_Val2_5_reg_889(42),
      R => '0'
    );
\p_Val2_5_reg_889_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(43),
      Q => p_Val2_5_reg_889(43),
      R => '0'
    );
\p_Val2_5_reg_889_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(44),
      Q => p_Val2_5_reg_889(44),
      R => '0'
    );
\p_Val2_5_reg_889_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(45),
      Q => p_Val2_5_reg_889(45),
      R => '0'
    );
\p_Val2_5_reg_889_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(46),
      Q => p_Val2_5_reg_889(46),
      R => '0'
    );
\p_Val2_5_reg_889_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(47),
      Q => p_Val2_5_reg_889(47),
      R => '0'
    );
\p_Val2_5_reg_889_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(48),
      Q => p_Val2_5_reg_889(48),
      R => '0'
    );
\p_Val2_5_reg_889_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(49),
      Q => p_Val2_5_reg_889(49),
      R => '0'
    );
\p_Val2_5_reg_889_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(50),
      Q => p_Val2_5_reg_889(50),
      R => '0'
    );
\p_Val2_5_reg_889_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(51),
      Q => p_Val2_5_reg_889(51),
      R => '0'
    );
\p_Val2_5_reg_889_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(52),
      Q => p_Val2_5_reg_889(52),
      R => '0'
    );
\p_Val2_5_reg_889_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(53),
      Q => p_Val2_5_reg_889(53),
      R => '0'
    );
\p_Val2_5_reg_889_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(54),
      Q => p_Val2_5_reg_889(54),
      R => '0'
    );
\p_Val2_5_reg_889_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(55),
      Q => p_Val2_5_reg_889(55),
      R => '0'
    );
\p_Val2_5_reg_889_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(56),
      Q => p_Val2_5_reg_889(56),
      R => '0'
    );
\p_Val2_5_reg_889_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(57),
      Q => p_Val2_5_reg_889(57),
      R => '0'
    );
\p_Val2_5_reg_889_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(58),
      Q => p_Val2_5_reg_889(58),
      R => '0'
    );
\p_Val2_5_reg_889_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(59),
      Q => p_Val2_5_reg_889(59),
      R => '0'
    );
\p_Val2_5_reg_889_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(60),
      Q => p_Val2_5_reg_889(60),
      R => '0'
    );
\p_Val2_5_reg_889_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(61),
      Q => p_Val2_5_reg_889(61),
      R => '0'
    );
\p_Val2_5_reg_889_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(62),
      Q => p_Val2_5_reg_889(62),
      R => '0'
    );
\p_Val2_5_reg_889_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(63),
      Q => p_Val2_5_reg_889(63),
      R => '0'
    );
\p_Val2_5_reg_889_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(64),
      Q => p_Val2_5_reg_889(64),
      R => '0'
    );
\p_Val2_s_reg_839_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(31),
      Q => p_Val2_s_reg_839(31),
      R => '0'
    );
\p_Val2_s_reg_839_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(32),
      Q => p_Val2_s_reg_839(32),
      R => '0'
    );
\p_Val2_s_reg_839_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(33),
      Q => p_Val2_s_reg_839(33),
      R => '0'
    );
\p_Val2_s_reg_839_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(34),
      Q => p_Val2_s_reg_839(34),
      R => '0'
    );
\p_Val2_s_reg_839_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(35),
      Q => p_Val2_s_reg_839(35),
      R => '0'
    );
\p_Val2_s_reg_839_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(36),
      Q => p_Val2_s_reg_839(36),
      R => '0'
    );
\p_Val2_s_reg_839_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(37),
      Q => p_Val2_s_reg_839(37),
      R => '0'
    );
\p_Val2_s_reg_839_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(38),
      Q => p_Val2_s_reg_839(38),
      R => '0'
    );
\p_Val2_s_reg_839_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(39),
      Q => p_Val2_s_reg_839(39),
      R => '0'
    );
\p_Val2_s_reg_839_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(40),
      Q => p_Val2_s_reg_839(40),
      R => '0'
    );
\p_Val2_s_reg_839_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(41),
      Q => p_Val2_s_reg_839(41),
      R => '0'
    );
\p_Val2_s_reg_839_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(42),
      Q => p_Val2_s_reg_839(42),
      R => '0'
    );
\p_Val2_s_reg_839_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(43),
      Q => p_Val2_s_reg_839(43),
      R => '0'
    );
\p_Val2_s_reg_839_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(44),
      Q => p_Val2_s_reg_839(44),
      R => '0'
    );
\p_Val2_s_reg_839_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(45),
      Q => p_Val2_s_reg_839(45),
      R => '0'
    );
\p_Val2_s_reg_839_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(46),
      Q => p_Val2_s_reg_839(46),
      R => '0'
    );
\p_Val2_s_reg_839_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(47),
      Q => p_Val2_s_reg_839(47),
      R => '0'
    );
\p_Val2_s_reg_839_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(48),
      Q => p_Val2_s_reg_839(48),
      R => '0'
    );
\p_Val2_s_reg_839_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(49),
      Q => p_Val2_s_reg_839(49),
      R => '0'
    );
\p_Val2_s_reg_839_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(50),
      Q => p_Val2_s_reg_839(50),
      R => '0'
    );
\p_Val2_s_reg_839_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(51),
      Q => p_Val2_s_reg_839(51),
      R => '0'
    );
\p_Val2_s_reg_839_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(52),
      Q => p_Val2_s_reg_839(52),
      R => '0'
    );
\p_Val2_s_reg_839_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(53),
      Q => p_Val2_s_reg_839(53),
      R => '0'
    );
\p_Val2_s_reg_839_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(54),
      Q => p_Val2_s_reg_839(54),
      R => '0'
    );
\p_Val2_s_reg_839_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(55),
      Q => p_Val2_s_reg_839(55),
      R => '0'
    );
\p_Val2_s_reg_839_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(56),
      Q => p_Val2_s_reg_839(56),
      R => '0'
    );
\p_Val2_s_reg_839_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(57),
      Q => p_Val2_s_reg_839(57),
      R => '0'
    );
\p_Val2_s_reg_839_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(58),
      Q => p_Val2_s_reg_839(58),
      R => '0'
    );
\p_Val2_s_reg_839_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(59),
      Q => p_Val2_s_reg_839(59),
      R => '0'
    );
\p_Val2_s_reg_839_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(60),
      Q => p_Val2_s_reg_839(60),
      R => '0'
    );
\p_Val2_s_reg_839_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(61),
      Q => p_Val2_s_reg_839(61),
      R => '0'
    );
\p_Val2_s_reg_839_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(62),
      Q => p_Val2_s_reg_839(62),
      R => '0'
    );
\p_Val2_s_reg_839_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(63),
      Q => p_Val2_s_reg_839(63),
      R => '0'
    );
\p_Val2_s_reg_839_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(64),
      Q => p_Val2_s_reg_839(64),
      R => '0'
    );
\period_V_read_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(0),
      Q => period_V_read_reg_761(0),
      R => '0'
    );
\period_V_read_reg_761_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(10),
      Q => period_V_read_reg_761(10),
      R => '0'
    );
\period_V_read_reg_761_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(11),
      Q => period_V_read_reg_761(11),
      R => '0'
    );
\period_V_read_reg_761_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(12),
      Q => period_V_read_reg_761(12),
      R => '0'
    );
\period_V_read_reg_761_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(13),
      Q => period_V_read_reg_761(13),
      R => '0'
    );
\period_V_read_reg_761_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(14),
      Q => period_V_read_reg_761(14),
      R => '0'
    );
\period_V_read_reg_761_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(15),
      Q => period_V_read_reg_761(15),
      R => '0'
    );
\period_V_read_reg_761_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(16),
      Q => period_V_read_reg_761(16),
      R => '0'
    );
\period_V_read_reg_761_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(17),
      Q => period_V_read_reg_761(17),
      R => '0'
    );
\period_V_read_reg_761_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(18),
      Q => period_V_read_reg_761(18),
      R => '0'
    );
\period_V_read_reg_761_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(19),
      Q => period_V_read_reg_761(19),
      R => '0'
    );
\period_V_read_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(1),
      Q => period_V_read_reg_761(1),
      R => '0'
    );
\period_V_read_reg_761_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(20),
      Q => period_V_read_reg_761(20),
      R => '0'
    );
\period_V_read_reg_761_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(21),
      Q => period_V_read_reg_761(21),
      R => '0'
    );
\period_V_read_reg_761_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(22),
      Q => period_V_read_reg_761(22),
      R => '0'
    );
\period_V_read_reg_761_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(23),
      Q => period_V_read_reg_761(23),
      R => '0'
    );
\period_V_read_reg_761_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(24),
      Q => period_V_read_reg_761(24),
      R => '0'
    );
\period_V_read_reg_761_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(25),
      Q => period_V_read_reg_761(25),
      R => '0'
    );
\period_V_read_reg_761_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(26),
      Q => period_V_read_reg_761(26),
      R => '0'
    );
\period_V_read_reg_761_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(27),
      Q => period_V_read_reg_761(27),
      R => '0'
    );
\period_V_read_reg_761_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(28),
      Q => period_V_read_reg_761(28),
      R => '0'
    );
\period_V_read_reg_761_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(29),
      Q => period_V_read_reg_761(29),
      R => '0'
    );
\period_V_read_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(2),
      Q => period_V_read_reg_761(2),
      R => '0'
    );
\period_V_read_reg_761_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(30),
      Q => period_V_read_reg_761(30),
      R => '0'
    );
\period_V_read_reg_761_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(31),
      Q => period_V_read_reg_761(31),
      R => '0'
    );
\period_V_read_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(3),
      Q => period_V_read_reg_761(3),
      R => '0'
    );
\period_V_read_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(4),
      Q => period_V_read_reg_761(4),
      R => '0'
    );
\period_V_read_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(5),
      Q => period_V_read_reg_761(5),
      R => '0'
    );
\period_V_read_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(6),
      Q => period_V_read_reg_761(6),
      R => '0'
    );
\period_V_read_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(7),
      Q => period_V_read_reg_761(7),
      R => '0'
    );
\period_V_read_reg_761_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(8),
      Q => period_V_read_reg_761(8),
      R => '0'
    );
\period_V_read_reg_761_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => period_V(9),
      Q => period_V_read_reg_761(9),
      R => '0'
    );
pwm_add_66ns_66s_cud_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud
     port map (
      Q(1 downto 0) => tmp_s_fu_303_p3(32 downto 31),
      S(3) => bin_s1(32),
      S(2) => bin_s1(30),
      S(1) => pwm_add_66ns_66s_cud_U10_n_4,
      S(0) => pwm_add_66ns_66s_cud_U10_n_5,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_356_p2(1 downto 0) => grp_fu_356_p2(32 downto 31),
      \p_Val2_3_reg_869_reg[64]\(33 downto 0) => p_Val2_3_reg_869(64 downto 31),
      \tmp_19_reg_1010_reg[13]\(3) => pwm_add_66ns_66s_cud_U10_n_15,
      \tmp_19_reg_1010_reg[13]\(2) => pwm_add_66ns_66s_cud_U10_n_16,
      \tmp_19_reg_1010_reg[13]\(1) => pwm_add_66ns_66s_cud_U10_n_17,
      \tmp_19_reg_1010_reg[13]\(0) => pwm_add_66ns_66s_cud_U10_n_18,
      \tmp_19_reg_1010_reg[17]\(3) => pwm_add_66ns_66s_cud_U10_n_19,
      \tmp_19_reg_1010_reg[17]\(2) => pwm_add_66ns_66s_cud_U10_n_20,
      \tmp_19_reg_1010_reg[17]\(1) => pwm_add_66ns_66s_cud_U10_n_21,
      \tmp_19_reg_1010_reg[17]\(0) => pwm_add_66ns_66s_cud_U10_n_22,
      \tmp_19_reg_1010_reg[21]\(3) => pwm_add_66ns_66s_cud_U10_n_23,
      \tmp_19_reg_1010_reg[21]\(2) => pwm_add_66ns_66s_cud_U10_n_24,
      \tmp_19_reg_1010_reg[21]\(1) => pwm_add_66ns_66s_cud_U10_n_25,
      \tmp_19_reg_1010_reg[21]\(0) => pwm_add_66ns_66s_cud_U10_n_26,
      \tmp_19_reg_1010_reg[25]\(3) => pwm_add_66ns_66s_cud_U10_n_27,
      \tmp_19_reg_1010_reg[25]\(2) => pwm_add_66ns_66s_cud_U10_n_28,
      \tmp_19_reg_1010_reg[25]\(1) => pwm_add_66ns_66s_cud_U10_n_29,
      \tmp_19_reg_1010_reg[25]\(0) => pwm_add_66ns_66s_cud_U10_n_30,
      \tmp_19_reg_1010_reg[29]\(3) => pwm_add_66ns_66s_cud_U10_n_31,
      \tmp_19_reg_1010_reg[29]\(2) => pwm_add_66ns_66s_cud_U10_n_32,
      \tmp_19_reg_1010_reg[29]\(1) => pwm_add_66ns_66s_cud_U10_n_33,
      \tmp_19_reg_1010_reg[29]\(0) => pwm_add_66ns_66s_cud_U10_n_34,
      \tmp_19_reg_1010_reg[5]\(0) => bin_s1(0),
      \tmp_19_reg_1010_reg[5]_0\(3) => pwm_add_66ns_66s_cud_U10_n_7,
      \tmp_19_reg_1010_reg[5]_0\(2) => pwm_add_66ns_66s_cud_U10_n_8,
      \tmp_19_reg_1010_reg[5]_0\(1) => pwm_add_66ns_66s_cud_U10_n_9,
      \tmp_19_reg_1010_reg[5]_0\(0) => pwm_add_66ns_66s_cud_U10_n_10,
      \tmp_19_reg_1010_reg[9]\(3) => pwm_add_66ns_66s_cud_U10_n_11,
      \tmp_19_reg_1010_reg[9]\(2) => pwm_add_66ns_66s_cud_U10_n_12,
      \tmp_19_reg_1010_reg[9]\(1) => pwm_add_66ns_66s_cud_U10_n_13,
      \tmp_19_reg_1010_reg[9]\(0) => pwm_add_66ns_66s_cud_U10_n_14
    );
pwm_add_66ns_66s_cud_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_0
     port map (
      Q(1 downto 0) => tmp_s_fu_303_p3(32 downto 31),
      S(3) => bin_s1_0(32),
      S(2) => bin_s1_0(30),
      S(1) => pwm_add_66ns_66s_cud_U11_n_4,
      S(0) => pwm_add_66ns_66s_cud_U11_n_5,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_370_p2(1 downto 0) => grp_fu_370_p2(32 downto 31),
      \p_Val2_4_reg_879_reg[64]\(33 downto 0) => p_Val2_4_reg_879(64 downto 31),
      \tmp_23_reg_1022_reg[13]\(3) => pwm_add_66ns_66s_cud_U11_n_15,
      \tmp_23_reg_1022_reg[13]\(2) => pwm_add_66ns_66s_cud_U11_n_16,
      \tmp_23_reg_1022_reg[13]\(1) => pwm_add_66ns_66s_cud_U11_n_17,
      \tmp_23_reg_1022_reg[13]\(0) => pwm_add_66ns_66s_cud_U11_n_18,
      \tmp_23_reg_1022_reg[17]\(3) => pwm_add_66ns_66s_cud_U11_n_19,
      \tmp_23_reg_1022_reg[17]\(2) => pwm_add_66ns_66s_cud_U11_n_20,
      \tmp_23_reg_1022_reg[17]\(1) => pwm_add_66ns_66s_cud_U11_n_21,
      \tmp_23_reg_1022_reg[17]\(0) => pwm_add_66ns_66s_cud_U11_n_22,
      \tmp_23_reg_1022_reg[21]\(3) => pwm_add_66ns_66s_cud_U11_n_23,
      \tmp_23_reg_1022_reg[21]\(2) => pwm_add_66ns_66s_cud_U11_n_24,
      \tmp_23_reg_1022_reg[21]\(1) => pwm_add_66ns_66s_cud_U11_n_25,
      \tmp_23_reg_1022_reg[21]\(0) => pwm_add_66ns_66s_cud_U11_n_26,
      \tmp_23_reg_1022_reg[25]\(3) => pwm_add_66ns_66s_cud_U11_n_27,
      \tmp_23_reg_1022_reg[25]\(2) => pwm_add_66ns_66s_cud_U11_n_28,
      \tmp_23_reg_1022_reg[25]\(1) => pwm_add_66ns_66s_cud_U11_n_29,
      \tmp_23_reg_1022_reg[25]\(0) => pwm_add_66ns_66s_cud_U11_n_30,
      \tmp_23_reg_1022_reg[29]\(3) => pwm_add_66ns_66s_cud_U11_n_31,
      \tmp_23_reg_1022_reg[29]\(2) => pwm_add_66ns_66s_cud_U11_n_32,
      \tmp_23_reg_1022_reg[29]\(1) => pwm_add_66ns_66s_cud_U11_n_33,
      \tmp_23_reg_1022_reg[29]\(0) => pwm_add_66ns_66s_cud_U11_n_34,
      \tmp_23_reg_1022_reg[5]\(0) => bin_s1_0(0),
      \tmp_23_reg_1022_reg[5]_0\(3) => pwm_add_66ns_66s_cud_U11_n_7,
      \tmp_23_reg_1022_reg[5]_0\(2) => pwm_add_66ns_66s_cud_U11_n_8,
      \tmp_23_reg_1022_reg[5]_0\(1) => pwm_add_66ns_66s_cud_U11_n_9,
      \tmp_23_reg_1022_reg[5]_0\(0) => pwm_add_66ns_66s_cud_U11_n_10,
      \tmp_23_reg_1022_reg[9]\(3) => pwm_add_66ns_66s_cud_U11_n_11,
      \tmp_23_reg_1022_reg[9]\(2) => pwm_add_66ns_66s_cud_U11_n_12,
      \tmp_23_reg_1022_reg[9]\(1) => pwm_add_66ns_66s_cud_U11_n_13,
      \tmp_23_reg_1022_reg[9]\(0) => pwm_add_66ns_66s_cud_U11_n_14
    );
pwm_add_66ns_66s_cud_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_1
     port map (
      Q(31 downto 0) => tmp_s_fu_303_p3(62 downto 31),
      S(3) => pwm_add_66ns_66s_cud_U7_n_5,
      S(2) => pwm_add_66ns_66s_cud_U7_n_6,
      S(1) => pwm_add_66ns_66s_cud_U7_n_7,
      S(0) => pwm_add_66ns_66s_cud_U7_n_8,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      \ain_s1_reg[11]\(3) => pwm_add_66ns_66s_cud_U7_n_13,
      \ain_s1_reg[11]\(2) => pwm_add_66ns_66s_cud_U7_n_14,
      \ain_s1_reg[11]\(1) => pwm_add_66ns_66s_cud_U7_n_15,
      \ain_s1_reg[11]\(0) => pwm_add_66ns_66s_cud_U7_n_16,
      \ain_s1_reg[11]_0\(3) => pwm_add_66ns_66s_cud_U8_n_13,
      \ain_s1_reg[11]_0\(2) => pwm_add_66ns_66s_cud_U8_n_14,
      \ain_s1_reg[11]_0\(1) => pwm_add_66ns_66s_cud_U8_n_15,
      \ain_s1_reg[11]_0\(0) => pwm_add_66ns_66s_cud_U8_n_16,
      \ain_s1_reg[11]_1\(3) => pwm_add_66ns_66s_cud_U9_n_13,
      \ain_s1_reg[11]_1\(2) => pwm_add_66ns_66s_cud_U9_n_14,
      \ain_s1_reg[11]_1\(1) => pwm_add_66ns_66s_cud_U9_n_15,
      \ain_s1_reg[11]_1\(0) => pwm_add_66ns_66s_cud_U9_n_16,
      \ain_s1_reg[11]_2\(3) => pwm_add_66ns_66s_cud_U10_n_15,
      \ain_s1_reg[11]_2\(2) => pwm_add_66ns_66s_cud_U10_n_16,
      \ain_s1_reg[11]_2\(1) => pwm_add_66ns_66s_cud_U10_n_17,
      \ain_s1_reg[11]_2\(0) => pwm_add_66ns_66s_cud_U10_n_18,
      \ain_s1_reg[11]_3\(3) => pwm_add_66ns_66s_cud_U11_n_15,
      \ain_s1_reg[11]_3\(2) => pwm_add_66ns_66s_cud_U11_n_16,
      \ain_s1_reg[11]_3\(1) => pwm_add_66ns_66s_cud_U11_n_17,
      \ain_s1_reg[11]_3\(0) => pwm_add_66ns_66s_cud_U11_n_18,
      \ain_s1_reg[15]\(3) => pwm_add_66ns_66s_cud_U7_n_17,
      \ain_s1_reg[15]\(2) => pwm_add_66ns_66s_cud_U7_n_18,
      \ain_s1_reg[15]\(1) => pwm_add_66ns_66s_cud_U7_n_19,
      \ain_s1_reg[15]\(0) => pwm_add_66ns_66s_cud_U7_n_20,
      \ain_s1_reg[15]_0\(3) => pwm_add_66ns_66s_cud_U8_n_17,
      \ain_s1_reg[15]_0\(2) => pwm_add_66ns_66s_cud_U8_n_18,
      \ain_s1_reg[15]_0\(1) => pwm_add_66ns_66s_cud_U8_n_19,
      \ain_s1_reg[15]_0\(0) => pwm_add_66ns_66s_cud_U8_n_20,
      \ain_s1_reg[15]_1\(3) => pwm_add_66ns_66s_cud_U9_n_17,
      \ain_s1_reg[15]_1\(2) => pwm_add_66ns_66s_cud_U9_n_18,
      \ain_s1_reg[15]_1\(1) => pwm_add_66ns_66s_cud_U9_n_19,
      \ain_s1_reg[15]_1\(0) => pwm_add_66ns_66s_cud_U9_n_20,
      \ain_s1_reg[15]_2\(3) => pwm_add_66ns_66s_cud_U10_n_19,
      \ain_s1_reg[15]_2\(2) => pwm_add_66ns_66s_cud_U10_n_20,
      \ain_s1_reg[15]_2\(1) => pwm_add_66ns_66s_cud_U10_n_21,
      \ain_s1_reg[15]_2\(0) => pwm_add_66ns_66s_cud_U10_n_22,
      \ain_s1_reg[15]_3\(3) => pwm_add_66ns_66s_cud_U11_n_19,
      \ain_s1_reg[15]_3\(2) => pwm_add_66ns_66s_cud_U11_n_20,
      \ain_s1_reg[15]_3\(1) => pwm_add_66ns_66s_cud_U11_n_21,
      \ain_s1_reg[15]_3\(0) => pwm_add_66ns_66s_cud_U11_n_22,
      \ain_s1_reg[19]\(3) => pwm_add_66ns_66s_cud_U7_n_21,
      \ain_s1_reg[19]\(2) => pwm_add_66ns_66s_cud_U7_n_22,
      \ain_s1_reg[19]\(1) => pwm_add_66ns_66s_cud_U7_n_23,
      \ain_s1_reg[19]\(0) => pwm_add_66ns_66s_cud_U7_n_24,
      \ain_s1_reg[19]_0\(3) => pwm_add_66ns_66s_cud_U8_n_21,
      \ain_s1_reg[19]_0\(2) => pwm_add_66ns_66s_cud_U8_n_22,
      \ain_s1_reg[19]_0\(1) => pwm_add_66ns_66s_cud_U8_n_23,
      \ain_s1_reg[19]_0\(0) => pwm_add_66ns_66s_cud_U8_n_24,
      \ain_s1_reg[19]_1\(3) => pwm_add_66ns_66s_cud_U9_n_21,
      \ain_s1_reg[19]_1\(2) => pwm_add_66ns_66s_cud_U9_n_22,
      \ain_s1_reg[19]_1\(1) => pwm_add_66ns_66s_cud_U9_n_23,
      \ain_s1_reg[19]_1\(0) => pwm_add_66ns_66s_cud_U9_n_24,
      \ain_s1_reg[19]_2\(3) => pwm_add_66ns_66s_cud_U10_n_23,
      \ain_s1_reg[19]_2\(2) => pwm_add_66ns_66s_cud_U10_n_24,
      \ain_s1_reg[19]_2\(1) => pwm_add_66ns_66s_cud_U10_n_25,
      \ain_s1_reg[19]_2\(0) => pwm_add_66ns_66s_cud_U10_n_26,
      \ain_s1_reg[19]_3\(3) => pwm_add_66ns_66s_cud_U11_n_23,
      \ain_s1_reg[19]_3\(2) => pwm_add_66ns_66s_cud_U11_n_24,
      \ain_s1_reg[19]_3\(1) => pwm_add_66ns_66s_cud_U11_n_25,
      \ain_s1_reg[19]_3\(0) => pwm_add_66ns_66s_cud_U11_n_26,
      \ain_s1_reg[23]\(3) => pwm_add_66ns_66s_cud_U7_n_25,
      \ain_s1_reg[23]\(2) => pwm_add_66ns_66s_cud_U7_n_26,
      \ain_s1_reg[23]\(1) => pwm_add_66ns_66s_cud_U7_n_27,
      \ain_s1_reg[23]\(0) => pwm_add_66ns_66s_cud_U7_n_28,
      \ain_s1_reg[23]_0\(3) => pwm_add_66ns_66s_cud_U8_n_25,
      \ain_s1_reg[23]_0\(2) => pwm_add_66ns_66s_cud_U8_n_26,
      \ain_s1_reg[23]_0\(1) => pwm_add_66ns_66s_cud_U8_n_27,
      \ain_s1_reg[23]_0\(0) => pwm_add_66ns_66s_cud_U8_n_28,
      \ain_s1_reg[23]_1\(3) => pwm_add_66ns_66s_cud_U9_n_25,
      \ain_s1_reg[23]_1\(2) => pwm_add_66ns_66s_cud_U9_n_26,
      \ain_s1_reg[23]_1\(1) => pwm_add_66ns_66s_cud_U9_n_27,
      \ain_s1_reg[23]_1\(0) => pwm_add_66ns_66s_cud_U9_n_28,
      \ain_s1_reg[23]_2\(3) => pwm_add_66ns_66s_cud_U10_n_27,
      \ain_s1_reg[23]_2\(2) => pwm_add_66ns_66s_cud_U10_n_28,
      \ain_s1_reg[23]_2\(1) => pwm_add_66ns_66s_cud_U10_n_29,
      \ain_s1_reg[23]_2\(0) => pwm_add_66ns_66s_cud_U10_n_30,
      \ain_s1_reg[23]_3\(3) => pwm_add_66ns_66s_cud_U11_n_27,
      \ain_s1_reg[23]_3\(2) => pwm_add_66ns_66s_cud_U11_n_28,
      \ain_s1_reg[23]_3\(1) => pwm_add_66ns_66s_cud_U11_n_29,
      \ain_s1_reg[23]_3\(0) => pwm_add_66ns_66s_cud_U11_n_30,
      \ain_s1_reg[27]\(3) => pwm_add_66ns_66s_cud_U7_n_29,
      \ain_s1_reg[27]\(2) => pwm_add_66ns_66s_cud_U7_n_30,
      \ain_s1_reg[27]\(1) => pwm_add_66ns_66s_cud_U7_n_31,
      \ain_s1_reg[27]\(0) => pwm_add_66ns_66s_cud_U7_n_32,
      \ain_s1_reg[27]_0\(3) => pwm_add_66ns_66s_cud_U8_n_29,
      \ain_s1_reg[27]_0\(2) => pwm_add_66ns_66s_cud_U8_n_30,
      \ain_s1_reg[27]_0\(1) => pwm_add_66ns_66s_cud_U8_n_31,
      \ain_s1_reg[27]_0\(0) => pwm_add_66ns_66s_cud_U8_n_32,
      \ain_s1_reg[27]_1\(3) => pwm_add_66ns_66s_cud_U9_n_29,
      \ain_s1_reg[27]_1\(2) => pwm_add_66ns_66s_cud_U9_n_30,
      \ain_s1_reg[27]_1\(1) => pwm_add_66ns_66s_cud_U9_n_31,
      \ain_s1_reg[27]_1\(0) => pwm_add_66ns_66s_cud_U9_n_32,
      \ain_s1_reg[27]_2\(3) => pwm_add_66ns_66s_cud_U10_n_31,
      \ain_s1_reg[27]_2\(2) => pwm_add_66ns_66s_cud_U10_n_32,
      \ain_s1_reg[27]_2\(1) => pwm_add_66ns_66s_cud_U10_n_33,
      \ain_s1_reg[27]_2\(0) => pwm_add_66ns_66s_cud_U10_n_34,
      \ain_s1_reg[27]_3\(3) => pwm_add_66ns_66s_cud_U11_n_31,
      \ain_s1_reg[27]_3\(2) => pwm_add_66ns_66s_cud_U11_n_32,
      \ain_s1_reg[27]_3\(1) => pwm_add_66ns_66s_cud_U11_n_33,
      \ain_s1_reg[27]_3\(0) => pwm_add_66ns_66s_cud_U11_n_34,
      \ain_s1_reg[29]\(1) => pwm_add_66ns_66s_cud_U7_n_33,
      \ain_s1_reg[29]\(0) => pwm_add_66ns_66s_cud_U7_n_34,
      \ain_s1_reg[29]_0\(1) => pwm_add_66ns_66s_cud_U8_n_33,
      \ain_s1_reg[29]_0\(0) => pwm_add_66ns_66s_cud_U8_n_34,
      \ain_s1_reg[29]_1\(1) => pwm_add_66ns_66s_cud_U9_n_33,
      \ain_s1_reg[29]_1\(0) => pwm_add_66ns_66s_cud_U9_n_34,
      \ain_s1_reg[29]_2\(1) => pwm_add_66ns_66s_cud_U10_n_4,
      \ain_s1_reg[29]_2\(0) => pwm_add_66ns_66s_cud_U10_n_5,
      \ain_s1_reg[29]_3\(1) => pwm_add_66ns_66s_cud_U11_n_4,
      \ain_s1_reg[29]_3\(0) => pwm_add_66ns_66s_cud_U11_n_5,
      \ain_s1_reg[3]\(3) => pwm_add_66ns_66s_cud_U8_n_5,
      \ain_s1_reg[3]\(2) => pwm_add_66ns_66s_cud_U8_n_6,
      \ain_s1_reg[3]\(1) => pwm_add_66ns_66s_cud_U8_n_7,
      \ain_s1_reg[3]\(0) => pwm_add_66ns_66s_cud_U8_n_8,
      \ain_s1_reg[3]_0\(3) => pwm_add_66ns_66s_cud_U9_n_5,
      \ain_s1_reg[3]_0\(2) => pwm_add_66ns_66s_cud_U9_n_6,
      \ain_s1_reg[3]_0\(1) => pwm_add_66ns_66s_cud_U9_n_7,
      \ain_s1_reg[3]_0\(0) => pwm_add_66ns_66s_cud_U9_n_8,
      \ain_s1_reg[3]_1\(3) => pwm_add_66ns_66s_cud_U10_n_7,
      \ain_s1_reg[3]_1\(2) => pwm_add_66ns_66s_cud_U10_n_8,
      \ain_s1_reg[3]_1\(1) => pwm_add_66ns_66s_cud_U10_n_9,
      \ain_s1_reg[3]_1\(0) => pwm_add_66ns_66s_cud_U10_n_10,
      \ain_s1_reg[3]_2\(3) => pwm_add_66ns_66s_cud_U11_n_7,
      \ain_s1_reg[3]_2\(2) => pwm_add_66ns_66s_cud_U11_n_8,
      \ain_s1_reg[3]_2\(1) => pwm_add_66ns_66s_cud_U11_n_9,
      \ain_s1_reg[3]_2\(0) => pwm_add_66ns_66s_cud_U11_n_10,
      \ain_s1_reg[7]\(3) => pwm_add_66ns_66s_cud_U7_n_9,
      \ain_s1_reg[7]\(2) => pwm_add_66ns_66s_cud_U7_n_10,
      \ain_s1_reg[7]\(1) => pwm_add_66ns_66s_cud_U7_n_11,
      \ain_s1_reg[7]\(0) => pwm_add_66ns_66s_cud_U7_n_12,
      \ain_s1_reg[7]_0\(3) => pwm_add_66ns_66s_cud_U8_n_9,
      \ain_s1_reg[7]_0\(2) => pwm_add_66ns_66s_cud_U8_n_10,
      \ain_s1_reg[7]_0\(1) => pwm_add_66ns_66s_cud_U8_n_11,
      \ain_s1_reg[7]_0\(0) => pwm_add_66ns_66s_cud_U8_n_12,
      \ain_s1_reg[7]_1\(3) => pwm_add_66ns_66s_cud_U9_n_9,
      \ain_s1_reg[7]_1\(2) => pwm_add_66ns_66s_cud_U9_n_10,
      \ain_s1_reg[7]_1\(1) => pwm_add_66ns_66s_cud_U9_n_11,
      \ain_s1_reg[7]_1\(0) => pwm_add_66ns_66s_cud_U9_n_12,
      \ain_s1_reg[7]_2\(3) => pwm_add_66ns_66s_cud_U10_n_11,
      \ain_s1_reg[7]_2\(2) => pwm_add_66ns_66s_cud_U10_n_12,
      \ain_s1_reg[7]_2\(1) => pwm_add_66ns_66s_cud_U10_n_13,
      \ain_s1_reg[7]_2\(0) => pwm_add_66ns_66s_cud_U10_n_14,
      \ain_s1_reg[7]_3\(3) => pwm_add_66ns_66s_cud_U11_n_11,
      \ain_s1_reg[7]_3\(2) => pwm_add_66ns_66s_cud_U11_n_12,
      \ain_s1_reg[7]_3\(1) => pwm_add_66ns_66s_cud_U11_n_13,
      \ain_s1_reg[7]_3\(0) => pwm_add_66ns_66s_cud_U11_n_14,
      ap_clk => ap_clk,
      bin_s1(2) => bin_s1_1(32),
      bin_s1(1) => bin_s1_1(30),
      bin_s1(0) => bin_s1_1(0),
      bin_s1_0(2) => bin_s1_2(32),
      bin_s1_0(1) => bin_s1_2(30),
      bin_s1_0(0) => bin_s1_2(0),
      bin_s1_1(2) => bin_s1_3(32),
      bin_s1_1(1) => bin_s1_3(30),
      bin_s1_1(0) => bin_s1_3(0),
      bin_s1_2(2) => bin_s1(32),
      bin_s1_2(1) => bin_s1(30),
      bin_s1_2(0) => bin_s1(0),
      bin_s1_3(2) => bin_s1_0(32),
      bin_s1_3(1) => bin_s1_0(30),
      bin_s1_3(0) => bin_s1_0(0),
      grp_fu_314_p2(30) => grp_fu_314_p2(65),
      grp_fu_314_p2(29 downto 0) => grp_fu_314_p2(62 downto 33),
      grp_fu_328_p2(30) => grp_fu_328_p2(65),
      grp_fu_328_p2(29 downto 0) => grp_fu_328_p2(62 downto 33),
      grp_fu_342_p2(30) => grp_fu_342_p2(65),
      grp_fu_342_p2(29 downto 0) => grp_fu_342_p2(62 downto 33),
      grp_fu_356_p2(30) => grp_fu_356_p2(65),
      grp_fu_356_p2(29 downto 0) => grp_fu_356_p2(62 downto 33),
      grp_fu_370_p2(30) => grp_fu_370_p2(65),
      grp_fu_370_p2(29 downto 0) => grp_fu_370_p2(62 downto 33),
      grp_fu_384_p2(32) => grp_fu_384_p2(65),
      grp_fu_384_p2(31 downto 0) => grp_fu_384_p2(62 downto 31),
      \p_Val2_5_reg_889_reg[64]\(33 downto 0) => p_Val2_5_reg_889(64 downto 31)
    );
pwm_add_66ns_66s_cud_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_2
     port map (
      Q(1 downto 0) => tmp_s_fu_303_p3(32 downto 31),
      S(3) => pwm_add_66ns_66s_cud_U7_n_5,
      S(2) => pwm_add_66ns_66s_cud_U7_n_6,
      S(1) => pwm_add_66ns_66s_cud_U7_n_7,
      S(0) => pwm_add_66ns_66s_cud_U7_n_8,
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_314_p2(1 downto 0) => grp_fu_314_p2(32 downto 31),
      \p_Val2_s_reg_839_reg[64]\(33 downto 0) => p_Val2_s_reg_839(64 downto 31),
      \tmp_3_reg_974_reg[13]\(3) => pwm_add_66ns_66s_cud_U7_n_13,
      \tmp_3_reg_974_reg[13]\(2) => pwm_add_66ns_66s_cud_U7_n_14,
      \tmp_3_reg_974_reg[13]\(1) => pwm_add_66ns_66s_cud_U7_n_15,
      \tmp_3_reg_974_reg[13]\(0) => pwm_add_66ns_66s_cud_U7_n_16,
      \tmp_3_reg_974_reg[17]\(3) => pwm_add_66ns_66s_cud_U7_n_17,
      \tmp_3_reg_974_reg[17]\(2) => pwm_add_66ns_66s_cud_U7_n_18,
      \tmp_3_reg_974_reg[17]\(1) => pwm_add_66ns_66s_cud_U7_n_19,
      \tmp_3_reg_974_reg[17]\(0) => pwm_add_66ns_66s_cud_U7_n_20,
      \tmp_3_reg_974_reg[21]\(3) => pwm_add_66ns_66s_cud_U7_n_21,
      \tmp_3_reg_974_reg[21]\(2) => pwm_add_66ns_66s_cud_U7_n_22,
      \tmp_3_reg_974_reg[21]\(1) => pwm_add_66ns_66s_cud_U7_n_23,
      \tmp_3_reg_974_reg[21]\(0) => pwm_add_66ns_66s_cud_U7_n_24,
      \tmp_3_reg_974_reg[25]\(3) => pwm_add_66ns_66s_cud_U7_n_25,
      \tmp_3_reg_974_reg[25]\(2) => pwm_add_66ns_66s_cud_U7_n_26,
      \tmp_3_reg_974_reg[25]\(1) => pwm_add_66ns_66s_cud_U7_n_27,
      \tmp_3_reg_974_reg[25]\(0) => pwm_add_66ns_66s_cud_U7_n_28,
      \tmp_3_reg_974_reg[29]\(3) => pwm_add_66ns_66s_cud_U7_n_29,
      \tmp_3_reg_974_reg[29]\(2) => pwm_add_66ns_66s_cud_U7_n_30,
      \tmp_3_reg_974_reg[29]\(1) => pwm_add_66ns_66s_cud_U7_n_31,
      \tmp_3_reg_974_reg[29]\(0) => pwm_add_66ns_66s_cud_U7_n_32,
      \tmp_3_reg_974_reg[31]\(2) => bin_s1_1(32),
      \tmp_3_reg_974_reg[31]\(1) => bin_s1_1(30),
      \tmp_3_reg_974_reg[31]\(0) => bin_s1_1(0),
      \tmp_3_reg_974_reg[31]_0\(1) => pwm_add_66ns_66s_cud_U7_n_33,
      \tmp_3_reg_974_reg[31]_0\(0) => pwm_add_66ns_66s_cud_U7_n_34,
      \tmp_3_reg_974_reg[9]\(3) => pwm_add_66ns_66s_cud_U7_n_9,
      \tmp_3_reg_974_reg[9]\(2) => pwm_add_66ns_66s_cud_U7_n_10,
      \tmp_3_reg_974_reg[9]\(1) => pwm_add_66ns_66s_cud_U7_n_11,
      \tmp_3_reg_974_reg[9]\(0) => pwm_add_66ns_66s_cud_U7_n_12
    );
pwm_add_66ns_66s_cud_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_3
     port map (
      Q(1 downto 0) => tmp_s_fu_303_p3(32 downto 31),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_328_p2(1 downto 0) => grp_fu_328_p2(32 downto 31),
      \p_Val2_1_reg_849_reg[64]\(33 downto 0) => p_Val2_1_reg_849(64 downto 31),
      \tmp_11_reg_986_reg[13]\(3) => pwm_add_66ns_66s_cud_U8_n_13,
      \tmp_11_reg_986_reg[13]\(2) => pwm_add_66ns_66s_cud_U8_n_14,
      \tmp_11_reg_986_reg[13]\(1) => pwm_add_66ns_66s_cud_U8_n_15,
      \tmp_11_reg_986_reg[13]\(0) => pwm_add_66ns_66s_cud_U8_n_16,
      \tmp_11_reg_986_reg[17]\(3) => pwm_add_66ns_66s_cud_U8_n_17,
      \tmp_11_reg_986_reg[17]\(2) => pwm_add_66ns_66s_cud_U8_n_18,
      \tmp_11_reg_986_reg[17]\(1) => pwm_add_66ns_66s_cud_U8_n_19,
      \tmp_11_reg_986_reg[17]\(0) => pwm_add_66ns_66s_cud_U8_n_20,
      \tmp_11_reg_986_reg[21]\(3) => pwm_add_66ns_66s_cud_U8_n_21,
      \tmp_11_reg_986_reg[21]\(2) => pwm_add_66ns_66s_cud_U8_n_22,
      \tmp_11_reg_986_reg[21]\(1) => pwm_add_66ns_66s_cud_U8_n_23,
      \tmp_11_reg_986_reg[21]\(0) => pwm_add_66ns_66s_cud_U8_n_24,
      \tmp_11_reg_986_reg[25]\(3) => pwm_add_66ns_66s_cud_U8_n_25,
      \tmp_11_reg_986_reg[25]\(2) => pwm_add_66ns_66s_cud_U8_n_26,
      \tmp_11_reg_986_reg[25]\(1) => pwm_add_66ns_66s_cud_U8_n_27,
      \tmp_11_reg_986_reg[25]\(0) => pwm_add_66ns_66s_cud_U8_n_28,
      \tmp_11_reg_986_reg[29]\(3) => pwm_add_66ns_66s_cud_U8_n_29,
      \tmp_11_reg_986_reg[29]\(2) => pwm_add_66ns_66s_cud_U8_n_30,
      \tmp_11_reg_986_reg[29]\(1) => pwm_add_66ns_66s_cud_U8_n_31,
      \tmp_11_reg_986_reg[29]\(0) => pwm_add_66ns_66s_cud_U8_n_32,
      \tmp_11_reg_986_reg[31]\(2) => bin_s1_2(32),
      \tmp_11_reg_986_reg[31]\(1) => bin_s1_2(30),
      \tmp_11_reg_986_reg[31]\(0) => bin_s1_2(0),
      \tmp_11_reg_986_reg[31]_0\(1) => pwm_add_66ns_66s_cud_U8_n_33,
      \tmp_11_reg_986_reg[31]_0\(0) => pwm_add_66ns_66s_cud_U8_n_34,
      \tmp_11_reg_986_reg[5]\(3) => pwm_add_66ns_66s_cud_U8_n_5,
      \tmp_11_reg_986_reg[5]\(2) => pwm_add_66ns_66s_cud_U8_n_6,
      \tmp_11_reg_986_reg[5]\(1) => pwm_add_66ns_66s_cud_U8_n_7,
      \tmp_11_reg_986_reg[5]\(0) => pwm_add_66ns_66s_cud_U8_n_8,
      \tmp_11_reg_986_reg[9]\(3) => pwm_add_66ns_66s_cud_U8_n_9,
      \tmp_11_reg_986_reg[9]\(2) => pwm_add_66ns_66s_cud_U8_n_10,
      \tmp_11_reg_986_reg[9]\(1) => pwm_add_66ns_66s_cud_U8_n_11,
      \tmp_11_reg_986_reg[9]\(0) => pwm_add_66ns_66s_cud_U8_n_12
    );
pwm_add_66ns_66s_cud_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66ns_66s_cud_4
     port map (
      Q(1 downto 0) => tmp_s_fu_303_p3(32 downto 31),
      ain_s1(29 downto 0) => ain_s1(29 downto 0),
      ap_clk => ap_clk,
      grp_fu_342_p2(1 downto 0) => grp_fu_342_p2(32 downto 31),
      \p_Val2_2_reg_859_reg[64]\(33 downto 0) => p_Val2_2_reg_859(64 downto 31),
      \tmp_15_reg_998_reg[13]\(3) => pwm_add_66ns_66s_cud_U9_n_13,
      \tmp_15_reg_998_reg[13]\(2) => pwm_add_66ns_66s_cud_U9_n_14,
      \tmp_15_reg_998_reg[13]\(1) => pwm_add_66ns_66s_cud_U9_n_15,
      \tmp_15_reg_998_reg[13]\(0) => pwm_add_66ns_66s_cud_U9_n_16,
      \tmp_15_reg_998_reg[17]\(3) => pwm_add_66ns_66s_cud_U9_n_17,
      \tmp_15_reg_998_reg[17]\(2) => pwm_add_66ns_66s_cud_U9_n_18,
      \tmp_15_reg_998_reg[17]\(1) => pwm_add_66ns_66s_cud_U9_n_19,
      \tmp_15_reg_998_reg[17]\(0) => pwm_add_66ns_66s_cud_U9_n_20,
      \tmp_15_reg_998_reg[21]\(3) => pwm_add_66ns_66s_cud_U9_n_21,
      \tmp_15_reg_998_reg[21]\(2) => pwm_add_66ns_66s_cud_U9_n_22,
      \tmp_15_reg_998_reg[21]\(1) => pwm_add_66ns_66s_cud_U9_n_23,
      \tmp_15_reg_998_reg[21]\(0) => pwm_add_66ns_66s_cud_U9_n_24,
      \tmp_15_reg_998_reg[25]\(3) => pwm_add_66ns_66s_cud_U9_n_25,
      \tmp_15_reg_998_reg[25]\(2) => pwm_add_66ns_66s_cud_U9_n_26,
      \tmp_15_reg_998_reg[25]\(1) => pwm_add_66ns_66s_cud_U9_n_27,
      \tmp_15_reg_998_reg[25]\(0) => pwm_add_66ns_66s_cud_U9_n_28,
      \tmp_15_reg_998_reg[29]\(3) => pwm_add_66ns_66s_cud_U9_n_29,
      \tmp_15_reg_998_reg[29]\(2) => pwm_add_66ns_66s_cud_U9_n_30,
      \tmp_15_reg_998_reg[29]\(1) => pwm_add_66ns_66s_cud_U9_n_31,
      \tmp_15_reg_998_reg[29]\(0) => pwm_add_66ns_66s_cud_U9_n_32,
      \tmp_15_reg_998_reg[31]\(2) => bin_s1_3(32),
      \tmp_15_reg_998_reg[31]\(1) => bin_s1_3(30),
      \tmp_15_reg_998_reg[31]\(0) => bin_s1_3(0),
      \tmp_15_reg_998_reg[31]_0\(1) => pwm_add_66ns_66s_cud_U9_n_33,
      \tmp_15_reg_998_reg[31]_0\(0) => pwm_add_66ns_66s_cud_U9_n_34,
      \tmp_15_reg_998_reg[5]\(3) => pwm_add_66ns_66s_cud_U9_n_5,
      \tmp_15_reg_998_reg[5]\(2) => pwm_add_66ns_66s_cud_U9_n_6,
      \tmp_15_reg_998_reg[5]\(1) => pwm_add_66ns_66s_cud_U9_n_7,
      \tmp_15_reg_998_reg[5]\(0) => pwm_add_66ns_66s_cud_U9_n_8,
      \tmp_15_reg_998_reg[9]\(3) => pwm_add_66ns_66s_cud_U9_n_9,
      \tmp_15_reg_998_reg[9]\(2) => pwm_add_66ns_66s_cud_U9_n_10,
      \tmp_15_reg_998_reg[9]\(1) => pwm_add_66ns_66s_cud_U9_n_11,
      \tmp_15_reg_998_reg[9]\(0) => pwm_add_66ns_66s_cud_U9_n_12
    );
pwm_ctrl_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi
     port map (
      D(31 downto 0) => m_V_q0(31 downto 0),
      DOADO(31) => pwm_ctrl_s_axi_U_n_0,
      DOADO(30) => pwm_ctrl_s_axi_U_n_1,
      DOADO(29) => pwm_ctrl_s_axi_U_n_2,
      DOADO(28) => pwm_ctrl_s_axi_U_n_3,
      DOADO(27) => pwm_ctrl_s_axi_U_n_4,
      DOADO(26) => pwm_ctrl_s_axi_U_n_5,
      DOADO(25) => pwm_ctrl_s_axi_U_n_6,
      DOADO(24) => pwm_ctrl_s_axi_U_n_7,
      DOADO(23) => pwm_ctrl_s_axi_U_n_8,
      DOADO(22) => pwm_ctrl_s_axi_U_n_9,
      DOADO(21) => pwm_ctrl_s_axi_U_n_10,
      DOADO(20) => pwm_ctrl_s_axi_U_n_11,
      DOADO(19) => pwm_ctrl_s_axi_U_n_12,
      DOADO(18) => pwm_ctrl_s_axi_U_n_13,
      DOADO(17) => pwm_ctrl_s_axi_U_n_14,
      DOADO(16) => pwm_ctrl_s_axi_U_n_15,
      DOADO(15) => pwm_ctrl_s_axi_U_n_16,
      DOADO(14) => pwm_ctrl_s_axi_U_n_17,
      DOADO(13) => pwm_ctrl_s_axi_U_n_18,
      DOADO(12) => pwm_ctrl_s_axi_U_n_19,
      DOADO(11) => pwm_ctrl_s_axi_U_n_20,
      DOADO(10) => pwm_ctrl_s_axi_U_n_21,
      DOADO(9) => pwm_ctrl_s_axi_U_n_22,
      DOADO(8) => pwm_ctrl_s_axi_U_n_23,
      DOADO(7) => pwm_ctrl_s_axi_U_n_24,
      DOADO(6) => pwm_ctrl_s_axi_U_n_25,
      DOADO(5) => pwm_ctrl_s_axi_U_n_26,
      DOADO(4) => pwm_ctrl_s_axi_U_n_27,
      DOADO(3) => pwm_ctrl_s_axi_U_n_28,
      DOADO(2) => pwm_ctrl_s_axi_U_n_29,
      DOADO(1) => pwm_ctrl_s_axi_U_n_30,
      DOADO(0) => pwm_ctrl_s_axi_U_n_31,
      DOBDO(31) => pwm_ctrl_s_axi_U_n_32,
      DOBDO(30) => pwm_ctrl_s_axi_U_n_33,
      DOBDO(29) => pwm_ctrl_s_axi_U_n_34,
      DOBDO(28) => pwm_ctrl_s_axi_U_n_35,
      DOBDO(27) => pwm_ctrl_s_axi_U_n_36,
      DOBDO(26) => pwm_ctrl_s_axi_U_n_37,
      DOBDO(25) => pwm_ctrl_s_axi_U_n_38,
      DOBDO(24) => pwm_ctrl_s_axi_U_n_39,
      DOBDO(23) => pwm_ctrl_s_axi_U_n_40,
      DOBDO(22) => pwm_ctrl_s_axi_U_n_41,
      DOBDO(21) => pwm_ctrl_s_axi_U_n_42,
      DOBDO(20) => pwm_ctrl_s_axi_U_n_43,
      DOBDO(19) => pwm_ctrl_s_axi_U_n_44,
      DOBDO(18) => pwm_ctrl_s_axi_U_n_45,
      DOBDO(17) => pwm_ctrl_s_axi_U_n_46,
      DOBDO(16) => pwm_ctrl_s_axi_U_n_47,
      DOBDO(15) => pwm_ctrl_s_axi_U_n_48,
      DOBDO(14) => pwm_ctrl_s_axi_U_n_49,
      DOBDO(13) => pwm_ctrl_s_axi_U_n_50,
      DOBDO(12) => pwm_ctrl_s_axi_U_n_51,
      DOBDO(11) => pwm_ctrl_s_axi_U_n_52,
      DOBDO(10) => pwm_ctrl_s_axi_U_n_53,
      DOBDO(9) => pwm_ctrl_s_axi_U_n_54,
      DOBDO(8) => pwm_ctrl_s_axi_U_n_55,
      DOBDO(7) => pwm_ctrl_s_axi_U_n_56,
      DOBDO(6) => pwm_ctrl_s_axi_U_n_57,
      DOBDO(5) => pwm_ctrl_s_axi_U_n_58,
      DOBDO(4) => pwm_ctrl_s_axi_U_n_59,
      DOBDO(3) => pwm_ctrl_s_axi_U_n_60,
      DOBDO(2) => pwm_ctrl_s_axi_U_n_61,
      DOBDO(1) => pwm_ctrl_s_axi_U_n_62,
      DOBDO(0) => pwm_ctrl_s_axi_U_n_63,
      Q(10) => ap_CS_fsm_state21,
      Q(9) => ap_CS_fsm_state19,
      Q(8) => ap_CS_fsm_state17,
      Q(7) => ap_CS_fsm_state15,
      Q(6) => \ap_CS_fsm_reg_n_0_[7]\,
      Q(5) => ap_CS_fsm_state6,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \m_V_load_3_reg_751[31]_i_5_n_0\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[1]_i_3_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      interrupt => interrupt,
      m_V_ce0 => m_V_ce0,
      \m_V_load_3_reg_751_reg[0]_i_2\ => \m_V_load_3_reg_751_reg[0]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[10]_i_2\ => \m_V_load_3_reg_751_reg[10]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[11]_i_2\ => \m_V_load_3_reg_751_reg[11]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[12]_i_2\ => \m_V_load_3_reg_751_reg[12]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[13]_i_2\ => \m_V_load_3_reg_751_reg[13]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[14]_i_2\ => \m_V_load_3_reg_751_reg[14]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[15]_i_2\ => \m_V_load_3_reg_751_reg[15]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[16]_i_2\ => \m_V_load_3_reg_751_reg[16]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[17]_i_2\ => \m_V_load_3_reg_751_reg[17]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[18]_i_2\ => \m_V_load_3_reg_751_reg[18]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[19]_i_2\ => \m_V_load_3_reg_751_reg[19]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[1]_i_2\ => \m_V_load_3_reg_751_reg[1]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[20]_i_2\ => \m_V_load_3_reg_751_reg[20]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[21]_i_2\ => \m_V_load_3_reg_751_reg[21]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[22]_i_2\ => \m_V_load_3_reg_751_reg[22]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[23]_i_2\ => \m_V_load_3_reg_751_reg[23]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[24]_i_2\ => \m_V_load_3_reg_751_reg[24]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[25]_i_2\ => \m_V_load_3_reg_751_reg[25]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[26]_i_2\ => \m_V_load_3_reg_751_reg[26]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[27]_i_2\ => \m_V_load_3_reg_751_reg[27]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[28]_i_2\ => \m_V_load_3_reg_751_reg[28]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[29]_i_2\ => \m_V_load_3_reg_751_reg[29]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[2]_i_2\ => \m_V_load_3_reg_751_reg[2]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[30]_i_2\ => \m_V_load_3_reg_751_reg[30]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[31]_i_2\ => \m_V_load_3_reg_751_reg[31]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[31]_i_3\ => \m_V_load_3_reg_751_reg[31]_i_3_n_0\,
      \m_V_load_3_reg_751_reg[3]_i_2\ => \m_V_load_3_reg_751_reg[3]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[4]_i_2\ => \m_V_load_3_reg_751_reg[4]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[5]_i_2\ => \m_V_load_3_reg_751_reg[5]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[6]_i_2\ => \m_V_load_3_reg_751_reg[6]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[7]_i_2\ => \m_V_load_3_reg_751_reg[7]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[8]_i_2\ => \m_V_load_3_reg_751_reg[8]_i_2_n_0\,
      \m_V_load_3_reg_751_reg[9]_i_2\ => \m_V_load_3_reg_751_reg[9]_i_2_n_0\,
      \max_duty_V_read_reg_766_reg[31]\(31 downto 0) => max_duty_V(31 downto 0),
      \min_duty_V_read_reg_772_reg[31]\(31 downto 0) => min_duty_V(31 downto 0),
      \out\(2) => s_axi_ctrl_BVALID,
      \out\(1) => s_axi_ctrl_WREADY,
      \out\(0) => s_axi_ctrl_AWREADY,
      \period_V_read_reg_761_reg[31]\(31 downto 0) => period_V(31 downto 0),
      \rdata_reg[0]_i_6\ => \rdata_reg[0]_i_6_n_0\,
      \rdata_reg[10]_i_2\ => \rdata_reg[10]_i_2_n_0\,
      \rdata_reg[11]_i_2\ => \rdata_reg[11]_i_2_n_0\,
      \rdata_reg[12]_i_2\ => \rdata_reg[12]_i_2_n_0\,
      \rdata_reg[13]_i_2\ => \rdata_reg[13]_i_2_n_0\,
      \rdata_reg[14]_i_2\ => \rdata_reg[14]_i_2_n_0\,
      \rdata_reg[15]_i_2\ => \rdata_reg[15]_i_2_n_0\,
      \rdata_reg[16]_i_2\ => \rdata_reg[16]_i_2_n_0\,
      \rdata_reg[17]_i_2\ => \rdata_reg[17]_i_2_n_0\,
      \rdata_reg[18]_i_2\ => \rdata_reg[18]_i_2_n_0\,
      \rdata_reg[19]_i_2\ => \rdata_reg[19]_i_2_n_0\,
      \rdata_reg[1]_i_2\ => \rdata_reg[1]_i_2_n_0\,
      \rdata_reg[20]_i_2\ => \rdata_reg[20]_i_2_n_0\,
      \rdata_reg[21]_i_2\ => \rdata_reg[21]_i_2_n_0\,
      \rdata_reg[22]_i_2\ => \rdata_reg[22]_i_2_n_0\,
      \rdata_reg[23]_i_2\ => \rdata_reg[23]_i_2_n_0\,
      \rdata_reg[24]_i_2\ => \rdata_reg[24]_i_2_n_0\,
      \rdata_reg[25]_i_2\ => \rdata_reg[25]_i_2_n_0\,
      \rdata_reg[26]_i_2\ => \rdata_reg[26]_i_2_n_0\,
      \rdata_reg[27]_i_2\ => \rdata_reg[27]_i_2_n_0\,
      \rdata_reg[28]_i_2\ => \rdata_reg[28]_i_2_n_0\,
      \rdata_reg[29]_i_2\ => \rdata_reg[29]_i_2_n_0\,
      \rdata_reg[2]_i_4\ => \rdata_reg[2]_i_4_n_0\,
      \rdata_reg[30]_i_2\ => \rdata_reg[30]_i_2_n_0\,
      \rdata_reg[31]_i_4\ => pwm_ctrl_s_axi_U_n_97,
      \rdata_reg[31]_i_4_0\ => \rdata_reg[31]_i_4_n_0\,
      \rdata_reg[31]_i_5\ => \rdata_reg[31]_i_5_n_0\,
      \rdata_reg[3]_i_4\ => \rdata_reg[3]_i_4_n_0\,
      \rdata_reg[4]_i_2\ => \rdata_reg[4]_i_2_n_0\,
      \rdata_reg[5]_i_2\ => \rdata_reg[5]_i_2_n_0\,
      \rdata_reg[6]_i_2\ => \rdata_reg[6]_i_2_n_0\,
      \rdata_reg[7]_i_5\ => \rdata_reg[7]_i_5_n_0\,
      \rdata_reg[8]_i_2\ => \rdata_reg[8]_i_2_n_0\,
      \rdata_reg[9]_i_2\ => \rdata_reg[9]_i_2_n_0\,
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
pwm_mul_33s_32ns_bkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb
     port map (
      Q(31 downto 0) => m_V_load_reg_721(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
pwm_mul_33s_32ns_bkb_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_5
     port map (
      Q(31 downto 0) => m_V_load_1_reg_731(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
pwm_mul_33s_32ns_bkb_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_6
     port map (
      Q(31 downto 0) => m_V_load_2_reg_741(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
pwm_mul_33s_32ns_bkb_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_7
     port map (
      Q(31 downto 0) => m_V_load_3_reg_751(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
pwm_mul_33s_32ns_bkb_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_8
     port map (
      Q(31 downto 0) => m_V_load_4_reg_779(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
pwm_mul_33s_32ns_bkb_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_33s_32ns_bkb_9
     port map (
      Q(31 downto 0) => m_V_load_5_reg_794(31 downto 0),
      ap_clk => ap_clk,
      buff4_reg(64 downto 0) => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(64 downto 0),
      \r_V_reg_789_reg[32]\(32 downto 0) => r_V_reg_789(32 downto 0)
    );
\r_V_1_1_reg_981_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(65),
      Q => r_V_1_1_reg_981(65),
      R => '0'
    );
\r_V_1_2_reg_993_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(65),
      Q => r_V_1_2_reg_993(65),
      R => '0'
    );
\r_V_1_3_reg_1005_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(65),
      Q => r_V_1_3_reg_1005(65),
      R => '0'
    );
\r_V_1_4_reg_1017_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(65),
      Q => r_V_1_4_reg_1017(65),
      R => '0'
    );
\r_V_1_5_reg_1029_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(65),
      Q => r_V_1_5_reg_1029(65),
      R => '0'
    );
\r_V_1_reg_969_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(65),
      Q => r_V_1_reg_969(65),
      R => '0'
    );
\r_V_reg_789[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(11),
      I1 => tmp_s_fu_303_p3(42),
      O => \r_V_reg_789[11]_i_2_n_0\
    );
\r_V_reg_789[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(10),
      I1 => tmp_s_fu_303_p3(41),
      O => \r_V_reg_789[11]_i_3_n_0\
    );
\r_V_reg_789[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(9),
      I1 => tmp_s_fu_303_p3(40),
      O => \r_V_reg_789[11]_i_4_n_0\
    );
\r_V_reg_789[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(8),
      I1 => tmp_s_fu_303_p3(39),
      O => \r_V_reg_789[11]_i_5_n_0\
    );
\r_V_reg_789[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(15),
      I1 => tmp_s_fu_303_p3(46),
      O => \r_V_reg_789[15]_i_2_n_0\
    );
\r_V_reg_789[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(14),
      I1 => tmp_s_fu_303_p3(45),
      O => \r_V_reg_789[15]_i_3_n_0\
    );
\r_V_reg_789[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(13),
      I1 => tmp_s_fu_303_p3(44),
      O => \r_V_reg_789[15]_i_4_n_0\
    );
\r_V_reg_789[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(12),
      I1 => tmp_s_fu_303_p3(43),
      O => \r_V_reg_789[15]_i_5_n_0\
    );
\r_V_reg_789[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(19),
      I1 => tmp_s_fu_303_p3(50),
      O => \r_V_reg_789[19]_i_2_n_0\
    );
\r_V_reg_789[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(18),
      I1 => tmp_s_fu_303_p3(49),
      O => \r_V_reg_789[19]_i_3_n_0\
    );
\r_V_reg_789[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(17),
      I1 => tmp_s_fu_303_p3(48),
      O => \r_V_reg_789[19]_i_4_n_0\
    );
\r_V_reg_789[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(16),
      I1 => tmp_s_fu_303_p3(47),
      O => \r_V_reg_789[19]_i_5_n_0\
    );
\r_V_reg_789[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(23),
      I1 => tmp_s_fu_303_p3(54),
      O => \r_V_reg_789[23]_i_2_n_0\
    );
\r_V_reg_789[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(22),
      I1 => tmp_s_fu_303_p3(53),
      O => \r_V_reg_789[23]_i_3_n_0\
    );
\r_V_reg_789[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(21),
      I1 => tmp_s_fu_303_p3(52),
      O => \r_V_reg_789[23]_i_4_n_0\
    );
\r_V_reg_789[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(20),
      I1 => tmp_s_fu_303_p3(51),
      O => \r_V_reg_789[23]_i_5_n_0\
    );
\r_V_reg_789[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(27),
      I1 => tmp_s_fu_303_p3(58),
      O => \r_V_reg_789[27]_i_2_n_0\
    );
\r_V_reg_789[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(26),
      I1 => tmp_s_fu_303_p3(57),
      O => \r_V_reg_789[27]_i_3_n_0\
    );
\r_V_reg_789[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(25),
      I1 => tmp_s_fu_303_p3(56),
      O => \r_V_reg_789[27]_i_4_n_0\
    );
\r_V_reg_789[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(24),
      I1 => tmp_s_fu_303_p3(55),
      O => \r_V_reg_789[27]_i_5_n_0\
    );
\r_V_reg_789[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(31),
      I1 => tmp_s_fu_303_p3(62),
      O => \r_V_reg_789[31]_i_2_n_0\
    );
\r_V_reg_789[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(30),
      I1 => tmp_s_fu_303_p3(61),
      O => \r_V_reg_789[31]_i_3_n_0\
    );
\r_V_reg_789[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(29),
      I1 => tmp_s_fu_303_p3(60),
      O => \r_V_reg_789[31]_i_4_n_0\
    );
\r_V_reg_789[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(28),
      I1 => tmp_s_fu_303_p3(59),
      O => \r_V_reg_789[31]_i_5_n_0\
    );
\r_V_reg_789[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(3),
      I1 => tmp_s_fu_303_p3(34),
      O => \r_V_reg_789[3]_i_2_n_0\
    );
\r_V_reg_789[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(2),
      I1 => tmp_s_fu_303_p3(33),
      O => \r_V_reg_789[3]_i_3_n_0\
    );
\r_V_reg_789[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(1),
      I1 => tmp_s_fu_303_p3(32),
      O => \r_V_reg_789[3]_i_4_n_0\
    );
\r_V_reg_789[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(0),
      I1 => tmp_s_fu_303_p3(31),
      O => \r_V_reg_789[3]_i_5_n_0\
    );
\r_V_reg_789[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(7),
      I1 => tmp_s_fu_303_p3(38),
      O => \r_V_reg_789[7]_i_2_n_0\
    );
\r_V_reg_789[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(6),
      I1 => tmp_s_fu_303_p3(37),
      O => \r_V_reg_789[7]_i_3_n_0\
    );
\r_V_reg_789[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(5),
      I1 => tmp_s_fu_303_p3(36),
      O => \r_V_reg_789[7]_i_4_n_0\
    );
\r_V_reg_789[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => max_duty_V_read_reg_766(4),
      I1 => tmp_s_fu_303_p3(35),
      O => \r_V_reg_789[7]_i_5_n_0\
    );
\r_V_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(0),
      Q => r_V_reg_789(0),
      R => '0'
    );
\r_V_reg_789_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(10),
      Q => r_V_reg_789(10),
      R => '0'
    );
\r_V_reg_789_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(11),
      Q => r_V_reg_789(11),
      R => '0'
    );
\r_V_reg_789_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[7]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[11]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[11]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[11]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(11 downto 8),
      O(3 downto 0) => r_V_fu_213_p2(11 downto 8),
      S(3) => \r_V_reg_789[11]_i_2_n_0\,
      S(2) => \r_V_reg_789[11]_i_3_n_0\,
      S(1) => \r_V_reg_789[11]_i_4_n_0\,
      S(0) => \r_V_reg_789[11]_i_5_n_0\
    );
\r_V_reg_789_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(12),
      Q => r_V_reg_789(12),
      R => '0'
    );
\r_V_reg_789_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(13),
      Q => r_V_reg_789(13),
      R => '0'
    );
\r_V_reg_789_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(14),
      Q => r_V_reg_789(14),
      R => '0'
    );
\r_V_reg_789_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(15),
      Q => r_V_reg_789(15),
      R => '0'
    );
\r_V_reg_789_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[11]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[15]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[15]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[15]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(15 downto 12),
      O(3 downto 0) => r_V_fu_213_p2(15 downto 12),
      S(3) => \r_V_reg_789[15]_i_2_n_0\,
      S(2) => \r_V_reg_789[15]_i_3_n_0\,
      S(1) => \r_V_reg_789[15]_i_4_n_0\,
      S(0) => \r_V_reg_789[15]_i_5_n_0\
    );
\r_V_reg_789_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(16),
      Q => r_V_reg_789(16),
      R => '0'
    );
\r_V_reg_789_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(17),
      Q => r_V_reg_789(17),
      R => '0'
    );
\r_V_reg_789_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(18),
      Q => r_V_reg_789(18),
      R => '0'
    );
\r_V_reg_789_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(19),
      Q => r_V_reg_789(19),
      R => '0'
    );
\r_V_reg_789_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[15]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[19]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[19]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[19]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(19 downto 16),
      O(3 downto 0) => r_V_fu_213_p2(19 downto 16),
      S(3) => \r_V_reg_789[19]_i_2_n_0\,
      S(2) => \r_V_reg_789[19]_i_3_n_0\,
      S(1) => \r_V_reg_789[19]_i_4_n_0\,
      S(0) => \r_V_reg_789[19]_i_5_n_0\
    );
\r_V_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(1),
      Q => r_V_reg_789(1),
      R => '0'
    );
\r_V_reg_789_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(20),
      Q => r_V_reg_789(20),
      R => '0'
    );
\r_V_reg_789_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(21),
      Q => r_V_reg_789(21),
      R => '0'
    );
\r_V_reg_789_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(22),
      Q => r_V_reg_789(22),
      R => '0'
    );
\r_V_reg_789_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(23),
      Q => r_V_reg_789(23),
      R => '0'
    );
\r_V_reg_789_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[19]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[23]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[23]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[23]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(23 downto 20),
      O(3 downto 0) => r_V_fu_213_p2(23 downto 20),
      S(3) => \r_V_reg_789[23]_i_2_n_0\,
      S(2) => \r_V_reg_789[23]_i_3_n_0\,
      S(1) => \r_V_reg_789[23]_i_4_n_0\,
      S(0) => \r_V_reg_789[23]_i_5_n_0\
    );
\r_V_reg_789_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(24),
      Q => r_V_reg_789(24),
      R => '0'
    );
\r_V_reg_789_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(25),
      Q => r_V_reg_789(25),
      R => '0'
    );
\r_V_reg_789_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(26),
      Q => r_V_reg_789(26),
      R => '0'
    );
\r_V_reg_789_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(27),
      Q => r_V_reg_789(27),
      R => '0'
    );
\r_V_reg_789_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[23]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[27]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[27]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[27]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(27 downto 24),
      O(3 downto 0) => r_V_fu_213_p2(27 downto 24),
      S(3) => \r_V_reg_789[27]_i_2_n_0\,
      S(2) => \r_V_reg_789[27]_i_3_n_0\,
      S(1) => \r_V_reg_789[27]_i_4_n_0\,
      S(0) => \r_V_reg_789[27]_i_5_n_0\
    );
\r_V_reg_789_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(28),
      Q => r_V_reg_789(28),
      R => '0'
    );
\r_V_reg_789_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(29),
      Q => r_V_reg_789(29),
      R => '0'
    );
\r_V_reg_789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(2),
      Q => r_V_reg_789(2),
      R => '0'
    );
\r_V_reg_789_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(30),
      Q => r_V_reg_789(30),
      R => '0'
    );
\r_V_reg_789_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(31),
      Q => r_V_reg_789(31),
      R => '0'
    );
\r_V_reg_789_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[27]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[31]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[31]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[31]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(31 downto 28),
      O(3 downto 0) => r_V_fu_213_p2(31 downto 28),
      S(3) => \r_V_reg_789[31]_i_2_n_0\,
      S(2) => \r_V_reg_789[31]_i_3_n_0\,
      S(1) => \r_V_reg_789[31]_i_4_n_0\,
      S(0) => \r_V_reg_789[31]_i_5_n_0\
    );
\r_V_reg_789_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(32),
      Q => r_V_reg_789(32),
      R => '0'
    );
\r_V_reg_789_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_V_reg_789_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_reg_789_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_fu_213_p2(32),
      S(3 downto 0) => B"0001"
    );
\r_V_reg_789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(3),
      Q => r_V_reg_789(3),
      R => '0'
    );
\r_V_reg_789_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_reg_789_reg[3]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[3]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[3]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => max_duty_V_read_reg_766(3 downto 0),
      O(3 downto 0) => r_V_fu_213_p2(3 downto 0),
      S(3) => \r_V_reg_789[3]_i_2_n_0\,
      S(2) => \r_V_reg_789[3]_i_3_n_0\,
      S(1) => \r_V_reg_789[3]_i_4_n_0\,
      S(0) => \r_V_reg_789[3]_i_5_n_0\
    );
\r_V_reg_789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(4),
      Q => r_V_reg_789(4),
      R => '0'
    );
\r_V_reg_789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(5),
      Q => r_V_reg_789(5),
      R => '0'
    );
\r_V_reg_789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(6),
      Q => r_V_reg_789(6),
      R => '0'
    );
\r_V_reg_789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(7),
      Q => r_V_reg_789(7),
      R => '0'
    );
\r_V_reg_789_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_789_reg[3]_i_1_n_0\,
      CO(3) => \r_V_reg_789_reg[7]_i_1_n_0\,
      CO(2) => \r_V_reg_789_reg[7]_i_1_n_1\,
      CO(1) => \r_V_reg_789_reg[7]_i_1_n_2\,
      CO(0) => \r_V_reg_789_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => max_duty_V_read_reg_766(7 downto 4),
      O(3 downto 0) => r_V_fu_213_p2(7 downto 4),
      S(3) => \r_V_reg_789[7]_i_2_n_0\,
      S(2) => \r_V_reg_789[7]_i_3_n_0\,
      S(1) => \r_V_reg_789[7]_i_4_n_0\,
      S(0) => \r_V_reg_789[7]_i_5_n_0\
    );
\r_V_reg_789_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(8),
      Q => r_V_reg_789(8),
      R => '0'
    );
\r_V_reg_789_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => r_V_fu_213_p2(9),
      Q => r_V_reg_789(9),
      R => '0'
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_63,
      Q => \rdata_reg[0]_i_6_n_0\,
      R => '0'
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_53,
      Q => \rdata_reg[10]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_52,
      Q => \rdata_reg[11]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_51,
      Q => \rdata_reg[12]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_50,
      Q => \rdata_reg[13]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_49,
      Q => \rdata_reg[14]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_48,
      Q => \rdata_reg[15]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_47,
      Q => \rdata_reg[16]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_46,
      Q => \rdata_reg[17]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_45,
      Q => \rdata_reg[18]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_44,
      Q => \rdata_reg[19]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_62,
      Q => \rdata_reg[1]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_43,
      Q => \rdata_reg[20]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_42,
      Q => \rdata_reg[21]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_41,
      Q => \rdata_reg[22]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_40,
      Q => \rdata_reg[23]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_39,
      Q => \rdata_reg[24]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_38,
      Q => \rdata_reg[25]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_37,
      Q => \rdata_reg[26]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_36,
      Q => \rdata_reg[27]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_35,
      Q => \rdata_reg[28]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_34,
      Q => \rdata_reg[29]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[2]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_61,
      Q => \rdata_reg[2]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_33,
      Q => \rdata_reg[30]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => pwm_ctrl_s_axi_U_n_97,
      Q => \rdata_reg[31]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_32,
      Q => \rdata_reg[31]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[3]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_60,
      Q => \rdata_reg[3]_i_4_n_0\,
      R => '0'
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_59,
      Q => \rdata_reg[4]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_58,
      Q => \rdata_reg[5]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_57,
      Q => \rdata_reg[6]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_56,
      Q => \rdata_reg[7]_i_5_n_0\,
      R => '0'
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_55,
      Q => \rdata_reg[8]_i_2_n_0\,
      R => '0'
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_4_n_0\,
      D => pwm_ctrl_s_axi_U_n_54,
      Q => \rdata_reg[9]_i_2_n_0\,
      R => '0'
    );
\t_V_reg_186[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(0),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(0),
      O => p_1_in(0)
    );
\t_V_reg_186[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(10),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(10),
      O => p_1_in(10)
    );
\t_V_reg_186[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(11),
      O => p_1_in(11)
    );
\t_V_reg_186[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(12),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(12),
      O => p_1_in(12)
    );
\t_V_reg_186[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(13),
      O => p_1_in(13)
    );
\t_V_reg_186[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(14),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(14),
      O => p_1_in(14)
    );
\t_V_reg_186[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(15),
      O => p_1_in(15)
    );
\t_V_reg_186[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(16),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(16),
      O => p_1_in(16)
    );
\t_V_reg_186[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(17),
      O => p_1_in(17)
    );
\t_V_reg_186[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(18),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(18),
      O => p_1_in(18)
    );
\t_V_reg_186[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(19),
      O => p_1_in(19)
    );
\t_V_reg_186[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(1),
      O => p_1_in(1)
    );
\t_V_reg_186[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(20),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(20),
      O => p_1_in(20)
    );
\t_V_reg_186[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(21),
      O => p_1_in(21)
    );
\t_V_reg_186[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(22),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(22),
      O => p_1_in(22)
    );
\t_V_reg_186[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(23),
      O => p_1_in(23)
    );
\t_V_reg_186[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(24),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(24),
      O => p_1_in(24)
    );
\t_V_reg_186[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(25),
      O => p_1_in(25)
    );
\t_V_reg_186[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(26),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(26),
      O => p_1_in(26)
    );
\t_V_reg_186[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(27),
      O => p_1_in(27)
    );
\t_V_reg_186[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(28),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(28),
      O => p_1_in(28)
    );
\t_V_reg_186[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(29),
      O => p_1_in(29)
    );
\t_V_reg_186[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(2),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(2),
      O => p_1_in(2)
    );
\t_V_reg_186[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(30),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(30),
      O => p_1_in(30)
    );
\t_V_reg_186[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tmp_fu_603_p2,
      I1 => ap_CS_fsm_state20,
      I2 => ap_CS_fsm_state18,
      O => t_V_reg_186
    );
\t_V_reg_186[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABABAAA"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => tmp_fu_603_p2,
      I2 => ap_CS_fsm_state18,
      I3 => tmp_6_fu_613_p2,
      I4 => tmp_4_fu_608_p2,
      O => \t_V_reg_186[31]_i_2_n_0\
    );
\t_V_reg_186[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(31),
      O => p_1_in(31)
    );
\t_V_reg_186[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(3),
      O => p_1_in(3)
    );
\t_V_reg_186[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(4),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(4),
      O => p_1_in(4)
    );
\t_V_reg_186[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(5),
      O => p_1_in(5)
    );
\t_V_reg_186[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(6),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(6),
      O => p_1_in(6)
    );
\t_V_reg_186[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(7),
      O => p_1_in(7)
    );
\t_V_reg_186[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(8),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(8),
      O => p_1_in(8)
    );
\t_V_reg_186[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => ap_CS_fsm_state20,
      I2 => accumulator_V(9),
      O => p_1_in(9)
    );
\t_V_reg_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(0),
      Q => \t_V_reg_186_reg_n_0_[0]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(10),
      Q => \t_V_reg_186_reg_n_0_[10]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(11),
      Q => \t_V_reg_186_reg_n_0_[11]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(12),
      Q => \t_V_reg_186_reg_n_0_[12]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(13),
      Q => \t_V_reg_186_reg_n_0_[13]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(14),
      Q => \t_V_reg_186_reg_n_0_[14]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(15),
      Q => \t_V_reg_186_reg_n_0_[15]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(16),
      Q => \t_V_reg_186_reg_n_0_[16]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(17),
      Q => \t_V_reg_186_reg_n_0_[17]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(18),
      Q => \t_V_reg_186_reg_n_0_[18]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(19),
      Q => \t_V_reg_186_reg_n_0_[19]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(1),
      Q => \t_V_reg_186_reg_n_0_[1]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(20),
      Q => \t_V_reg_186_reg_n_0_[20]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(21),
      Q => \t_V_reg_186_reg_n_0_[21]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(22),
      Q => \t_V_reg_186_reg_n_0_[22]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(23),
      Q => \t_V_reg_186_reg_n_0_[23]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(24),
      Q => \t_V_reg_186_reg_n_0_[24]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(25),
      Q => \t_V_reg_186_reg_n_0_[25]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(26),
      Q => \t_V_reg_186_reg_n_0_[26]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(27),
      Q => \t_V_reg_186_reg_n_0_[27]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(28),
      Q => \t_V_reg_186_reg_n_0_[28]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(29),
      Q => \t_V_reg_186_reg_n_0_[29]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(2),
      Q => \t_V_reg_186_reg_n_0_[2]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(30),
      Q => \t_V_reg_186_reg_n_0_[30]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(31),
      Q => \t_V_reg_186_reg_n_0_[31]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(3),
      Q => \t_V_reg_186_reg_n_0_[3]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(4),
      Q => \t_V_reg_186_reg_n_0_[4]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(5),
      Q => \t_V_reg_186_reg_n_0_[5]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(6),
      Q => \t_V_reg_186_reg_n_0_[6]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(7),
      Q => \t_V_reg_186_reg_n_0_[7]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(8),
      Q => \t_V_reg_186_reg_n_0_[8]\,
      R => t_V_reg_186
    );
\t_V_reg_186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_reg_186[31]_i_2_n_0\,
      D => p_1_in(9),
      Q => \t_V_reg_186_reg_n_0_[9]\,
      R => t_V_reg_186
    );
\tmp_10_1_reg_1128[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => tmp_14_reg_1076(24),
      I3 => accumulator_V_load_reg_1101(24),
      O => \tmp_10_1_reg_1128[0]_i_10_n_0\
    );
\tmp_10_1_reg_1128[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_14_reg_1076(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_14_reg_1076(22),
      O => \tmp_10_1_reg_1128[0]_i_12_n_0\
    );
\tmp_10_1_reg_1128[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_14_reg_1076(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_14_reg_1076(20),
      O => \tmp_10_1_reg_1128[0]_i_13_n_0\
    );
\tmp_10_1_reg_1128[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_14_reg_1076(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_14_reg_1076(18),
      O => \tmp_10_1_reg_1128[0]_i_14_n_0\
    );
\tmp_10_1_reg_1128[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_14_reg_1076(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_14_reg_1076(16),
      O => \tmp_10_1_reg_1128[0]_i_15_n_0\
    );
\tmp_10_1_reg_1128[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => tmp_14_reg_1076(22),
      I3 => accumulator_V_load_reg_1101(22),
      O => \tmp_10_1_reg_1128[0]_i_16_n_0\
    );
\tmp_10_1_reg_1128[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => tmp_14_reg_1076(20),
      I3 => accumulator_V_load_reg_1101(20),
      O => \tmp_10_1_reg_1128[0]_i_17_n_0\
    );
\tmp_10_1_reg_1128[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => tmp_14_reg_1076(18),
      I3 => accumulator_V_load_reg_1101(18),
      O => \tmp_10_1_reg_1128[0]_i_18_n_0\
    );
\tmp_10_1_reg_1128[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => tmp_14_reg_1076(16),
      I3 => accumulator_V_load_reg_1101(16),
      O => \tmp_10_1_reg_1128[0]_i_19_n_0\
    );
\tmp_10_1_reg_1128[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_14_reg_1076(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_14_reg_1076(14),
      O => \tmp_10_1_reg_1128[0]_i_21_n_0\
    );
\tmp_10_1_reg_1128[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_14_reg_1076(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_14_reg_1076(12),
      O => \tmp_10_1_reg_1128[0]_i_22_n_0\
    );
\tmp_10_1_reg_1128[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_14_reg_1076(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_14_reg_1076(10),
      O => \tmp_10_1_reg_1128[0]_i_23_n_0\
    );
\tmp_10_1_reg_1128[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_14_reg_1076(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_14_reg_1076(8),
      O => \tmp_10_1_reg_1128[0]_i_24_n_0\
    );
\tmp_10_1_reg_1128[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => tmp_14_reg_1076(14),
      I3 => accumulator_V_load_reg_1101(14),
      O => \tmp_10_1_reg_1128[0]_i_25_n_0\
    );
\tmp_10_1_reg_1128[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => tmp_14_reg_1076(12),
      I3 => accumulator_V_load_reg_1101(12),
      O => \tmp_10_1_reg_1128[0]_i_26_n_0\
    );
\tmp_10_1_reg_1128[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => tmp_14_reg_1076(10),
      I3 => accumulator_V_load_reg_1101(10),
      O => \tmp_10_1_reg_1128[0]_i_27_n_0\
    );
\tmp_10_1_reg_1128[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => tmp_14_reg_1076(8),
      I3 => accumulator_V_load_reg_1101(8),
      O => \tmp_10_1_reg_1128[0]_i_28_n_0\
    );
\tmp_10_1_reg_1128[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_14_reg_1076(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_14_reg_1076(6),
      O => \tmp_10_1_reg_1128[0]_i_29_n_0\
    );
\tmp_10_1_reg_1128[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_14_reg_1076(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_14_reg_1076(30),
      O => \tmp_10_1_reg_1128[0]_i_3_n_0\
    );
\tmp_10_1_reg_1128[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_14_reg_1076(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_14_reg_1076(4),
      O => \tmp_10_1_reg_1128[0]_i_30_n_0\
    );
\tmp_10_1_reg_1128[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_14_reg_1076(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_14_reg_1076(2),
      O => \tmp_10_1_reg_1128[0]_i_31_n_0\
    );
\tmp_10_1_reg_1128[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_14_reg_1076(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_14_reg_1076(0),
      O => \tmp_10_1_reg_1128[0]_i_32_n_0\
    );
\tmp_10_1_reg_1128[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => tmp_14_reg_1076(6),
      I3 => accumulator_V_load_reg_1101(6),
      O => \tmp_10_1_reg_1128[0]_i_33_n_0\
    );
\tmp_10_1_reg_1128[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => tmp_14_reg_1076(4),
      I3 => accumulator_V_load_reg_1101(4),
      O => \tmp_10_1_reg_1128[0]_i_34_n_0\
    );
\tmp_10_1_reg_1128[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => tmp_14_reg_1076(2),
      I3 => accumulator_V_load_reg_1101(2),
      O => \tmp_10_1_reg_1128[0]_i_35_n_0\
    );
\tmp_10_1_reg_1128[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => tmp_14_reg_1076(0),
      I3 => accumulator_V_load_reg_1101(0),
      O => \tmp_10_1_reg_1128[0]_i_36_n_0\
    );
\tmp_10_1_reg_1128[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_14_reg_1076(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_14_reg_1076(28),
      O => \tmp_10_1_reg_1128[0]_i_4_n_0\
    );
\tmp_10_1_reg_1128[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_14_reg_1076(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_14_reg_1076(26),
      O => \tmp_10_1_reg_1128[0]_i_5_n_0\
    );
\tmp_10_1_reg_1128[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_14_reg_1076(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_14_reg_1076(24),
      O => \tmp_10_1_reg_1128[0]_i_6_n_0\
    );
\tmp_10_1_reg_1128[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => tmp_14_reg_1076(30),
      I3 => accumulator_V_load_reg_1101(30),
      O => \tmp_10_1_reg_1128[0]_i_7_n_0\
    );
\tmp_10_1_reg_1128[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => tmp_14_reg_1076(28),
      I3 => accumulator_V_load_reg_1101(28),
      O => \tmp_10_1_reg_1128[0]_i_8_n_0\
    );
\tmp_10_1_reg_1128[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_14_reg_1076(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => tmp_14_reg_1076(26),
      I3 => accumulator_V_load_reg_1101(26),
      O => \tmp_10_1_reg_1128[0]_i_9_n_0\
    );
\tmp_10_1_reg_1128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_10_1_fu_628_p2,
      Q => tmp7_demorgan_fu_676_p6(1),
      R => '0'
    );
\tmp_10_1_reg_1128_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1128_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_1_fu_628_p2,
      CO(2) => \tmp_10_1_reg_1128_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_1128_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_1128_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1128[0]_i_3_n_0\,
      DI(2) => \tmp_10_1_reg_1128[0]_i_4_n_0\,
      DI(1) => \tmp_10_1_reg_1128[0]_i_5_n_0\,
      DI(0) => \tmp_10_1_reg_1128[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1128_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1128[0]_i_7_n_0\,
      S(2) => \tmp_10_1_reg_1128[0]_i_8_n_0\,
      S(1) => \tmp_10_1_reg_1128[0]_i_9_n_0\,
      S(0) => \tmp_10_1_reg_1128[0]_i_10_n_0\
    );
\tmp_10_1_reg_1128_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1128_reg[0]_i_20_n_0\,
      CO(3) => \tmp_10_1_reg_1128_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_1_reg_1128_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_1_reg_1128_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_1_reg_1128_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1128[0]_i_21_n_0\,
      DI(2) => \tmp_10_1_reg_1128[0]_i_22_n_0\,
      DI(1) => \tmp_10_1_reg_1128[0]_i_23_n_0\,
      DI(0) => \tmp_10_1_reg_1128[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1128_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1128[0]_i_25_n_0\,
      S(2) => \tmp_10_1_reg_1128[0]_i_26_n_0\,
      S(1) => \tmp_10_1_reg_1128[0]_i_27_n_0\,
      S(0) => \tmp_10_1_reg_1128[0]_i_28_n_0\
    );
\tmp_10_1_reg_1128_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_1128_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_1_reg_1128_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_1_reg_1128_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_1_reg_1128_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_1_reg_1128_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1128[0]_i_12_n_0\,
      DI(2) => \tmp_10_1_reg_1128[0]_i_13_n_0\,
      DI(1) => \tmp_10_1_reg_1128[0]_i_14_n_0\,
      DI(0) => \tmp_10_1_reg_1128[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1128_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1128[0]_i_16_n_0\,
      S(2) => \tmp_10_1_reg_1128[0]_i_17_n_0\,
      S(1) => \tmp_10_1_reg_1128[0]_i_18_n_0\,
      S(0) => \tmp_10_1_reg_1128[0]_i_19_n_0\
    );
\tmp_10_1_reg_1128_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_1_reg_1128_reg[0]_i_20_n_0\,
      CO(2) => \tmp_10_1_reg_1128_reg[0]_i_20_n_1\,
      CO(1) => \tmp_10_1_reg_1128_reg[0]_i_20_n_2\,
      CO(0) => \tmp_10_1_reg_1128_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_1128[0]_i_29_n_0\,
      DI(2) => \tmp_10_1_reg_1128[0]_i_30_n_0\,
      DI(1) => \tmp_10_1_reg_1128[0]_i_31_n_0\,
      DI(0) => \tmp_10_1_reg_1128[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_10_1_reg_1128_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_1_reg_1128[0]_i_33_n_0\,
      S(2) => \tmp_10_1_reg_1128[0]_i_34_n_0\,
      S(1) => \tmp_10_1_reg_1128[0]_i_35_n_0\,
      S(0) => \tmp_10_1_reg_1128[0]_i_36_n_0\
    );
\tmp_10_2_reg_1133[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => tmp_18_reg_1081(24),
      I3 => accumulator_V_load_reg_1101(24),
      O => \tmp_10_2_reg_1133[0]_i_10_n_0\
    );
\tmp_10_2_reg_1133[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_18_reg_1081(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_18_reg_1081(22),
      O => \tmp_10_2_reg_1133[0]_i_12_n_0\
    );
\tmp_10_2_reg_1133[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_18_reg_1081(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_18_reg_1081(20),
      O => \tmp_10_2_reg_1133[0]_i_13_n_0\
    );
\tmp_10_2_reg_1133[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_18_reg_1081(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_18_reg_1081(18),
      O => \tmp_10_2_reg_1133[0]_i_14_n_0\
    );
\tmp_10_2_reg_1133[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_18_reg_1081(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_18_reg_1081(16),
      O => \tmp_10_2_reg_1133[0]_i_15_n_0\
    );
\tmp_10_2_reg_1133[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => tmp_18_reg_1081(22),
      I3 => accumulator_V_load_reg_1101(22),
      O => \tmp_10_2_reg_1133[0]_i_16_n_0\
    );
\tmp_10_2_reg_1133[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => tmp_18_reg_1081(20),
      I3 => accumulator_V_load_reg_1101(20),
      O => \tmp_10_2_reg_1133[0]_i_17_n_0\
    );
\tmp_10_2_reg_1133[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => tmp_18_reg_1081(18),
      I3 => accumulator_V_load_reg_1101(18),
      O => \tmp_10_2_reg_1133[0]_i_18_n_0\
    );
\tmp_10_2_reg_1133[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => tmp_18_reg_1081(16),
      I3 => accumulator_V_load_reg_1101(16),
      O => \tmp_10_2_reg_1133[0]_i_19_n_0\
    );
\tmp_10_2_reg_1133[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_18_reg_1081(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_18_reg_1081(14),
      O => \tmp_10_2_reg_1133[0]_i_21_n_0\
    );
\tmp_10_2_reg_1133[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_18_reg_1081(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_18_reg_1081(12),
      O => \tmp_10_2_reg_1133[0]_i_22_n_0\
    );
\tmp_10_2_reg_1133[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_18_reg_1081(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_18_reg_1081(10),
      O => \tmp_10_2_reg_1133[0]_i_23_n_0\
    );
\tmp_10_2_reg_1133[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_18_reg_1081(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_18_reg_1081(8),
      O => \tmp_10_2_reg_1133[0]_i_24_n_0\
    );
\tmp_10_2_reg_1133[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => tmp_18_reg_1081(14),
      I3 => accumulator_V_load_reg_1101(14),
      O => \tmp_10_2_reg_1133[0]_i_25_n_0\
    );
\tmp_10_2_reg_1133[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => tmp_18_reg_1081(12),
      I3 => accumulator_V_load_reg_1101(12),
      O => \tmp_10_2_reg_1133[0]_i_26_n_0\
    );
\tmp_10_2_reg_1133[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => tmp_18_reg_1081(10),
      I3 => accumulator_V_load_reg_1101(10),
      O => \tmp_10_2_reg_1133[0]_i_27_n_0\
    );
\tmp_10_2_reg_1133[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => tmp_18_reg_1081(8),
      I3 => accumulator_V_load_reg_1101(8),
      O => \tmp_10_2_reg_1133[0]_i_28_n_0\
    );
\tmp_10_2_reg_1133[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_18_reg_1081(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_18_reg_1081(6),
      O => \tmp_10_2_reg_1133[0]_i_29_n_0\
    );
\tmp_10_2_reg_1133[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_18_reg_1081(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_18_reg_1081(30),
      O => \tmp_10_2_reg_1133[0]_i_3_n_0\
    );
\tmp_10_2_reg_1133[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_18_reg_1081(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_18_reg_1081(4),
      O => \tmp_10_2_reg_1133[0]_i_30_n_0\
    );
\tmp_10_2_reg_1133[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_18_reg_1081(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_18_reg_1081(2),
      O => \tmp_10_2_reg_1133[0]_i_31_n_0\
    );
\tmp_10_2_reg_1133[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_18_reg_1081(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_18_reg_1081(0),
      O => \tmp_10_2_reg_1133[0]_i_32_n_0\
    );
\tmp_10_2_reg_1133[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => tmp_18_reg_1081(6),
      I3 => accumulator_V_load_reg_1101(6),
      O => \tmp_10_2_reg_1133[0]_i_33_n_0\
    );
\tmp_10_2_reg_1133[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => tmp_18_reg_1081(4),
      I3 => accumulator_V_load_reg_1101(4),
      O => \tmp_10_2_reg_1133[0]_i_34_n_0\
    );
\tmp_10_2_reg_1133[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => tmp_18_reg_1081(2),
      I3 => accumulator_V_load_reg_1101(2),
      O => \tmp_10_2_reg_1133[0]_i_35_n_0\
    );
\tmp_10_2_reg_1133[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => tmp_18_reg_1081(0),
      I3 => accumulator_V_load_reg_1101(0),
      O => \tmp_10_2_reg_1133[0]_i_36_n_0\
    );
\tmp_10_2_reg_1133[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_18_reg_1081(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_18_reg_1081(28),
      O => \tmp_10_2_reg_1133[0]_i_4_n_0\
    );
\tmp_10_2_reg_1133[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_18_reg_1081(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_18_reg_1081(26),
      O => \tmp_10_2_reg_1133[0]_i_5_n_0\
    );
\tmp_10_2_reg_1133[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_18_reg_1081(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_18_reg_1081(24),
      O => \tmp_10_2_reg_1133[0]_i_6_n_0\
    );
\tmp_10_2_reg_1133[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => tmp_18_reg_1081(30),
      I3 => accumulator_V_load_reg_1101(30),
      O => \tmp_10_2_reg_1133[0]_i_7_n_0\
    );
\tmp_10_2_reg_1133[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => tmp_18_reg_1081(28),
      I3 => accumulator_V_load_reg_1101(28),
      O => \tmp_10_2_reg_1133[0]_i_8_n_0\
    );
\tmp_10_2_reg_1133[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_1081(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => tmp_18_reg_1081(26),
      I3 => accumulator_V_load_reg_1101(26),
      O => \tmp_10_2_reg_1133[0]_i_9_n_0\
    );
\tmp_10_2_reg_1133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_10_2_fu_632_p2,
      Q => tmp7_demorgan_fu_676_p6(2),
      R => '0'
    );
\tmp_10_2_reg_1133_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1133_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_2_fu_632_p2,
      CO(2) => \tmp_10_2_reg_1133_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_1133_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_1133_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1133[0]_i_3_n_0\,
      DI(2) => \tmp_10_2_reg_1133[0]_i_4_n_0\,
      DI(1) => \tmp_10_2_reg_1133[0]_i_5_n_0\,
      DI(0) => \tmp_10_2_reg_1133[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1133_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1133[0]_i_7_n_0\,
      S(2) => \tmp_10_2_reg_1133[0]_i_8_n_0\,
      S(1) => \tmp_10_2_reg_1133[0]_i_9_n_0\,
      S(0) => \tmp_10_2_reg_1133[0]_i_10_n_0\
    );
\tmp_10_2_reg_1133_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1133_reg[0]_i_20_n_0\,
      CO(3) => \tmp_10_2_reg_1133_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_2_reg_1133_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_2_reg_1133_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_2_reg_1133_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1133[0]_i_21_n_0\,
      DI(2) => \tmp_10_2_reg_1133[0]_i_22_n_0\,
      DI(1) => \tmp_10_2_reg_1133[0]_i_23_n_0\,
      DI(0) => \tmp_10_2_reg_1133[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1133_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1133[0]_i_25_n_0\,
      S(2) => \tmp_10_2_reg_1133[0]_i_26_n_0\,
      S(1) => \tmp_10_2_reg_1133[0]_i_27_n_0\,
      S(0) => \tmp_10_2_reg_1133[0]_i_28_n_0\
    );
\tmp_10_2_reg_1133_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_1133_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_2_reg_1133_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_2_reg_1133_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_2_reg_1133_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_2_reg_1133_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1133[0]_i_12_n_0\,
      DI(2) => \tmp_10_2_reg_1133[0]_i_13_n_0\,
      DI(1) => \tmp_10_2_reg_1133[0]_i_14_n_0\,
      DI(0) => \tmp_10_2_reg_1133[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1133_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1133[0]_i_16_n_0\,
      S(2) => \tmp_10_2_reg_1133[0]_i_17_n_0\,
      S(1) => \tmp_10_2_reg_1133[0]_i_18_n_0\,
      S(0) => \tmp_10_2_reg_1133[0]_i_19_n_0\
    );
\tmp_10_2_reg_1133_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_2_reg_1133_reg[0]_i_20_n_0\,
      CO(2) => \tmp_10_2_reg_1133_reg[0]_i_20_n_1\,
      CO(1) => \tmp_10_2_reg_1133_reg[0]_i_20_n_2\,
      CO(0) => \tmp_10_2_reg_1133_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_1133[0]_i_29_n_0\,
      DI(2) => \tmp_10_2_reg_1133[0]_i_30_n_0\,
      DI(1) => \tmp_10_2_reg_1133[0]_i_31_n_0\,
      DI(0) => \tmp_10_2_reg_1133[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_10_2_reg_1133_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_2_reg_1133[0]_i_33_n_0\,
      S(2) => \tmp_10_2_reg_1133[0]_i_34_n_0\,
      S(1) => \tmp_10_2_reg_1133[0]_i_35_n_0\,
      S(0) => \tmp_10_2_reg_1133[0]_i_36_n_0\
    );
\tmp_10_3_reg_1138[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_22_reg_1086(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_22_reg_1086(24),
      O => \tmp_10_3_reg_1138[0]_i_10_n_0\
    );
\tmp_10_3_reg_1138[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_22_reg_1086(22),
      O => \tmp_10_3_reg_1138[0]_i_12_n_0\
    );
\tmp_10_3_reg_1138[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_22_reg_1086(20),
      O => \tmp_10_3_reg_1138[0]_i_13_n_0\
    );
\tmp_10_3_reg_1138[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_22_reg_1086(18),
      O => \tmp_10_3_reg_1138[0]_i_14_n_0\
    );
\tmp_10_3_reg_1138[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_22_reg_1086(16),
      O => \tmp_10_3_reg_1138[0]_i_15_n_0\
    );
\tmp_10_3_reg_1138[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_22_reg_1086(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_22_reg_1086(22),
      O => \tmp_10_3_reg_1138[0]_i_16_n_0\
    );
\tmp_10_3_reg_1138[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_22_reg_1086(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_22_reg_1086(20),
      O => \tmp_10_3_reg_1138[0]_i_17_n_0\
    );
\tmp_10_3_reg_1138[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_22_reg_1086(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_22_reg_1086(18),
      O => \tmp_10_3_reg_1138[0]_i_18_n_0\
    );
\tmp_10_3_reg_1138[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_22_reg_1086(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_22_reg_1086(16),
      O => \tmp_10_3_reg_1138[0]_i_19_n_0\
    );
\tmp_10_3_reg_1138[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_22_reg_1086(14),
      O => \tmp_10_3_reg_1138[0]_i_21_n_0\
    );
\tmp_10_3_reg_1138[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_22_reg_1086(12),
      O => \tmp_10_3_reg_1138[0]_i_22_n_0\
    );
\tmp_10_3_reg_1138[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_22_reg_1086(10),
      O => \tmp_10_3_reg_1138[0]_i_23_n_0\
    );
\tmp_10_3_reg_1138[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_22_reg_1086(8),
      O => \tmp_10_3_reg_1138[0]_i_24_n_0\
    );
\tmp_10_3_reg_1138[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_22_reg_1086(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_22_reg_1086(14),
      O => \tmp_10_3_reg_1138[0]_i_25_n_0\
    );
\tmp_10_3_reg_1138[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_22_reg_1086(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_22_reg_1086(12),
      O => \tmp_10_3_reg_1138[0]_i_26_n_0\
    );
\tmp_10_3_reg_1138[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_22_reg_1086(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_22_reg_1086(10),
      O => \tmp_10_3_reg_1138[0]_i_27_n_0\
    );
\tmp_10_3_reg_1138[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_22_reg_1086(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_22_reg_1086(8),
      O => \tmp_10_3_reg_1138[0]_i_28_n_0\
    );
\tmp_10_3_reg_1138[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_22_reg_1086(6),
      O => \tmp_10_3_reg_1138[0]_i_29_n_0\
    );
\tmp_10_3_reg_1138[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_22_reg_1086(30),
      O => \tmp_10_3_reg_1138[0]_i_3_n_0\
    );
\tmp_10_3_reg_1138[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_22_reg_1086(4),
      O => \tmp_10_3_reg_1138[0]_i_30_n_0\
    );
\tmp_10_3_reg_1138[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_22_reg_1086(2),
      O => \tmp_10_3_reg_1138[0]_i_31_n_0\
    );
\tmp_10_3_reg_1138[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_22_reg_1086(0),
      O => \tmp_10_3_reg_1138[0]_i_32_n_0\
    );
\tmp_10_3_reg_1138[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_22_reg_1086(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_22_reg_1086(6),
      O => \tmp_10_3_reg_1138[0]_i_33_n_0\
    );
\tmp_10_3_reg_1138[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_22_reg_1086(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_22_reg_1086(4),
      O => \tmp_10_3_reg_1138[0]_i_34_n_0\
    );
\tmp_10_3_reg_1138[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_22_reg_1086(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_22_reg_1086(2),
      O => \tmp_10_3_reg_1138[0]_i_35_n_0\
    );
\tmp_10_3_reg_1138[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_22_reg_1086(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_22_reg_1086(0),
      O => \tmp_10_3_reg_1138[0]_i_36_n_0\
    );
\tmp_10_3_reg_1138[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_22_reg_1086(28),
      O => \tmp_10_3_reg_1138[0]_i_4_n_0\
    );
\tmp_10_3_reg_1138[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_22_reg_1086(26),
      O => \tmp_10_3_reg_1138[0]_i_5_n_0\
    );
\tmp_10_3_reg_1138[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => tmp_22_reg_1086(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_22_reg_1086(24),
      O => \tmp_10_3_reg_1138[0]_i_6_n_0\
    );
\tmp_10_3_reg_1138[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_22_reg_1086(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_22_reg_1086(30),
      O => \tmp_10_3_reg_1138[0]_i_7_n_0\
    );
\tmp_10_3_reg_1138[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_22_reg_1086(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_22_reg_1086(28),
      O => \tmp_10_3_reg_1138[0]_i_8_n_0\
    );
\tmp_10_3_reg_1138[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_22_reg_1086(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_22_reg_1086(26),
      O => \tmp_10_3_reg_1138[0]_i_9_n_0\
    );
\tmp_10_3_reg_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_10_3_fu_636_p2,
      Q => tmp6_demorgan_cast_fu_660_p1(3),
      R => '0'
    );
\tmp_10_3_reg_1138_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1138_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_3_fu_636_p2,
      CO(2) => \tmp_10_3_reg_1138_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_3_reg_1138_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_3_reg_1138_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1138[0]_i_3_n_0\,
      DI(2) => \tmp_10_3_reg_1138[0]_i_4_n_0\,
      DI(1) => \tmp_10_3_reg_1138[0]_i_5_n_0\,
      DI(0) => \tmp_10_3_reg_1138[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1138_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1138[0]_i_7_n_0\,
      S(2) => \tmp_10_3_reg_1138[0]_i_8_n_0\,
      S(1) => \tmp_10_3_reg_1138[0]_i_9_n_0\,
      S(0) => \tmp_10_3_reg_1138[0]_i_10_n_0\
    );
\tmp_10_3_reg_1138_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1138_reg[0]_i_20_n_0\,
      CO(3) => \tmp_10_3_reg_1138_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_3_reg_1138_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_3_reg_1138_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_3_reg_1138_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1138[0]_i_21_n_0\,
      DI(2) => \tmp_10_3_reg_1138[0]_i_22_n_0\,
      DI(1) => \tmp_10_3_reg_1138[0]_i_23_n_0\,
      DI(0) => \tmp_10_3_reg_1138[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1138_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1138[0]_i_25_n_0\,
      S(2) => \tmp_10_3_reg_1138[0]_i_26_n_0\,
      S(1) => \tmp_10_3_reg_1138[0]_i_27_n_0\,
      S(0) => \tmp_10_3_reg_1138[0]_i_28_n_0\
    );
\tmp_10_3_reg_1138_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_3_reg_1138_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_3_reg_1138_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_3_reg_1138_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_3_reg_1138_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_3_reg_1138_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1138[0]_i_12_n_0\,
      DI(2) => \tmp_10_3_reg_1138[0]_i_13_n_0\,
      DI(1) => \tmp_10_3_reg_1138[0]_i_14_n_0\,
      DI(0) => \tmp_10_3_reg_1138[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1138_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1138[0]_i_16_n_0\,
      S(2) => \tmp_10_3_reg_1138[0]_i_17_n_0\,
      S(1) => \tmp_10_3_reg_1138[0]_i_18_n_0\,
      S(0) => \tmp_10_3_reg_1138[0]_i_19_n_0\
    );
\tmp_10_3_reg_1138_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_3_reg_1138_reg[0]_i_20_n_0\,
      CO(2) => \tmp_10_3_reg_1138_reg[0]_i_20_n_1\,
      CO(1) => \tmp_10_3_reg_1138_reg[0]_i_20_n_2\,
      CO(0) => \tmp_10_3_reg_1138_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_3_reg_1138[0]_i_29_n_0\,
      DI(2) => \tmp_10_3_reg_1138[0]_i_30_n_0\,
      DI(1) => \tmp_10_3_reg_1138[0]_i_31_n_0\,
      DI(0) => \tmp_10_3_reg_1138[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_10_3_reg_1138_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_3_reg_1138[0]_i_33_n_0\,
      S(2) => \tmp_10_3_reg_1138[0]_i_34_n_0\,
      S(1) => \tmp_10_3_reg_1138[0]_i_35_n_0\,
      S(0) => \tmp_10_3_reg_1138[0]_i_36_n_0\
    );
\tmp_10_4_reg_1143[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => tmp_26_reg_1091(24),
      I3 => accumulator_V_load_reg_1101(24),
      O => \tmp_10_4_reg_1143[0]_i_10_n_0\
    );
\tmp_10_4_reg_1143[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_26_reg_1091(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_26_reg_1091(22),
      O => \tmp_10_4_reg_1143[0]_i_12_n_0\
    );
\tmp_10_4_reg_1143[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_26_reg_1091(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_26_reg_1091(20),
      O => \tmp_10_4_reg_1143[0]_i_13_n_0\
    );
\tmp_10_4_reg_1143[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_26_reg_1091(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_26_reg_1091(18),
      O => \tmp_10_4_reg_1143[0]_i_14_n_0\
    );
\tmp_10_4_reg_1143[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_26_reg_1091(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_26_reg_1091(16),
      O => \tmp_10_4_reg_1143[0]_i_15_n_0\
    );
\tmp_10_4_reg_1143[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => tmp_26_reg_1091(22),
      I3 => accumulator_V_load_reg_1101(22),
      O => \tmp_10_4_reg_1143[0]_i_16_n_0\
    );
\tmp_10_4_reg_1143[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => tmp_26_reg_1091(20),
      I3 => accumulator_V_load_reg_1101(20),
      O => \tmp_10_4_reg_1143[0]_i_17_n_0\
    );
\tmp_10_4_reg_1143[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => tmp_26_reg_1091(18),
      I3 => accumulator_V_load_reg_1101(18),
      O => \tmp_10_4_reg_1143[0]_i_18_n_0\
    );
\tmp_10_4_reg_1143[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => tmp_26_reg_1091(16),
      I3 => accumulator_V_load_reg_1101(16),
      O => \tmp_10_4_reg_1143[0]_i_19_n_0\
    );
\tmp_10_4_reg_1143[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_26_reg_1091(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_26_reg_1091(14),
      O => \tmp_10_4_reg_1143[0]_i_21_n_0\
    );
\tmp_10_4_reg_1143[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_26_reg_1091(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_26_reg_1091(12),
      O => \tmp_10_4_reg_1143[0]_i_22_n_0\
    );
\tmp_10_4_reg_1143[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_26_reg_1091(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_26_reg_1091(10),
      O => \tmp_10_4_reg_1143[0]_i_23_n_0\
    );
\tmp_10_4_reg_1143[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_26_reg_1091(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_26_reg_1091(8),
      O => \tmp_10_4_reg_1143[0]_i_24_n_0\
    );
\tmp_10_4_reg_1143[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => tmp_26_reg_1091(14),
      I3 => accumulator_V_load_reg_1101(14),
      O => \tmp_10_4_reg_1143[0]_i_25_n_0\
    );
\tmp_10_4_reg_1143[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => tmp_26_reg_1091(12),
      I3 => accumulator_V_load_reg_1101(12),
      O => \tmp_10_4_reg_1143[0]_i_26_n_0\
    );
\tmp_10_4_reg_1143[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => tmp_26_reg_1091(10),
      I3 => accumulator_V_load_reg_1101(10),
      O => \tmp_10_4_reg_1143[0]_i_27_n_0\
    );
\tmp_10_4_reg_1143[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => tmp_26_reg_1091(8),
      I3 => accumulator_V_load_reg_1101(8),
      O => \tmp_10_4_reg_1143[0]_i_28_n_0\
    );
\tmp_10_4_reg_1143[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_26_reg_1091(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_26_reg_1091(6),
      O => \tmp_10_4_reg_1143[0]_i_29_n_0\
    );
\tmp_10_4_reg_1143[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_26_reg_1091(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_26_reg_1091(30),
      O => \tmp_10_4_reg_1143[0]_i_3_n_0\
    );
\tmp_10_4_reg_1143[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_26_reg_1091(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_26_reg_1091(4),
      O => \tmp_10_4_reg_1143[0]_i_30_n_0\
    );
\tmp_10_4_reg_1143[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_26_reg_1091(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_26_reg_1091(2),
      O => \tmp_10_4_reg_1143[0]_i_31_n_0\
    );
\tmp_10_4_reg_1143[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_26_reg_1091(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_26_reg_1091(0),
      O => \tmp_10_4_reg_1143[0]_i_32_n_0\
    );
\tmp_10_4_reg_1143[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => tmp_26_reg_1091(6),
      I3 => accumulator_V_load_reg_1101(6),
      O => \tmp_10_4_reg_1143[0]_i_33_n_0\
    );
\tmp_10_4_reg_1143[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => tmp_26_reg_1091(4),
      I3 => accumulator_V_load_reg_1101(4),
      O => \tmp_10_4_reg_1143[0]_i_34_n_0\
    );
\tmp_10_4_reg_1143[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => tmp_26_reg_1091(2),
      I3 => accumulator_V_load_reg_1101(2),
      O => \tmp_10_4_reg_1143[0]_i_35_n_0\
    );
\tmp_10_4_reg_1143[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => tmp_26_reg_1091(0),
      I3 => accumulator_V_load_reg_1101(0),
      O => \tmp_10_4_reg_1143[0]_i_36_n_0\
    );
\tmp_10_4_reg_1143[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_26_reg_1091(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_26_reg_1091(28),
      O => \tmp_10_4_reg_1143[0]_i_4_n_0\
    );
\tmp_10_4_reg_1143[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_26_reg_1091(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_26_reg_1091(26),
      O => \tmp_10_4_reg_1143[0]_i_5_n_0\
    );
\tmp_10_4_reg_1143[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_26_reg_1091(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_26_reg_1091(24),
      O => \tmp_10_4_reg_1143[0]_i_6_n_0\
    );
\tmp_10_4_reg_1143[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => tmp_26_reg_1091(30),
      I3 => accumulator_V_load_reg_1101(30),
      O => \tmp_10_4_reg_1143[0]_i_7_n_0\
    );
\tmp_10_4_reg_1143[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => tmp_26_reg_1091(28),
      I3 => accumulator_V_load_reg_1101(28),
      O => \tmp_10_4_reg_1143[0]_i_8_n_0\
    );
\tmp_10_4_reg_1143[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_26_reg_1091(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => tmp_26_reg_1091(26),
      I3 => accumulator_V_load_reg_1101(26),
      O => \tmp_10_4_reg_1143[0]_i_9_n_0\
    );
\tmp_10_4_reg_1143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_10_4_fu_640_p2,
      Q => tmp6_demorgan_cast_fu_660_p1(4),
      R => '0'
    );
\tmp_10_4_reg_1143_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1143_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_4_fu_640_p2,
      CO(2) => \tmp_10_4_reg_1143_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_4_reg_1143_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_4_reg_1143_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1143[0]_i_3_n_0\,
      DI(2) => \tmp_10_4_reg_1143[0]_i_4_n_0\,
      DI(1) => \tmp_10_4_reg_1143[0]_i_5_n_0\,
      DI(0) => \tmp_10_4_reg_1143[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1143_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1143[0]_i_7_n_0\,
      S(2) => \tmp_10_4_reg_1143[0]_i_8_n_0\,
      S(1) => \tmp_10_4_reg_1143[0]_i_9_n_0\,
      S(0) => \tmp_10_4_reg_1143[0]_i_10_n_0\
    );
\tmp_10_4_reg_1143_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1143_reg[0]_i_20_n_0\,
      CO(3) => \tmp_10_4_reg_1143_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_4_reg_1143_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_4_reg_1143_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_4_reg_1143_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1143[0]_i_21_n_0\,
      DI(2) => \tmp_10_4_reg_1143[0]_i_22_n_0\,
      DI(1) => \tmp_10_4_reg_1143[0]_i_23_n_0\,
      DI(0) => \tmp_10_4_reg_1143[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1143_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1143[0]_i_25_n_0\,
      S(2) => \tmp_10_4_reg_1143[0]_i_26_n_0\,
      S(1) => \tmp_10_4_reg_1143[0]_i_27_n_0\,
      S(0) => \tmp_10_4_reg_1143[0]_i_28_n_0\
    );
\tmp_10_4_reg_1143_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_4_reg_1143_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_4_reg_1143_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_4_reg_1143_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_4_reg_1143_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_4_reg_1143_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1143[0]_i_12_n_0\,
      DI(2) => \tmp_10_4_reg_1143[0]_i_13_n_0\,
      DI(1) => \tmp_10_4_reg_1143[0]_i_14_n_0\,
      DI(0) => \tmp_10_4_reg_1143[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1143_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1143[0]_i_16_n_0\,
      S(2) => \tmp_10_4_reg_1143[0]_i_17_n_0\,
      S(1) => \tmp_10_4_reg_1143[0]_i_18_n_0\,
      S(0) => \tmp_10_4_reg_1143[0]_i_19_n_0\
    );
\tmp_10_4_reg_1143_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_4_reg_1143_reg[0]_i_20_n_0\,
      CO(2) => \tmp_10_4_reg_1143_reg[0]_i_20_n_1\,
      CO(1) => \tmp_10_4_reg_1143_reg[0]_i_20_n_2\,
      CO(0) => \tmp_10_4_reg_1143_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_4_reg_1143[0]_i_29_n_0\,
      DI(2) => \tmp_10_4_reg_1143[0]_i_30_n_0\,
      DI(1) => \tmp_10_4_reg_1143[0]_i_31_n_0\,
      DI(0) => \tmp_10_4_reg_1143[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_10_4_reg_1143_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_4_reg_1143[0]_i_33_n_0\,
      S(2) => \tmp_10_4_reg_1143[0]_i_34_n_0\,
      S(1) => \tmp_10_4_reg_1143[0]_i_35_n_0\,
      S(0) => \tmp_10_4_reg_1143[0]_i_36_n_0\
    );
\tmp_10_5_reg_1148[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => tmp_30_reg_1096(24),
      I3 => accumulator_V_load_reg_1101(24),
      O => \tmp_10_5_reg_1148[0]_i_10_n_0\
    );
\tmp_10_5_reg_1148[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_30_reg_1096(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_30_reg_1096(22),
      O => \tmp_10_5_reg_1148[0]_i_12_n_0\
    );
\tmp_10_5_reg_1148[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_30_reg_1096(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_30_reg_1096(20),
      O => \tmp_10_5_reg_1148[0]_i_13_n_0\
    );
\tmp_10_5_reg_1148[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_30_reg_1096(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_30_reg_1096(18),
      O => \tmp_10_5_reg_1148[0]_i_14_n_0\
    );
\tmp_10_5_reg_1148[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_30_reg_1096(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_30_reg_1096(16),
      O => \tmp_10_5_reg_1148[0]_i_15_n_0\
    );
\tmp_10_5_reg_1148[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => tmp_30_reg_1096(22),
      I3 => accumulator_V_load_reg_1101(22),
      O => \tmp_10_5_reg_1148[0]_i_16_n_0\
    );
\tmp_10_5_reg_1148[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => tmp_30_reg_1096(20),
      I3 => accumulator_V_load_reg_1101(20),
      O => \tmp_10_5_reg_1148[0]_i_17_n_0\
    );
\tmp_10_5_reg_1148[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => tmp_30_reg_1096(18),
      I3 => accumulator_V_load_reg_1101(18),
      O => \tmp_10_5_reg_1148[0]_i_18_n_0\
    );
\tmp_10_5_reg_1148[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => tmp_30_reg_1096(16),
      I3 => accumulator_V_load_reg_1101(16),
      O => \tmp_10_5_reg_1148[0]_i_19_n_0\
    );
\tmp_10_5_reg_1148[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_30_reg_1096(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_30_reg_1096(14),
      O => \tmp_10_5_reg_1148[0]_i_21_n_0\
    );
\tmp_10_5_reg_1148[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_30_reg_1096(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_30_reg_1096(12),
      O => \tmp_10_5_reg_1148[0]_i_22_n_0\
    );
\tmp_10_5_reg_1148[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_30_reg_1096(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_30_reg_1096(10),
      O => \tmp_10_5_reg_1148[0]_i_23_n_0\
    );
\tmp_10_5_reg_1148[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_30_reg_1096(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_30_reg_1096(8),
      O => \tmp_10_5_reg_1148[0]_i_24_n_0\
    );
\tmp_10_5_reg_1148[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => tmp_30_reg_1096(14),
      I3 => accumulator_V_load_reg_1101(14),
      O => \tmp_10_5_reg_1148[0]_i_25_n_0\
    );
\tmp_10_5_reg_1148[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => tmp_30_reg_1096(12),
      I3 => accumulator_V_load_reg_1101(12),
      O => \tmp_10_5_reg_1148[0]_i_26_n_0\
    );
\tmp_10_5_reg_1148[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => tmp_30_reg_1096(10),
      I3 => accumulator_V_load_reg_1101(10),
      O => \tmp_10_5_reg_1148[0]_i_27_n_0\
    );
\tmp_10_5_reg_1148[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => tmp_30_reg_1096(8),
      I3 => accumulator_V_load_reg_1101(8),
      O => \tmp_10_5_reg_1148[0]_i_28_n_0\
    );
\tmp_10_5_reg_1148[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_30_reg_1096(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_30_reg_1096(6),
      O => \tmp_10_5_reg_1148[0]_i_29_n_0\
    );
\tmp_10_5_reg_1148[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_30_reg_1096(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_30_reg_1096(30),
      O => \tmp_10_5_reg_1148[0]_i_3_n_0\
    );
\tmp_10_5_reg_1148[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_30_reg_1096(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_30_reg_1096(4),
      O => \tmp_10_5_reg_1148[0]_i_30_n_0\
    );
\tmp_10_5_reg_1148[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_30_reg_1096(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_30_reg_1096(2),
      O => \tmp_10_5_reg_1148[0]_i_31_n_0\
    );
\tmp_10_5_reg_1148[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_30_reg_1096(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_30_reg_1096(0),
      O => \tmp_10_5_reg_1148[0]_i_32_n_0\
    );
\tmp_10_5_reg_1148[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => tmp_30_reg_1096(6),
      I3 => accumulator_V_load_reg_1101(6),
      O => \tmp_10_5_reg_1148[0]_i_33_n_0\
    );
\tmp_10_5_reg_1148[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => tmp_30_reg_1096(4),
      I3 => accumulator_V_load_reg_1101(4),
      O => \tmp_10_5_reg_1148[0]_i_34_n_0\
    );
\tmp_10_5_reg_1148[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => tmp_30_reg_1096(2),
      I3 => accumulator_V_load_reg_1101(2),
      O => \tmp_10_5_reg_1148[0]_i_35_n_0\
    );
\tmp_10_5_reg_1148[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => tmp_30_reg_1096(0),
      I3 => accumulator_V_load_reg_1101(0),
      O => \tmp_10_5_reg_1148[0]_i_36_n_0\
    );
\tmp_10_5_reg_1148[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_30_reg_1096(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_30_reg_1096(28),
      O => \tmp_10_5_reg_1148[0]_i_4_n_0\
    );
\tmp_10_5_reg_1148[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_30_reg_1096(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_30_reg_1096(26),
      O => \tmp_10_5_reg_1148[0]_i_5_n_0\
    );
\tmp_10_5_reg_1148[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_30_reg_1096(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_30_reg_1096(24),
      O => \tmp_10_5_reg_1148[0]_i_6_n_0\
    );
\tmp_10_5_reg_1148[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => tmp_30_reg_1096(30),
      I3 => accumulator_V_load_reg_1101(30),
      O => \tmp_10_5_reg_1148[0]_i_7_n_0\
    );
\tmp_10_5_reg_1148[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => tmp_30_reg_1096(28),
      I3 => accumulator_V_load_reg_1101(28),
      O => \tmp_10_5_reg_1148[0]_i_8_n_0\
    );
\tmp_10_5_reg_1148[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_30_reg_1096(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => tmp_30_reg_1096(26),
      I3 => accumulator_V_load_reg_1101(26),
      O => \tmp_10_5_reg_1148[0]_i_9_n_0\
    );
\tmp_10_5_reg_1148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_10_5_fu_644_p2,
      Q => tmp7_demorgan_fu_676_p6(5),
      R => '0'
    );
\tmp_10_5_reg_1148_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1148_reg[0]_i_2_n_0\,
      CO(3) => tmp_10_5_fu_644_p2,
      CO(2) => \tmp_10_5_reg_1148_reg[0]_i_1_n_1\,
      CO(1) => \tmp_10_5_reg_1148_reg[0]_i_1_n_2\,
      CO(0) => \tmp_10_5_reg_1148_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1148[0]_i_3_n_0\,
      DI(2) => \tmp_10_5_reg_1148[0]_i_4_n_0\,
      DI(1) => \tmp_10_5_reg_1148[0]_i_5_n_0\,
      DI(0) => \tmp_10_5_reg_1148[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1148_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1148[0]_i_7_n_0\,
      S(2) => \tmp_10_5_reg_1148[0]_i_8_n_0\,
      S(1) => \tmp_10_5_reg_1148[0]_i_9_n_0\,
      S(0) => \tmp_10_5_reg_1148[0]_i_10_n_0\
    );
\tmp_10_5_reg_1148_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1148_reg[0]_i_20_n_0\,
      CO(3) => \tmp_10_5_reg_1148_reg[0]_i_11_n_0\,
      CO(2) => \tmp_10_5_reg_1148_reg[0]_i_11_n_1\,
      CO(1) => \tmp_10_5_reg_1148_reg[0]_i_11_n_2\,
      CO(0) => \tmp_10_5_reg_1148_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1148[0]_i_21_n_0\,
      DI(2) => \tmp_10_5_reg_1148[0]_i_22_n_0\,
      DI(1) => \tmp_10_5_reg_1148[0]_i_23_n_0\,
      DI(0) => \tmp_10_5_reg_1148[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1148_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1148[0]_i_25_n_0\,
      S(2) => \tmp_10_5_reg_1148[0]_i_26_n_0\,
      S(1) => \tmp_10_5_reg_1148[0]_i_27_n_0\,
      S(0) => \tmp_10_5_reg_1148[0]_i_28_n_0\
    );
\tmp_10_5_reg_1148_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_5_reg_1148_reg[0]_i_11_n_0\,
      CO(3) => \tmp_10_5_reg_1148_reg[0]_i_2_n_0\,
      CO(2) => \tmp_10_5_reg_1148_reg[0]_i_2_n_1\,
      CO(1) => \tmp_10_5_reg_1148_reg[0]_i_2_n_2\,
      CO(0) => \tmp_10_5_reg_1148_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1148[0]_i_12_n_0\,
      DI(2) => \tmp_10_5_reg_1148[0]_i_13_n_0\,
      DI(1) => \tmp_10_5_reg_1148[0]_i_14_n_0\,
      DI(0) => \tmp_10_5_reg_1148[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1148_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1148[0]_i_16_n_0\,
      S(2) => \tmp_10_5_reg_1148[0]_i_17_n_0\,
      S(1) => \tmp_10_5_reg_1148[0]_i_18_n_0\,
      S(0) => \tmp_10_5_reg_1148[0]_i_19_n_0\
    );
\tmp_10_5_reg_1148_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_5_reg_1148_reg[0]_i_20_n_0\,
      CO(2) => \tmp_10_5_reg_1148_reg[0]_i_20_n_1\,
      CO(1) => \tmp_10_5_reg_1148_reg[0]_i_20_n_2\,
      CO(0) => \tmp_10_5_reg_1148_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_5_reg_1148[0]_i_29_n_0\,
      DI(2) => \tmp_10_5_reg_1148[0]_i_30_n_0\,
      DI(1) => \tmp_10_5_reg_1148[0]_i_31_n_0\,
      DI(0) => \tmp_10_5_reg_1148[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_10_5_reg_1148_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_10_5_reg_1148[0]_i_33_n_0\,
      S(2) => \tmp_10_5_reg_1148[0]_i_34_n_0\,
      S(1) => \tmp_10_5_reg_1148[0]_i_35_n_0\,
      S(0) => \tmp_10_5_reg_1148[0]_i_36_n_0\
    );
\tmp_10_reg_1071[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(0),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(0),
      O => tmp_10_fu_497_p3(0)
    );
\tmp_10_reg_1071[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(10),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(10),
      O => tmp_10_fu_497_p3(10)
    );
\tmp_10_reg_1071[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(11),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(11),
      O => tmp_10_fu_497_p3(11)
    );
\tmp_10_reg_1071[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(12),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(12),
      O => tmp_10_fu_497_p3(12)
    );
\tmp_10_reg_1071[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(13),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(13),
      O => tmp_10_fu_497_p3(13)
    );
\tmp_10_reg_1071[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(14),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(14),
      O => tmp_10_fu_497_p3(14)
    );
\tmp_10_reg_1071[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(15),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(15),
      O => tmp_10_fu_497_p3(15)
    );
\tmp_10_reg_1071[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(16),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(16),
      O => tmp_10_fu_497_p3(16)
    );
\tmp_10_reg_1071[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(17),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(17),
      O => tmp_10_fu_497_p3(17)
    );
\tmp_10_reg_1071[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(18),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(18),
      O => tmp_10_fu_497_p3(18)
    );
\tmp_10_reg_1071[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(19),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(19),
      O => tmp_10_fu_497_p3(19)
    );
\tmp_10_reg_1071[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(1),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(1),
      O => tmp_10_fu_497_p3(1)
    );
\tmp_10_reg_1071[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(20),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(20),
      O => tmp_10_fu_497_p3(20)
    );
\tmp_10_reg_1071[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(21),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(21),
      O => tmp_10_fu_497_p3(21)
    );
\tmp_10_reg_1071[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(22),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(22),
      O => tmp_10_fu_497_p3(22)
    );
\tmp_10_reg_1071[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(23),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(23),
      O => tmp_10_fu_497_p3(23)
    );
\tmp_10_reg_1071[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(24),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(24),
      O => tmp_10_fu_497_p3(24)
    );
\tmp_10_reg_1071[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(25),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(25),
      O => tmp_10_fu_497_p3(25)
    );
\tmp_10_reg_1071[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(26),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(26),
      O => tmp_10_fu_497_p3(26)
    );
\tmp_10_reg_1071[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(27),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(27),
      O => tmp_10_fu_497_p3(27)
    );
\tmp_10_reg_1071[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(28),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(28),
      O => tmp_10_fu_497_p3(28)
    );
\tmp_10_reg_1071[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(29),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(29),
      O => tmp_10_fu_497_p3(29)
    );
\tmp_10_reg_1071[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(2),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(2),
      O => tmp_10_fu_497_p3(2)
    );
\tmp_10_reg_1071[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(30),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(30),
      O => tmp_10_fu_497_p3(30)
    );
\tmp_10_reg_1071[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(31),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(31),
      O => tmp_10_fu_497_p3(31)
    );
\tmp_10_reg_1071[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(3),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(3),
      O => tmp_10_fu_497_p3(3)
    );
\tmp_10_reg_1071[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(4),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(4),
      O => tmp_10_fu_497_p3(4)
    );
\tmp_10_reg_1071[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(5),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(5),
      O => tmp_10_fu_497_p3(5)
    );
\tmp_10_reg_1071[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(6),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(6),
      O => tmp_10_fu_497_p3(6)
    );
\tmp_10_reg_1071[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(7),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(7),
      O => tmp_10_fu_497_p3(7)
    );
\tmp_10_reg_1071[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(8),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(8),
      O => tmp_10_fu_497_p3(8)
    );
\tmp_10_reg_1071[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_3_reg_974(9),
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => r_V_1_reg_969(65),
      I3 => tmp_7_reg_1041(9),
      O => tmp_10_fu_497_p3(9)
    );
\tmp_10_reg_1071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(0),
      Q => tmp_10_reg_1071(0),
      R => '0'
    );
\tmp_10_reg_1071_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(10),
      Q => tmp_10_reg_1071(10),
      R => '0'
    );
\tmp_10_reg_1071_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(11),
      Q => tmp_10_reg_1071(11),
      R => '0'
    );
\tmp_10_reg_1071_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(12),
      Q => tmp_10_reg_1071(12),
      R => '0'
    );
\tmp_10_reg_1071_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(13),
      Q => tmp_10_reg_1071(13),
      R => '0'
    );
\tmp_10_reg_1071_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(14),
      Q => tmp_10_reg_1071(14),
      R => '0'
    );
\tmp_10_reg_1071_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(15),
      Q => tmp_10_reg_1071(15),
      R => '0'
    );
\tmp_10_reg_1071_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(16),
      Q => tmp_10_reg_1071(16),
      R => '0'
    );
\tmp_10_reg_1071_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(17),
      Q => tmp_10_reg_1071(17),
      R => '0'
    );
\tmp_10_reg_1071_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(18),
      Q => tmp_10_reg_1071(18),
      R => '0'
    );
\tmp_10_reg_1071_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(19),
      Q => tmp_10_reg_1071(19),
      R => '0'
    );
\tmp_10_reg_1071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(1),
      Q => tmp_10_reg_1071(1),
      R => '0'
    );
\tmp_10_reg_1071_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(20),
      Q => tmp_10_reg_1071(20),
      R => '0'
    );
\tmp_10_reg_1071_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(21),
      Q => tmp_10_reg_1071(21),
      R => '0'
    );
\tmp_10_reg_1071_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(22),
      Q => tmp_10_reg_1071(22),
      R => '0'
    );
\tmp_10_reg_1071_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(23),
      Q => tmp_10_reg_1071(23),
      R => '0'
    );
\tmp_10_reg_1071_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(24),
      Q => tmp_10_reg_1071(24),
      R => '0'
    );
\tmp_10_reg_1071_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(25),
      Q => tmp_10_reg_1071(25),
      R => '0'
    );
\tmp_10_reg_1071_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(26),
      Q => tmp_10_reg_1071(26),
      R => '0'
    );
\tmp_10_reg_1071_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(27),
      Q => tmp_10_reg_1071(27),
      R => '0'
    );
\tmp_10_reg_1071_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(28),
      Q => tmp_10_reg_1071(28),
      R => '0'
    );
\tmp_10_reg_1071_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(29),
      Q => tmp_10_reg_1071(29),
      R => '0'
    );
\tmp_10_reg_1071_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(2),
      Q => tmp_10_reg_1071(2),
      R => '0'
    );
\tmp_10_reg_1071_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(30),
      Q => tmp_10_reg_1071(30),
      R => '0'
    );
\tmp_10_reg_1071_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(31),
      Q => tmp_10_reg_1071(31),
      R => '0'
    );
\tmp_10_reg_1071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(3),
      Q => tmp_10_reg_1071(3),
      R => '0'
    );
\tmp_10_reg_1071_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(4),
      Q => tmp_10_reg_1071(4),
      R => '0'
    );
\tmp_10_reg_1071_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(5),
      Q => tmp_10_reg_1071(5),
      R => '0'
    );
\tmp_10_reg_1071_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(6),
      Q => tmp_10_reg_1071(6),
      R => '0'
    );
\tmp_10_reg_1071_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(7),
      Q => tmp_10_reg_1071(7),
      R => '0'
    );
\tmp_10_reg_1071_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(8),
      Q => tmp_10_reg_1071(8),
      R => '0'
    );
\tmp_10_reg_1071_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_10_fu_497_p3(9),
      Q => tmp_10_reg_1071(9),
      R => '0'
    );
\tmp_11_reg_986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(31),
      Q => tmp_11_reg_986(0),
      R => '0'
    );
\tmp_11_reg_986_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(41),
      Q => tmp_11_reg_986(10),
      R => '0'
    );
\tmp_11_reg_986_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(42),
      Q => tmp_11_reg_986(11),
      R => '0'
    );
\tmp_11_reg_986_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(43),
      Q => tmp_11_reg_986(12),
      R => '0'
    );
\tmp_11_reg_986_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(44),
      Q => tmp_11_reg_986(13),
      R => '0'
    );
\tmp_11_reg_986_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(45),
      Q => tmp_11_reg_986(14),
      R => '0'
    );
\tmp_11_reg_986_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(46),
      Q => tmp_11_reg_986(15),
      R => '0'
    );
\tmp_11_reg_986_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(47),
      Q => tmp_11_reg_986(16),
      R => '0'
    );
\tmp_11_reg_986_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(48),
      Q => tmp_11_reg_986(17),
      R => '0'
    );
\tmp_11_reg_986_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(49),
      Q => tmp_11_reg_986(18),
      R => '0'
    );
\tmp_11_reg_986_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(50),
      Q => tmp_11_reg_986(19),
      R => '0'
    );
\tmp_11_reg_986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(32),
      Q => tmp_11_reg_986(1),
      R => '0'
    );
\tmp_11_reg_986_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(51),
      Q => tmp_11_reg_986(20),
      R => '0'
    );
\tmp_11_reg_986_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(52),
      Q => tmp_11_reg_986(21),
      R => '0'
    );
\tmp_11_reg_986_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(53),
      Q => tmp_11_reg_986(22),
      R => '0'
    );
\tmp_11_reg_986_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(54),
      Q => tmp_11_reg_986(23),
      R => '0'
    );
\tmp_11_reg_986_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(55),
      Q => tmp_11_reg_986(24),
      R => '0'
    );
\tmp_11_reg_986_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(56),
      Q => tmp_11_reg_986(25),
      R => '0'
    );
\tmp_11_reg_986_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(57),
      Q => tmp_11_reg_986(26),
      R => '0'
    );
\tmp_11_reg_986_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(58),
      Q => tmp_11_reg_986(27),
      R => '0'
    );
\tmp_11_reg_986_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(59),
      Q => tmp_11_reg_986(28),
      R => '0'
    );
\tmp_11_reg_986_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(60),
      Q => tmp_11_reg_986(29),
      R => '0'
    );
\tmp_11_reg_986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(33),
      Q => tmp_11_reg_986(2),
      R => '0'
    );
\tmp_11_reg_986_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(61),
      Q => tmp_11_reg_986(30),
      R => '0'
    );
\tmp_11_reg_986_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(62),
      Q => tmp_11_reg_986(31),
      R => '0'
    );
\tmp_11_reg_986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(34),
      Q => tmp_11_reg_986(3),
      R => '0'
    );
\tmp_11_reg_986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(35),
      Q => tmp_11_reg_986(4),
      R => '0'
    );
\tmp_11_reg_986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(36),
      Q => tmp_11_reg_986(5),
      R => '0'
    );
\tmp_11_reg_986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(37),
      Q => tmp_11_reg_986(6),
      R => '0'
    );
\tmp_11_reg_986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(38),
      Q => tmp_11_reg_986(7),
      R => '0'
    );
\tmp_11_reg_986_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(39),
      Q => tmp_11_reg_986(8),
      R => '0'
    );
\tmp_11_reg_986_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_328_p2(40),
      Q => tmp_11_reg_986(9),
      R => '0'
    );
\tmp_12_reg_1046[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_11_reg_986(0),
      O => tmp_12_fu_460_p2(0)
    );
\tmp_12_reg_1046[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      O => tmp_12_reg_10460
    );
\tmp_12_reg_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(0),
      Q => tmp_12_reg_1046(0),
      R => '0'
    );
\tmp_12_reg_1046_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(10),
      Q => tmp_12_reg_1046(10),
      R => '0'
    );
\tmp_12_reg_1046_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(11),
      Q => tmp_12_reg_1046(11),
      R => '0'
    );
\tmp_12_reg_1046_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(12),
      Q => tmp_12_reg_1046(12),
      R => '0'
    );
\tmp_12_reg_1046_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[8]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[12]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[12]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[12]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(12 downto 9),
      S(3 downto 0) => tmp_11_reg_986(12 downto 9)
    );
\tmp_12_reg_1046_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(13),
      Q => tmp_12_reg_1046(13),
      R => '0'
    );
\tmp_12_reg_1046_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(14),
      Q => tmp_12_reg_1046(14),
      R => '0'
    );
\tmp_12_reg_1046_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(15),
      Q => tmp_12_reg_1046(15),
      R => '0'
    );
\tmp_12_reg_1046_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(16),
      Q => tmp_12_reg_1046(16),
      R => '0'
    );
\tmp_12_reg_1046_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[12]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[16]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[16]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[16]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(16 downto 13),
      S(3 downto 0) => tmp_11_reg_986(16 downto 13)
    );
\tmp_12_reg_1046_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(17),
      Q => tmp_12_reg_1046(17),
      R => '0'
    );
\tmp_12_reg_1046_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(18),
      Q => tmp_12_reg_1046(18),
      R => '0'
    );
\tmp_12_reg_1046_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(19),
      Q => tmp_12_reg_1046(19),
      R => '0'
    );
\tmp_12_reg_1046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(1),
      Q => tmp_12_reg_1046(1),
      R => '0'
    );
\tmp_12_reg_1046_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(20),
      Q => tmp_12_reg_1046(20),
      R => '0'
    );
\tmp_12_reg_1046_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[16]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[20]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[20]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[20]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(20 downto 17),
      S(3 downto 0) => tmp_11_reg_986(20 downto 17)
    );
\tmp_12_reg_1046_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(21),
      Q => tmp_12_reg_1046(21),
      R => '0'
    );
\tmp_12_reg_1046_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(22),
      Q => tmp_12_reg_1046(22),
      R => '0'
    );
\tmp_12_reg_1046_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(23),
      Q => tmp_12_reg_1046(23),
      R => '0'
    );
\tmp_12_reg_1046_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(24),
      Q => tmp_12_reg_1046(24),
      R => '0'
    );
\tmp_12_reg_1046_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[20]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[24]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[24]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[24]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(24 downto 21),
      S(3 downto 0) => tmp_11_reg_986(24 downto 21)
    );
\tmp_12_reg_1046_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(25),
      Q => tmp_12_reg_1046(25),
      R => '0'
    );
\tmp_12_reg_1046_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(26),
      Q => tmp_12_reg_1046(26),
      R => '0'
    );
\tmp_12_reg_1046_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(27),
      Q => tmp_12_reg_1046(27),
      R => '0'
    );
\tmp_12_reg_1046_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(28),
      Q => tmp_12_reg_1046(28),
      R => '0'
    );
\tmp_12_reg_1046_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[24]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[28]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[28]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[28]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(28 downto 25),
      S(3 downto 0) => tmp_11_reg_986(28 downto 25)
    );
\tmp_12_reg_1046_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(29),
      Q => tmp_12_reg_1046(29),
      R => '0'
    );
\tmp_12_reg_1046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(2),
      Q => tmp_12_reg_1046(2),
      R => '0'
    );
\tmp_12_reg_1046_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(30),
      Q => tmp_12_reg_1046(30),
      R => '0'
    );
\tmp_12_reg_1046_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(31),
      Q => tmp_12_reg_1046(31),
      R => '0'
    );
\tmp_12_reg_1046_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_12_reg_1046_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_12_reg_1046_reg[31]_i_2_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_12_reg_1046_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_12_fu_460_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_11_reg_986(31 downto 29)
    );
\tmp_12_reg_1046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(3),
      Q => tmp_12_reg_1046(3),
      R => '0'
    );
\tmp_12_reg_1046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(4),
      Q => tmp_12_reg_1046(4),
      R => '0'
    );
\tmp_12_reg_1046_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1046_reg[4]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[4]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[4]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[4]_i_1_n_3\,
      CYINIT => tmp_11_reg_986(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(4 downto 1),
      S(3 downto 0) => tmp_11_reg_986(4 downto 1)
    );
\tmp_12_reg_1046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(5),
      Q => tmp_12_reg_1046(5),
      R => '0'
    );
\tmp_12_reg_1046_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(6),
      Q => tmp_12_reg_1046(6),
      R => '0'
    );
\tmp_12_reg_1046_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(7),
      Q => tmp_12_reg_1046(7),
      R => '0'
    );
\tmp_12_reg_1046_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(8),
      Q => tmp_12_reg_1046(8),
      R => '0'
    );
\tmp_12_reg_1046_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1046_reg[4]_i_1_n_0\,
      CO(3) => \tmp_12_reg_1046_reg[8]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1046_reg[8]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1046_reg[8]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1046_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_12_fu_460_p2(8 downto 5),
      S(3 downto 0) => tmp_11_reg_986(8 downto 5)
    );
\tmp_12_reg_1046_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10460,
      D => tmp_12_fu_460_p2(9),
      Q => tmp_12_reg_1046(9),
      R => '0'
    );
\tmp_14_reg_1076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(0),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(0),
      O => tmp_14_fu_516_p3(0)
    );
\tmp_14_reg_1076[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(10),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(10),
      O => tmp_14_fu_516_p3(10)
    );
\tmp_14_reg_1076[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(11),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(11),
      O => tmp_14_fu_516_p3(11)
    );
\tmp_14_reg_1076[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(12),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(12),
      O => tmp_14_fu_516_p3(12)
    );
\tmp_14_reg_1076[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(13),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(13),
      O => tmp_14_fu_516_p3(13)
    );
\tmp_14_reg_1076[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(14),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(14),
      O => tmp_14_fu_516_p3(14)
    );
\tmp_14_reg_1076[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(15),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(15),
      O => tmp_14_fu_516_p3(15)
    );
\tmp_14_reg_1076[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(16),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(16),
      O => tmp_14_fu_516_p3(16)
    );
\tmp_14_reg_1076[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(17),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(17),
      O => tmp_14_fu_516_p3(17)
    );
\tmp_14_reg_1076[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(18),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(18),
      O => tmp_14_fu_516_p3(18)
    );
\tmp_14_reg_1076[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(19),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(19),
      O => tmp_14_fu_516_p3(19)
    );
\tmp_14_reg_1076[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(1),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(1),
      O => tmp_14_fu_516_p3(1)
    );
\tmp_14_reg_1076[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(20),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(20),
      O => tmp_14_fu_516_p3(20)
    );
\tmp_14_reg_1076[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(21),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(21),
      O => tmp_14_fu_516_p3(21)
    );
\tmp_14_reg_1076[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(22),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(22),
      O => tmp_14_fu_516_p3(22)
    );
\tmp_14_reg_1076[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(23),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(23),
      O => tmp_14_fu_516_p3(23)
    );
\tmp_14_reg_1076[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(24),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(24),
      O => tmp_14_fu_516_p3(24)
    );
\tmp_14_reg_1076[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(25),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(25),
      O => tmp_14_fu_516_p3(25)
    );
\tmp_14_reg_1076[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(26),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(26),
      O => tmp_14_fu_516_p3(26)
    );
\tmp_14_reg_1076[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(27),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(27),
      O => tmp_14_fu_516_p3(27)
    );
\tmp_14_reg_1076[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(28),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(28),
      O => tmp_14_fu_516_p3(28)
    );
\tmp_14_reg_1076[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(29),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(29),
      O => tmp_14_fu_516_p3(29)
    );
\tmp_14_reg_1076[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(2),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(2),
      O => tmp_14_fu_516_p3(2)
    );
\tmp_14_reg_1076[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(30),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(30),
      O => tmp_14_fu_516_p3(30)
    );
\tmp_14_reg_1076[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(31),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(31),
      O => tmp_14_fu_516_p3(31)
    );
\tmp_14_reg_1076[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(3),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(3),
      O => tmp_14_fu_516_p3(3)
    );
\tmp_14_reg_1076[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(4),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(4),
      O => tmp_14_fu_516_p3(4)
    );
\tmp_14_reg_1076[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(5),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(5),
      O => tmp_14_fu_516_p3(5)
    );
\tmp_14_reg_1076[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(6),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(6),
      O => tmp_14_fu_516_p3(6)
    );
\tmp_14_reg_1076[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(7),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(7),
      O => tmp_14_fu_516_p3(7)
    );
\tmp_14_reg_1076[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(8),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(8),
      O => tmp_14_fu_516_p3(8)
    );
\tmp_14_reg_1076[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_11_reg_986(9),
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => r_V_1_1_reg_981(65),
      I3 => tmp_12_reg_1046(9),
      O => tmp_14_fu_516_p3(9)
    );
\tmp_14_reg_1076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(0),
      Q => tmp_14_reg_1076(0),
      R => '0'
    );
\tmp_14_reg_1076_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(10),
      Q => tmp_14_reg_1076(10),
      R => '0'
    );
\tmp_14_reg_1076_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(11),
      Q => tmp_14_reg_1076(11),
      R => '0'
    );
\tmp_14_reg_1076_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(12),
      Q => tmp_14_reg_1076(12),
      R => '0'
    );
\tmp_14_reg_1076_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(13),
      Q => tmp_14_reg_1076(13),
      R => '0'
    );
\tmp_14_reg_1076_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(14),
      Q => tmp_14_reg_1076(14),
      R => '0'
    );
\tmp_14_reg_1076_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(15),
      Q => tmp_14_reg_1076(15),
      R => '0'
    );
\tmp_14_reg_1076_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(16),
      Q => tmp_14_reg_1076(16),
      R => '0'
    );
\tmp_14_reg_1076_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(17),
      Q => tmp_14_reg_1076(17),
      R => '0'
    );
\tmp_14_reg_1076_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(18),
      Q => tmp_14_reg_1076(18),
      R => '0'
    );
\tmp_14_reg_1076_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(19),
      Q => tmp_14_reg_1076(19),
      R => '0'
    );
\tmp_14_reg_1076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(1),
      Q => tmp_14_reg_1076(1),
      R => '0'
    );
\tmp_14_reg_1076_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(20),
      Q => tmp_14_reg_1076(20),
      R => '0'
    );
\tmp_14_reg_1076_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(21),
      Q => tmp_14_reg_1076(21),
      R => '0'
    );
\tmp_14_reg_1076_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(22),
      Q => tmp_14_reg_1076(22),
      R => '0'
    );
\tmp_14_reg_1076_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(23),
      Q => tmp_14_reg_1076(23),
      R => '0'
    );
\tmp_14_reg_1076_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(24),
      Q => tmp_14_reg_1076(24),
      R => '0'
    );
\tmp_14_reg_1076_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(25),
      Q => tmp_14_reg_1076(25),
      R => '0'
    );
\tmp_14_reg_1076_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(26),
      Q => tmp_14_reg_1076(26),
      R => '0'
    );
\tmp_14_reg_1076_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(27),
      Q => tmp_14_reg_1076(27),
      R => '0'
    );
\tmp_14_reg_1076_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(28),
      Q => tmp_14_reg_1076(28),
      R => '0'
    );
\tmp_14_reg_1076_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(29),
      Q => tmp_14_reg_1076(29),
      R => '0'
    );
\tmp_14_reg_1076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(2),
      Q => tmp_14_reg_1076(2),
      R => '0'
    );
\tmp_14_reg_1076_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(30),
      Q => tmp_14_reg_1076(30),
      R => '0'
    );
\tmp_14_reg_1076_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(31),
      Q => tmp_14_reg_1076(31),
      R => '0'
    );
\tmp_14_reg_1076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(3),
      Q => tmp_14_reg_1076(3),
      R => '0'
    );
\tmp_14_reg_1076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(4),
      Q => tmp_14_reg_1076(4),
      R => '0'
    );
\tmp_14_reg_1076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(5),
      Q => tmp_14_reg_1076(5),
      R => '0'
    );
\tmp_14_reg_1076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(6),
      Q => tmp_14_reg_1076(6),
      R => '0'
    );
\tmp_14_reg_1076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(7),
      Q => tmp_14_reg_1076(7),
      R => '0'
    );
\tmp_14_reg_1076_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(8),
      Q => tmp_14_reg_1076(8),
      R => '0'
    );
\tmp_14_reg_1076_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_14_fu_516_p3(9),
      Q => tmp_14_reg_1076(9),
      R => '0'
    );
\tmp_15_reg_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(31),
      Q => tmp_15_reg_998(0),
      R => '0'
    );
\tmp_15_reg_998_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(41),
      Q => tmp_15_reg_998(10),
      R => '0'
    );
\tmp_15_reg_998_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(42),
      Q => tmp_15_reg_998(11),
      R => '0'
    );
\tmp_15_reg_998_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(43),
      Q => tmp_15_reg_998(12),
      R => '0'
    );
\tmp_15_reg_998_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(44),
      Q => tmp_15_reg_998(13),
      R => '0'
    );
\tmp_15_reg_998_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(45),
      Q => tmp_15_reg_998(14),
      R => '0'
    );
\tmp_15_reg_998_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(46),
      Q => tmp_15_reg_998(15),
      R => '0'
    );
\tmp_15_reg_998_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(47),
      Q => tmp_15_reg_998(16),
      R => '0'
    );
\tmp_15_reg_998_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(48),
      Q => tmp_15_reg_998(17),
      R => '0'
    );
\tmp_15_reg_998_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(49),
      Q => tmp_15_reg_998(18),
      R => '0'
    );
\tmp_15_reg_998_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(50),
      Q => tmp_15_reg_998(19),
      R => '0'
    );
\tmp_15_reg_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(32),
      Q => tmp_15_reg_998(1),
      R => '0'
    );
\tmp_15_reg_998_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(51),
      Q => tmp_15_reg_998(20),
      R => '0'
    );
\tmp_15_reg_998_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(52),
      Q => tmp_15_reg_998(21),
      R => '0'
    );
\tmp_15_reg_998_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(53),
      Q => tmp_15_reg_998(22),
      R => '0'
    );
\tmp_15_reg_998_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(54),
      Q => tmp_15_reg_998(23),
      R => '0'
    );
\tmp_15_reg_998_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(55),
      Q => tmp_15_reg_998(24),
      R => '0'
    );
\tmp_15_reg_998_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(56),
      Q => tmp_15_reg_998(25),
      R => '0'
    );
\tmp_15_reg_998_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(57),
      Q => tmp_15_reg_998(26),
      R => '0'
    );
\tmp_15_reg_998_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(58),
      Q => tmp_15_reg_998(27),
      R => '0'
    );
\tmp_15_reg_998_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(59),
      Q => tmp_15_reg_998(28),
      R => '0'
    );
\tmp_15_reg_998_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(60),
      Q => tmp_15_reg_998(29),
      R => '0'
    );
\tmp_15_reg_998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(33),
      Q => tmp_15_reg_998(2),
      R => '0'
    );
\tmp_15_reg_998_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(61),
      Q => tmp_15_reg_998(30),
      R => '0'
    );
\tmp_15_reg_998_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(62),
      Q => tmp_15_reg_998(31),
      R => '0'
    );
\tmp_15_reg_998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(34),
      Q => tmp_15_reg_998(3),
      R => '0'
    );
\tmp_15_reg_998_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(35),
      Q => tmp_15_reg_998(4),
      R => '0'
    );
\tmp_15_reg_998_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(36),
      Q => tmp_15_reg_998(5),
      R => '0'
    );
\tmp_15_reg_998_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(37),
      Q => tmp_15_reg_998(6),
      R => '0'
    );
\tmp_15_reg_998_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(38),
      Q => tmp_15_reg_998(7),
      R => '0'
    );
\tmp_15_reg_998_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(39),
      Q => tmp_15_reg_998(8),
      R => '0'
    );
\tmp_15_reg_998_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_342_p2(40),
      Q => tmp_15_reg_998(9),
      R => '0'
    );
\tmp_16_reg_1051[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_15_reg_998(0),
      O => tmp_16_fu_465_p2(0)
    );
\tmp_16_reg_1051[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      O => tmp_16_reg_10510
    );
\tmp_16_reg_1051_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(0),
      Q => tmp_16_reg_1051(0),
      R => '0'
    );
\tmp_16_reg_1051_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(10),
      Q => tmp_16_reg_1051(10),
      R => '0'
    );
\tmp_16_reg_1051_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(11),
      Q => tmp_16_reg_1051(11),
      R => '0'
    );
\tmp_16_reg_1051_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(12),
      Q => tmp_16_reg_1051(12),
      R => '0'
    );
\tmp_16_reg_1051_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[8]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[12]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[12]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[12]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(12 downto 9),
      S(3 downto 0) => tmp_15_reg_998(12 downto 9)
    );
\tmp_16_reg_1051_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(13),
      Q => tmp_16_reg_1051(13),
      R => '0'
    );
\tmp_16_reg_1051_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(14),
      Q => tmp_16_reg_1051(14),
      R => '0'
    );
\tmp_16_reg_1051_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(15),
      Q => tmp_16_reg_1051(15),
      R => '0'
    );
\tmp_16_reg_1051_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(16),
      Q => tmp_16_reg_1051(16),
      R => '0'
    );
\tmp_16_reg_1051_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[12]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[16]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[16]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[16]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(16 downto 13),
      S(3 downto 0) => tmp_15_reg_998(16 downto 13)
    );
\tmp_16_reg_1051_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(17),
      Q => tmp_16_reg_1051(17),
      R => '0'
    );
\tmp_16_reg_1051_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(18),
      Q => tmp_16_reg_1051(18),
      R => '0'
    );
\tmp_16_reg_1051_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(19),
      Q => tmp_16_reg_1051(19),
      R => '0'
    );
\tmp_16_reg_1051_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(1),
      Q => tmp_16_reg_1051(1),
      R => '0'
    );
\tmp_16_reg_1051_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(20),
      Q => tmp_16_reg_1051(20),
      R => '0'
    );
\tmp_16_reg_1051_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[16]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[20]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[20]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[20]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(20 downto 17),
      S(3 downto 0) => tmp_15_reg_998(20 downto 17)
    );
\tmp_16_reg_1051_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(21),
      Q => tmp_16_reg_1051(21),
      R => '0'
    );
\tmp_16_reg_1051_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(22),
      Q => tmp_16_reg_1051(22),
      R => '0'
    );
\tmp_16_reg_1051_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(23),
      Q => tmp_16_reg_1051(23),
      R => '0'
    );
\tmp_16_reg_1051_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(24),
      Q => tmp_16_reg_1051(24),
      R => '0'
    );
\tmp_16_reg_1051_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[20]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[24]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[24]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[24]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(24 downto 21),
      S(3 downto 0) => tmp_15_reg_998(24 downto 21)
    );
\tmp_16_reg_1051_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(25),
      Q => tmp_16_reg_1051(25),
      R => '0'
    );
\tmp_16_reg_1051_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(26),
      Q => tmp_16_reg_1051(26),
      R => '0'
    );
\tmp_16_reg_1051_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(27),
      Q => tmp_16_reg_1051(27),
      R => '0'
    );
\tmp_16_reg_1051_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(28),
      Q => tmp_16_reg_1051(28),
      R => '0'
    );
\tmp_16_reg_1051_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[24]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[28]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[28]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[28]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(28 downto 25),
      S(3 downto 0) => tmp_15_reg_998(28 downto 25)
    );
\tmp_16_reg_1051_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(29),
      Q => tmp_16_reg_1051(29),
      R => '0'
    );
\tmp_16_reg_1051_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(2),
      Q => tmp_16_reg_1051(2),
      R => '0'
    );
\tmp_16_reg_1051_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(30),
      Q => tmp_16_reg_1051(30),
      R => '0'
    );
\tmp_16_reg_1051_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(31),
      Q => tmp_16_reg_1051(31),
      R => '0'
    );
\tmp_16_reg_1051_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_16_reg_1051_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_16_reg_1051_reg[31]_i_2_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_16_reg_1051_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_16_fu_465_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_15_reg_998(31 downto 29)
    );
\tmp_16_reg_1051_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(3),
      Q => tmp_16_reg_1051(3),
      R => '0'
    );
\tmp_16_reg_1051_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(4),
      Q => tmp_16_reg_1051(4),
      R => '0'
    );
\tmp_16_reg_1051_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_16_reg_1051_reg[4]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[4]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[4]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[4]_i_1_n_3\,
      CYINIT => tmp_15_reg_998(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(4 downto 1),
      S(3 downto 0) => tmp_15_reg_998(4 downto 1)
    );
\tmp_16_reg_1051_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(5),
      Q => tmp_16_reg_1051(5),
      R => '0'
    );
\tmp_16_reg_1051_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(6),
      Q => tmp_16_reg_1051(6),
      R => '0'
    );
\tmp_16_reg_1051_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(7),
      Q => tmp_16_reg_1051(7),
      R => '0'
    );
\tmp_16_reg_1051_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(8),
      Q => tmp_16_reg_1051(8),
      R => '0'
    );
\tmp_16_reg_1051_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_reg_1051_reg[4]_i_1_n_0\,
      CO(3) => \tmp_16_reg_1051_reg[8]_i_1_n_0\,
      CO(2) => \tmp_16_reg_1051_reg[8]_i_1_n_1\,
      CO(1) => \tmp_16_reg_1051_reg[8]_i_1_n_2\,
      CO(0) => \tmp_16_reg_1051_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_16_fu_465_p2(8 downto 5),
      S(3 downto 0) => tmp_15_reg_998(8 downto 5)
    );
\tmp_16_reg_1051_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_16_reg_10510,
      D => tmp_16_fu_465_p2(9),
      Q => tmp_16_reg_1051(9),
      R => '0'
    );
\tmp_18_reg_1081[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(0),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(0),
      O => tmp_18_fu_535_p3(0)
    );
\tmp_18_reg_1081[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(10),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(10),
      O => tmp_18_fu_535_p3(10)
    );
\tmp_18_reg_1081[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(11),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(11),
      O => tmp_18_fu_535_p3(11)
    );
\tmp_18_reg_1081[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(12),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(12),
      O => tmp_18_fu_535_p3(12)
    );
\tmp_18_reg_1081[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(13),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(13),
      O => tmp_18_fu_535_p3(13)
    );
\tmp_18_reg_1081[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(14),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(14),
      O => tmp_18_fu_535_p3(14)
    );
\tmp_18_reg_1081[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(15),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(15),
      O => tmp_18_fu_535_p3(15)
    );
\tmp_18_reg_1081[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(16),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(16),
      O => tmp_18_fu_535_p3(16)
    );
\tmp_18_reg_1081[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(17),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(17),
      O => tmp_18_fu_535_p3(17)
    );
\tmp_18_reg_1081[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(18),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(18),
      O => tmp_18_fu_535_p3(18)
    );
\tmp_18_reg_1081[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(19),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(19),
      O => tmp_18_fu_535_p3(19)
    );
\tmp_18_reg_1081[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(1),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(1),
      O => tmp_18_fu_535_p3(1)
    );
\tmp_18_reg_1081[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(20),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(20),
      O => tmp_18_fu_535_p3(20)
    );
\tmp_18_reg_1081[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(21),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(21),
      O => tmp_18_fu_535_p3(21)
    );
\tmp_18_reg_1081[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(22),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(22),
      O => tmp_18_fu_535_p3(22)
    );
\tmp_18_reg_1081[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(23),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(23),
      O => tmp_18_fu_535_p3(23)
    );
\tmp_18_reg_1081[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(24),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(24),
      O => tmp_18_fu_535_p3(24)
    );
\tmp_18_reg_1081[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(25),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(25),
      O => tmp_18_fu_535_p3(25)
    );
\tmp_18_reg_1081[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(26),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(26),
      O => tmp_18_fu_535_p3(26)
    );
\tmp_18_reg_1081[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(27),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(27),
      O => tmp_18_fu_535_p3(27)
    );
\tmp_18_reg_1081[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(28),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(28),
      O => tmp_18_fu_535_p3(28)
    );
\tmp_18_reg_1081[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(29),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(29),
      O => tmp_18_fu_535_p3(29)
    );
\tmp_18_reg_1081[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(2),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(2),
      O => tmp_18_fu_535_p3(2)
    );
\tmp_18_reg_1081[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(30),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(30),
      O => tmp_18_fu_535_p3(30)
    );
\tmp_18_reg_1081[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(31),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(31),
      O => tmp_18_fu_535_p3(31)
    );
\tmp_18_reg_1081[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(3),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(3),
      O => tmp_18_fu_535_p3(3)
    );
\tmp_18_reg_1081[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(4),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(4),
      O => tmp_18_fu_535_p3(4)
    );
\tmp_18_reg_1081[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(5),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(5),
      O => tmp_18_fu_535_p3(5)
    );
\tmp_18_reg_1081[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(6),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(6),
      O => tmp_18_fu_535_p3(6)
    );
\tmp_18_reg_1081[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(7),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(7),
      O => tmp_18_fu_535_p3(7)
    );
\tmp_18_reg_1081[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(8),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(8),
      O => tmp_18_fu_535_p3(8)
    );
\tmp_18_reg_1081[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_15_reg_998(9),
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => r_V_1_2_reg_993(65),
      I3 => tmp_16_reg_1051(9),
      O => tmp_18_fu_535_p3(9)
    );
\tmp_18_reg_1081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(0),
      Q => tmp_18_reg_1081(0),
      R => '0'
    );
\tmp_18_reg_1081_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(10),
      Q => tmp_18_reg_1081(10),
      R => '0'
    );
\tmp_18_reg_1081_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(11),
      Q => tmp_18_reg_1081(11),
      R => '0'
    );
\tmp_18_reg_1081_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(12),
      Q => tmp_18_reg_1081(12),
      R => '0'
    );
\tmp_18_reg_1081_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(13),
      Q => tmp_18_reg_1081(13),
      R => '0'
    );
\tmp_18_reg_1081_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(14),
      Q => tmp_18_reg_1081(14),
      R => '0'
    );
\tmp_18_reg_1081_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(15),
      Q => tmp_18_reg_1081(15),
      R => '0'
    );
\tmp_18_reg_1081_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(16),
      Q => tmp_18_reg_1081(16),
      R => '0'
    );
\tmp_18_reg_1081_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(17),
      Q => tmp_18_reg_1081(17),
      R => '0'
    );
\tmp_18_reg_1081_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(18),
      Q => tmp_18_reg_1081(18),
      R => '0'
    );
\tmp_18_reg_1081_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(19),
      Q => tmp_18_reg_1081(19),
      R => '0'
    );
\tmp_18_reg_1081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(1),
      Q => tmp_18_reg_1081(1),
      R => '0'
    );
\tmp_18_reg_1081_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(20),
      Q => tmp_18_reg_1081(20),
      R => '0'
    );
\tmp_18_reg_1081_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(21),
      Q => tmp_18_reg_1081(21),
      R => '0'
    );
\tmp_18_reg_1081_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(22),
      Q => tmp_18_reg_1081(22),
      R => '0'
    );
\tmp_18_reg_1081_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(23),
      Q => tmp_18_reg_1081(23),
      R => '0'
    );
\tmp_18_reg_1081_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(24),
      Q => tmp_18_reg_1081(24),
      R => '0'
    );
\tmp_18_reg_1081_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(25),
      Q => tmp_18_reg_1081(25),
      R => '0'
    );
\tmp_18_reg_1081_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(26),
      Q => tmp_18_reg_1081(26),
      R => '0'
    );
\tmp_18_reg_1081_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(27),
      Q => tmp_18_reg_1081(27),
      R => '0'
    );
\tmp_18_reg_1081_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(28),
      Q => tmp_18_reg_1081(28),
      R => '0'
    );
\tmp_18_reg_1081_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(29),
      Q => tmp_18_reg_1081(29),
      R => '0'
    );
\tmp_18_reg_1081_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(2),
      Q => tmp_18_reg_1081(2),
      R => '0'
    );
\tmp_18_reg_1081_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(30),
      Q => tmp_18_reg_1081(30),
      R => '0'
    );
\tmp_18_reg_1081_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(31),
      Q => tmp_18_reg_1081(31),
      R => '0'
    );
\tmp_18_reg_1081_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(3),
      Q => tmp_18_reg_1081(3),
      R => '0'
    );
\tmp_18_reg_1081_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(4),
      Q => tmp_18_reg_1081(4),
      R => '0'
    );
\tmp_18_reg_1081_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(5),
      Q => tmp_18_reg_1081(5),
      R => '0'
    );
\tmp_18_reg_1081_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(6),
      Q => tmp_18_reg_1081(6),
      R => '0'
    );
\tmp_18_reg_1081_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(7),
      Q => tmp_18_reg_1081(7),
      R => '0'
    );
\tmp_18_reg_1081_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(8),
      Q => tmp_18_reg_1081(8),
      R => '0'
    );
\tmp_18_reg_1081_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_18_fu_535_p3(9),
      Q => tmp_18_reg_1081(9),
      R => '0'
    );
\tmp_19_reg_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(31),
      Q => tmp_19_reg_1010(0),
      R => '0'
    );
\tmp_19_reg_1010_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(41),
      Q => tmp_19_reg_1010(10),
      R => '0'
    );
\tmp_19_reg_1010_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(42),
      Q => tmp_19_reg_1010(11),
      R => '0'
    );
\tmp_19_reg_1010_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(43),
      Q => tmp_19_reg_1010(12),
      R => '0'
    );
\tmp_19_reg_1010_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(44),
      Q => tmp_19_reg_1010(13),
      R => '0'
    );
\tmp_19_reg_1010_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(45),
      Q => tmp_19_reg_1010(14),
      R => '0'
    );
\tmp_19_reg_1010_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(46),
      Q => tmp_19_reg_1010(15),
      R => '0'
    );
\tmp_19_reg_1010_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(47),
      Q => tmp_19_reg_1010(16),
      R => '0'
    );
\tmp_19_reg_1010_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(48),
      Q => tmp_19_reg_1010(17),
      R => '0'
    );
\tmp_19_reg_1010_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(49),
      Q => tmp_19_reg_1010(18),
      R => '0'
    );
\tmp_19_reg_1010_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(50),
      Q => tmp_19_reg_1010(19),
      R => '0'
    );
\tmp_19_reg_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(32),
      Q => tmp_19_reg_1010(1),
      R => '0'
    );
\tmp_19_reg_1010_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(51),
      Q => tmp_19_reg_1010(20),
      R => '0'
    );
\tmp_19_reg_1010_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(52),
      Q => tmp_19_reg_1010(21),
      R => '0'
    );
\tmp_19_reg_1010_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(53),
      Q => tmp_19_reg_1010(22),
      R => '0'
    );
\tmp_19_reg_1010_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(54),
      Q => tmp_19_reg_1010(23),
      R => '0'
    );
\tmp_19_reg_1010_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(55),
      Q => tmp_19_reg_1010(24),
      R => '0'
    );
\tmp_19_reg_1010_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(56),
      Q => tmp_19_reg_1010(25),
      R => '0'
    );
\tmp_19_reg_1010_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(57),
      Q => tmp_19_reg_1010(26),
      R => '0'
    );
\tmp_19_reg_1010_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(58),
      Q => tmp_19_reg_1010(27),
      R => '0'
    );
\tmp_19_reg_1010_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(59),
      Q => tmp_19_reg_1010(28),
      R => '0'
    );
\tmp_19_reg_1010_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(60),
      Q => tmp_19_reg_1010(29),
      R => '0'
    );
\tmp_19_reg_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(33),
      Q => tmp_19_reg_1010(2),
      R => '0'
    );
\tmp_19_reg_1010_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(61),
      Q => tmp_19_reg_1010(30),
      R => '0'
    );
\tmp_19_reg_1010_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(62),
      Q => tmp_19_reg_1010(31),
      R => '0'
    );
\tmp_19_reg_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(34),
      Q => tmp_19_reg_1010(3),
      R => '0'
    );
\tmp_19_reg_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(35),
      Q => tmp_19_reg_1010(4),
      R => '0'
    );
\tmp_19_reg_1010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(36),
      Q => tmp_19_reg_1010(5),
      R => '0'
    );
\tmp_19_reg_1010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(37),
      Q => tmp_19_reg_1010(6),
      R => '0'
    );
\tmp_19_reg_1010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(38),
      Q => tmp_19_reg_1010(7),
      R => '0'
    );
\tmp_19_reg_1010_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(39),
      Q => tmp_19_reg_1010(8),
      R => '0'
    );
\tmp_19_reg_1010_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_356_p2(40),
      Q => tmp_19_reg_1010(9),
      R => '0'
    );
\tmp_20_reg_1056[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1010(0),
      O => tmp_20_fu_470_p2(0)
    );
\tmp_20_reg_1056[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      O => tmp_20_reg_10560
    );
\tmp_20_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(0),
      Q => tmp_20_reg_1056(0),
      R => '0'
    );
\tmp_20_reg_1056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(10),
      Q => tmp_20_reg_1056(10),
      R => '0'
    );
\tmp_20_reg_1056_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(11),
      Q => tmp_20_reg_1056(11),
      R => '0'
    );
\tmp_20_reg_1056_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(12),
      Q => tmp_20_reg_1056(12),
      R => '0'
    );
\tmp_20_reg_1056_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[8]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[12]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[12]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[12]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(12 downto 9),
      S(3 downto 0) => tmp_19_reg_1010(12 downto 9)
    );
\tmp_20_reg_1056_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(13),
      Q => tmp_20_reg_1056(13),
      R => '0'
    );
\tmp_20_reg_1056_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(14),
      Q => tmp_20_reg_1056(14),
      R => '0'
    );
\tmp_20_reg_1056_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(15),
      Q => tmp_20_reg_1056(15),
      R => '0'
    );
\tmp_20_reg_1056_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(16),
      Q => tmp_20_reg_1056(16),
      R => '0'
    );
\tmp_20_reg_1056_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[12]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[16]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[16]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[16]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(16 downto 13),
      S(3 downto 0) => tmp_19_reg_1010(16 downto 13)
    );
\tmp_20_reg_1056_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(17),
      Q => tmp_20_reg_1056(17),
      R => '0'
    );
\tmp_20_reg_1056_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(18),
      Q => tmp_20_reg_1056(18),
      R => '0'
    );
\tmp_20_reg_1056_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(19),
      Q => tmp_20_reg_1056(19),
      R => '0'
    );
\tmp_20_reg_1056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(1),
      Q => tmp_20_reg_1056(1),
      R => '0'
    );
\tmp_20_reg_1056_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(20),
      Q => tmp_20_reg_1056(20),
      R => '0'
    );
\tmp_20_reg_1056_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[16]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[20]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[20]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[20]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(20 downto 17),
      S(3 downto 0) => tmp_19_reg_1010(20 downto 17)
    );
\tmp_20_reg_1056_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(21),
      Q => tmp_20_reg_1056(21),
      R => '0'
    );
\tmp_20_reg_1056_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(22),
      Q => tmp_20_reg_1056(22),
      R => '0'
    );
\tmp_20_reg_1056_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(23),
      Q => tmp_20_reg_1056(23),
      R => '0'
    );
\tmp_20_reg_1056_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(24),
      Q => tmp_20_reg_1056(24),
      R => '0'
    );
\tmp_20_reg_1056_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[20]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[24]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[24]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[24]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(24 downto 21),
      S(3 downto 0) => tmp_19_reg_1010(24 downto 21)
    );
\tmp_20_reg_1056_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(25),
      Q => tmp_20_reg_1056(25),
      R => '0'
    );
\tmp_20_reg_1056_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(26),
      Q => tmp_20_reg_1056(26),
      R => '0'
    );
\tmp_20_reg_1056_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(27),
      Q => tmp_20_reg_1056(27),
      R => '0'
    );
\tmp_20_reg_1056_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(28),
      Q => tmp_20_reg_1056(28),
      R => '0'
    );
\tmp_20_reg_1056_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[24]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[28]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[28]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[28]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(28 downto 25),
      S(3 downto 0) => tmp_19_reg_1010(28 downto 25)
    );
\tmp_20_reg_1056_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(29),
      Q => tmp_20_reg_1056(29),
      R => '0'
    );
\tmp_20_reg_1056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(2),
      Q => tmp_20_reg_1056(2),
      R => '0'
    );
\tmp_20_reg_1056_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(30),
      Q => tmp_20_reg_1056(30),
      R => '0'
    );
\tmp_20_reg_1056_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(31),
      Q => tmp_20_reg_1056(31),
      R => '0'
    );
\tmp_20_reg_1056_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_20_reg_1056_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_20_reg_1056_reg[31]_i_2_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_20_reg_1056_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_20_fu_470_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_19_reg_1010(31 downto 29)
    );
\tmp_20_reg_1056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(3),
      Q => tmp_20_reg_1056(3),
      R => '0'
    );
\tmp_20_reg_1056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(4),
      Q => tmp_20_reg_1056(4),
      R => '0'
    );
\tmp_20_reg_1056_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_20_reg_1056_reg[4]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[4]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[4]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[4]_i_1_n_3\,
      CYINIT => tmp_19_reg_1010(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(4 downto 1),
      S(3 downto 0) => tmp_19_reg_1010(4 downto 1)
    );
\tmp_20_reg_1056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(5),
      Q => tmp_20_reg_1056(5),
      R => '0'
    );
\tmp_20_reg_1056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(6),
      Q => tmp_20_reg_1056(6),
      R => '0'
    );
\tmp_20_reg_1056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(7),
      Q => tmp_20_reg_1056(7),
      R => '0'
    );
\tmp_20_reg_1056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(8),
      Q => tmp_20_reg_1056(8),
      R => '0'
    );
\tmp_20_reg_1056_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_20_reg_1056_reg[4]_i_1_n_0\,
      CO(3) => \tmp_20_reg_1056_reg[8]_i_1_n_0\,
      CO(2) => \tmp_20_reg_1056_reg[8]_i_1_n_1\,
      CO(1) => \tmp_20_reg_1056_reg[8]_i_1_n_2\,
      CO(0) => \tmp_20_reg_1056_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_20_fu_470_p2(8 downto 5),
      S(3 downto 0) => tmp_19_reg_1010(8 downto 5)
    );
\tmp_20_reg_1056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_20_reg_10560,
      D => tmp_20_fu_470_p2(9),
      Q => tmp_20_reg_1056(9),
      R => '0'
    );
\tmp_22_reg_1086[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(0),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(0),
      O => tmp_22_fu_554_p3(0)
    );
\tmp_22_reg_1086[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(10),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(10),
      O => tmp_22_fu_554_p3(10)
    );
\tmp_22_reg_1086[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(11),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(11),
      O => tmp_22_fu_554_p3(11)
    );
\tmp_22_reg_1086[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(12),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(12),
      O => tmp_22_fu_554_p3(12)
    );
\tmp_22_reg_1086[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(13),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(13),
      O => tmp_22_fu_554_p3(13)
    );
\tmp_22_reg_1086[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(14),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(14),
      O => tmp_22_fu_554_p3(14)
    );
\tmp_22_reg_1086[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(15),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(15),
      O => tmp_22_fu_554_p3(15)
    );
\tmp_22_reg_1086[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(16),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(16),
      O => tmp_22_fu_554_p3(16)
    );
\tmp_22_reg_1086[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(17),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(17),
      O => tmp_22_fu_554_p3(17)
    );
\tmp_22_reg_1086[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(18),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(18),
      O => tmp_22_fu_554_p3(18)
    );
\tmp_22_reg_1086[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(19),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(19),
      O => tmp_22_fu_554_p3(19)
    );
\tmp_22_reg_1086[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(1),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(1),
      O => tmp_22_fu_554_p3(1)
    );
\tmp_22_reg_1086[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(20),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(20),
      O => tmp_22_fu_554_p3(20)
    );
\tmp_22_reg_1086[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(21),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(21),
      O => tmp_22_fu_554_p3(21)
    );
\tmp_22_reg_1086[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(22),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(22),
      O => tmp_22_fu_554_p3(22)
    );
\tmp_22_reg_1086[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(23),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(23),
      O => tmp_22_fu_554_p3(23)
    );
\tmp_22_reg_1086[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(24),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(24),
      O => tmp_22_fu_554_p3(24)
    );
\tmp_22_reg_1086[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(25),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(25),
      O => tmp_22_fu_554_p3(25)
    );
\tmp_22_reg_1086[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(26),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(26),
      O => tmp_22_fu_554_p3(26)
    );
\tmp_22_reg_1086[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(27),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(27),
      O => tmp_22_fu_554_p3(27)
    );
\tmp_22_reg_1086[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(28),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(28),
      O => tmp_22_fu_554_p3(28)
    );
\tmp_22_reg_1086[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(29),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(29),
      O => tmp_22_fu_554_p3(29)
    );
\tmp_22_reg_1086[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(2),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(2),
      O => tmp_22_fu_554_p3(2)
    );
\tmp_22_reg_1086[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(30),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(30),
      O => tmp_22_fu_554_p3(30)
    );
\tmp_22_reg_1086[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(31),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(31),
      O => tmp_22_fu_554_p3(31)
    );
\tmp_22_reg_1086[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(3),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(3),
      O => tmp_22_fu_554_p3(3)
    );
\tmp_22_reg_1086[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(4),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(4),
      O => tmp_22_fu_554_p3(4)
    );
\tmp_22_reg_1086[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(5),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(5),
      O => tmp_22_fu_554_p3(5)
    );
\tmp_22_reg_1086[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(6),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(6),
      O => tmp_22_fu_554_p3(6)
    );
\tmp_22_reg_1086[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(7),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(7),
      O => tmp_22_fu_554_p3(7)
    );
\tmp_22_reg_1086[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(8),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(8),
      O => tmp_22_fu_554_p3(8)
    );
\tmp_22_reg_1086[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_19_reg_1010(9),
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => r_V_1_3_reg_1005(65),
      I3 => tmp_20_reg_1056(9),
      O => tmp_22_fu_554_p3(9)
    );
\tmp_22_reg_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(0),
      Q => tmp_22_reg_1086(0),
      R => '0'
    );
\tmp_22_reg_1086_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(10),
      Q => tmp_22_reg_1086(10),
      R => '0'
    );
\tmp_22_reg_1086_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(11),
      Q => tmp_22_reg_1086(11),
      R => '0'
    );
\tmp_22_reg_1086_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(12),
      Q => tmp_22_reg_1086(12),
      R => '0'
    );
\tmp_22_reg_1086_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(13),
      Q => tmp_22_reg_1086(13),
      R => '0'
    );
\tmp_22_reg_1086_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(14),
      Q => tmp_22_reg_1086(14),
      R => '0'
    );
\tmp_22_reg_1086_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(15),
      Q => tmp_22_reg_1086(15),
      R => '0'
    );
\tmp_22_reg_1086_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(16),
      Q => tmp_22_reg_1086(16),
      R => '0'
    );
\tmp_22_reg_1086_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(17),
      Q => tmp_22_reg_1086(17),
      R => '0'
    );
\tmp_22_reg_1086_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(18),
      Q => tmp_22_reg_1086(18),
      R => '0'
    );
\tmp_22_reg_1086_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(19),
      Q => tmp_22_reg_1086(19),
      R => '0'
    );
\tmp_22_reg_1086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(1),
      Q => tmp_22_reg_1086(1),
      R => '0'
    );
\tmp_22_reg_1086_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(20),
      Q => tmp_22_reg_1086(20),
      R => '0'
    );
\tmp_22_reg_1086_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(21),
      Q => tmp_22_reg_1086(21),
      R => '0'
    );
\tmp_22_reg_1086_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(22),
      Q => tmp_22_reg_1086(22),
      R => '0'
    );
\tmp_22_reg_1086_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(23),
      Q => tmp_22_reg_1086(23),
      R => '0'
    );
\tmp_22_reg_1086_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(24),
      Q => tmp_22_reg_1086(24),
      R => '0'
    );
\tmp_22_reg_1086_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(25),
      Q => tmp_22_reg_1086(25),
      R => '0'
    );
\tmp_22_reg_1086_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(26),
      Q => tmp_22_reg_1086(26),
      R => '0'
    );
\tmp_22_reg_1086_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(27),
      Q => tmp_22_reg_1086(27),
      R => '0'
    );
\tmp_22_reg_1086_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(28),
      Q => tmp_22_reg_1086(28),
      R => '0'
    );
\tmp_22_reg_1086_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(29),
      Q => tmp_22_reg_1086(29),
      R => '0'
    );
\tmp_22_reg_1086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(2),
      Q => tmp_22_reg_1086(2),
      R => '0'
    );
\tmp_22_reg_1086_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(30),
      Q => tmp_22_reg_1086(30),
      R => '0'
    );
\tmp_22_reg_1086_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(31),
      Q => tmp_22_reg_1086(31),
      R => '0'
    );
\tmp_22_reg_1086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(3),
      Q => tmp_22_reg_1086(3),
      R => '0'
    );
\tmp_22_reg_1086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(4),
      Q => tmp_22_reg_1086(4),
      R => '0'
    );
\tmp_22_reg_1086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(5),
      Q => tmp_22_reg_1086(5),
      R => '0'
    );
\tmp_22_reg_1086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(6),
      Q => tmp_22_reg_1086(6),
      R => '0'
    );
\tmp_22_reg_1086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(7),
      Q => tmp_22_reg_1086(7),
      R => '0'
    );
\tmp_22_reg_1086_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(8),
      Q => tmp_22_reg_1086(8),
      R => '0'
    );
\tmp_22_reg_1086_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_22_fu_554_p3(9),
      Q => tmp_22_reg_1086(9),
      R => '0'
    );
\tmp_23_reg_1022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(31),
      Q => tmp_23_reg_1022(0),
      R => '0'
    );
\tmp_23_reg_1022_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(41),
      Q => tmp_23_reg_1022(10),
      R => '0'
    );
\tmp_23_reg_1022_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(42),
      Q => tmp_23_reg_1022(11),
      R => '0'
    );
\tmp_23_reg_1022_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(43),
      Q => tmp_23_reg_1022(12),
      R => '0'
    );
\tmp_23_reg_1022_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(44),
      Q => tmp_23_reg_1022(13),
      R => '0'
    );
\tmp_23_reg_1022_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(45),
      Q => tmp_23_reg_1022(14),
      R => '0'
    );
\tmp_23_reg_1022_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(46),
      Q => tmp_23_reg_1022(15),
      R => '0'
    );
\tmp_23_reg_1022_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(47),
      Q => tmp_23_reg_1022(16),
      R => '0'
    );
\tmp_23_reg_1022_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(48),
      Q => tmp_23_reg_1022(17),
      R => '0'
    );
\tmp_23_reg_1022_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(49),
      Q => tmp_23_reg_1022(18),
      R => '0'
    );
\tmp_23_reg_1022_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(50),
      Q => tmp_23_reg_1022(19),
      R => '0'
    );
\tmp_23_reg_1022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(32),
      Q => tmp_23_reg_1022(1),
      R => '0'
    );
\tmp_23_reg_1022_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(51),
      Q => tmp_23_reg_1022(20),
      R => '0'
    );
\tmp_23_reg_1022_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(52),
      Q => tmp_23_reg_1022(21),
      R => '0'
    );
\tmp_23_reg_1022_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(53),
      Q => tmp_23_reg_1022(22),
      R => '0'
    );
\tmp_23_reg_1022_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(54),
      Q => tmp_23_reg_1022(23),
      R => '0'
    );
\tmp_23_reg_1022_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(55),
      Q => tmp_23_reg_1022(24),
      R => '0'
    );
\tmp_23_reg_1022_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(56),
      Q => tmp_23_reg_1022(25),
      R => '0'
    );
\tmp_23_reg_1022_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(57),
      Q => tmp_23_reg_1022(26),
      R => '0'
    );
\tmp_23_reg_1022_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(58),
      Q => tmp_23_reg_1022(27),
      R => '0'
    );
\tmp_23_reg_1022_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(59),
      Q => tmp_23_reg_1022(28),
      R => '0'
    );
\tmp_23_reg_1022_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(60),
      Q => tmp_23_reg_1022(29),
      R => '0'
    );
\tmp_23_reg_1022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(33),
      Q => tmp_23_reg_1022(2),
      R => '0'
    );
\tmp_23_reg_1022_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(61),
      Q => tmp_23_reg_1022(30),
      R => '0'
    );
\tmp_23_reg_1022_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(62),
      Q => tmp_23_reg_1022(31),
      R => '0'
    );
\tmp_23_reg_1022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(34),
      Q => tmp_23_reg_1022(3),
      R => '0'
    );
\tmp_23_reg_1022_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(35),
      Q => tmp_23_reg_1022(4),
      R => '0'
    );
\tmp_23_reg_1022_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(36),
      Q => tmp_23_reg_1022(5),
      R => '0'
    );
\tmp_23_reg_1022_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(37),
      Q => tmp_23_reg_1022(6),
      R => '0'
    );
\tmp_23_reg_1022_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(38),
      Q => tmp_23_reg_1022(7),
      R => '0'
    );
\tmp_23_reg_1022_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(39),
      Q => tmp_23_reg_1022(8),
      R => '0'
    );
\tmp_23_reg_1022_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_370_p2(40),
      Q => tmp_23_reg_1022(9),
      R => '0'
    );
\tmp_24_reg_1061[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_reg_1022(0),
      O => tmp_24_fu_475_p2(0)
    );
\tmp_24_reg_1061[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      O => tmp_24_reg_10610
    );
\tmp_24_reg_1061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(0),
      Q => tmp_24_reg_1061(0),
      R => '0'
    );
\tmp_24_reg_1061_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(10),
      Q => tmp_24_reg_1061(10),
      R => '0'
    );
\tmp_24_reg_1061_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(11),
      Q => tmp_24_reg_1061(11),
      R => '0'
    );
\tmp_24_reg_1061_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(12),
      Q => tmp_24_reg_1061(12),
      R => '0'
    );
\tmp_24_reg_1061_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[8]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[12]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[12]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[12]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(12 downto 9),
      S(3 downto 0) => tmp_23_reg_1022(12 downto 9)
    );
\tmp_24_reg_1061_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(13),
      Q => tmp_24_reg_1061(13),
      R => '0'
    );
\tmp_24_reg_1061_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(14),
      Q => tmp_24_reg_1061(14),
      R => '0'
    );
\tmp_24_reg_1061_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(15),
      Q => tmp_24_reg_1061(15),
      R => '0'
    );
\tmp_24_reg_1061_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(16),
      Q => tmp_24_reg_1061(16),
      R => '0'
    );
\tmp_24_reg_1061_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[12]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[16]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[16]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[16]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(16 downto 13),
      S(3 downto 0) => tmp_23_reg_1022(16 downto 13)
    );
\tmp_24_reg_1061_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(17),
      Q => tmp_24_reg_1061(17),
      R => '0'
    );
\tmp_24_reg_1061_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(18),
      Q => tmp_24_reg_1061(18),
      R => '0'
    );
\tmp_24_reg_1061_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(19),
      Q => tmp_24_reg_1061(19),
      R => '0'
    );
\tmp_24_reg_1061_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(1),
      Q => tmp_24_reg_1061(1),
      R => '0'
    );
\tmp_24_reg_1061_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(20),
      Q => tmp_24_reg_1061(20),
      R => '0'
    );
\tmp_24_reg_1061_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[16]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[20]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[20]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[20]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(20 downto 17),
      S(3 downto 0) => tmp_23_reg_1022(20 downto 17)
    );
\tmp_24_reg_1061_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(21),
      Q => tmp_24_reg_1061(21),
      R => '0'
    );
\tmp_24_reg_1061_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(22),
      Q => tmp_24_reg_1061(22),
      R => '0'
    );
\tmp_24_reg_1061_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(23),
      Q => tmp_24_reg_1061(23),
      R => '0'
    );
\tmp_24_reg_1061_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(24),
      Q => tmp_24_reg_1061(24),
      R => '0'
    );
\tmp_24_reg_1061_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[20]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[24]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[24]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[24]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(24 downto 21),
      S(3 downto 0) => tmp_23_reg_1022(24 downto 21)
    );
\tmp_24_reg_1061_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(25),
      Q => tmp_24_reg_1061(25),
      R => '0'
    );
\tmp_24_reg_1061_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(26),
      Q => tmp_24_reg_1061(26),
      R => '0'
    );
\tmp_24_reg_1061_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(27),
      Q => tmp_24_reg_1061(27),
      R => '0'
    );
\tmp_24_reg_1061_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(28),
      Q => tmp_24_reg_1061(28),
      R => '0'
    );
\tmp_24_reg_1061_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[24]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[28]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[28]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[28]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(28 downto 25),
      S(3 downto 0) => tmp_23_reg_1022(28 downto 25)
    );
\tmp_24_reg_1061_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(29),
      Q => tmp_24_reg_1061(29),
      R => '0'
    );
\tmp_24_reg_1061_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(2),
      Q => tmp_24_reg_1061(2),
      R => '0'
    );
\tmp_24_reg_1061_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(30),
      Q => tmp_24_reg_1061(30),
      R => '0'
    );
\tmp_24_reg_1061_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(31),
      Q => tmp_24_reg_1061(31),
      R => '0'
    );
\tmp_24_reg_1061_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_24_reg_1061_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_24_reg_1061_reg[31]_i_2_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_24_reg_1061_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_24_fu_475_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_23_reg_1022(31 downto 29)
    );
\tmp_24_reg_1061_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(3),
      Q => tmp_24_reg_1061(3),
      R => '0'
    );
\tmp_24_reg_1061_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(4),
      Q => tmp_24_reg_1061(4),
      R => '0'
    );
\tmp_24_reg_1061_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_24_reg_1061_reg[4]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[4]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[4]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[4]_i_1_n_3\,
      CYINIT => tmp_23_reg_1022(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(4 downto 1),
      S(3 downto 0) => tmp_23_reg_1022(4 downto 1)
    );
\tmp_24_reg_1061_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(5),
      Q => tmp_24_reg_1061(5),
      R => '0'
    );
\tmp_24_reg_1061_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(6),
      Q => tmp_24_reg_1061(6),
      R => '0'
    );
\tmp_24_reg_1061_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(7),
      Q => tmp_24_reg_1061(7),
      R => '0'
    );
\tmp_24_reg_1061_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(8),
      Q => tmp_24_reg_1061(8),
      R => '0'
    );
\tmp_24_reg_1061_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_1061_reg[4]_i_1_n_0\,
      CO(3) => \tmp_24_reg_1061_reg[8]_i_1_n_0\,
      CO(2) => \tmp_24_reg_1061_reg[8]_i_1_n_1\,
      CO(1) => \tmp_24_reg_1061_reg[8]_i_1_n_2\,
      CO(0) => \tmp_24_reg_1061_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_24_fu_475_p2(8 downto 5),
      S(3 downto 0) => tmp_23_reg_1022(8 downto 5)
    );
\tmp_24_reg_1061_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_24_reg_10610,
      D => tmp_24_fu_475_p2(9),
      Q => tmp_24_reg_1061(9),
      R => '0'
    );
\tmp_26_reg_1091[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(0),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(0),
      O => tmp_26_fu_573_p3(0)
    );
\tmp_26_reg_1091[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(10),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(10),
      O => tmp_26_fu_573_p3(10)
    );
\tmp_26_reg_1091[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(11),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(11),
      O => tmp_26_fu_573_p3(11)
    );
\tmp_26_reg_1091[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(12),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(12),
      O => tmp_26_fu_573_p3(12)
    );
\tmp_26_reg_1091[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(13),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(13),
      O => tmp_26_fu_573_p3(13)
    );
\tmp_26_reg_1091[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(14),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(14),
      O => tmp_26_fu_573_p3(14)
    );
\tmp_26_reg_1091[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(15),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(15),
      O => tmp_26_fu_573_p3(15)
    );
\tmp_26_reg_1091[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(16),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(16),
      O => tmp_26_fu_573_p3(16)
    );
\tmp_26_reg_1091[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(17),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(17),
      O => tmp_26_fu_573_p3(17)
    );
\tmp_26_reg_1091[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(18),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(18),
      O => tmp_26_fu_573_p3(18)
    );
\tmp_26_reg_1091[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(19),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(19),
      O => tmp_26_fu_573_p3(19)
    );
\tmp_26_reg_1091[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(1),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(1),
      O => tmp_26_fu_573_p3(1)
    );
\tmp_26_reg_1091[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(20),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(20),
      O => tmp_26_fu_573_p3(20)
    );
\tmp_26_reg_1091[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(21),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(21),
      O => tmp_26_fu_573_p3(21)
    );
\tmp_26_reg_1091[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(22),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(22),
      O => tmp_26_fu_573_p3(22)
    );
\tmp_26_reg_1091[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(23),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(23),
      O => tmp_26_fu_573_p3(23)
    );
\tmp_26_reg_1091[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(24),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(24),
      O => tmp_26_fu_573_p3(24)
    );
\tmp_26_reg_1091[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(25),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(25),
      O => tmp_26_fu_573_p3(25)
    );
\tmp_26_reg_1091[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(26),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(26),
      O => tmp_26_fu_573_p3(26)
    );
\tmp_26_reg_1091[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(27),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(27),
      O => tmp_26_fu_573_p3(27)
    );
\tmp_26_reg_1091[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(28),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(28),
      O => tmp_26_fu_573_p3(28)
    );
\tmp_26_reg_1091[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(29),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(29),
      O => tmp_26_fu_573_p3(29)
    );
\tmp_26_reg_1091[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(2),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(2),
      O => tmp_26_fu_573_p3(2)
    );
\tmp_26_reg_1091[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(30),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(30),
      O => tmp_26_fu_573_p3(30)
    );
\tmp_26_reg_1091[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(31),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(31),
      O => tmp_26_fu_573_p3(31)
    );
\tmp_26_reg_1091[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(3),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(3),
      O => tmp_26_fu_573_p3(3)
    );
\tmp_26_reg_1091[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(4),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(4),
      O => tmp_26_fu_573_p3(4)
    );
\tmp_26_reg_1091[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(5),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(5),
      O => tmp_26_fu_573_p3(5)
    );
\tmp_26_reg_1091[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(6),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(6),
      O => tmp_26_fu_573_p3(6)
    );
\tmp_26_reg_1091[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(7),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(7),
      O => tmp_26_fu_573_p3(7)
    );
\tmp_26_reg_1091[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(8),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(8),
      O => tmp_26_fu_573_p3(8)
    );
\tmp_26_reg_1091[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_23_reg_1022(9),
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => r_V_1_4_reg_1017(65),
      I3 => tmp_24_reg_1061(9),
      O => tmp_26_fu_573_p3(9)
    );
\tmp_26_reg_1091_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(0),
      Q => tmp_26_reg_1091(0),
      R => '0'
    );
\tmp_26_reg_1091_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(10),
      Q => tmp_26_reg_1091(10),
      R => '0'
    );
\tmp_26_reg_1091_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(11),
      Q => tmp_26_reg_1091(11),
      R => '0'
    );
\tmp_26_reg_1091_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(12),
      Q => tmp_26_reg_1091(12),
      R => '0'
    );
\tmp_26_reg_1091_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(13),
      Q => tmp_26_reg_1091(13),
      R => '0'
    );
\tmp_26_reg_1091_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(14),
      Q => tmp_26_reg_1091(14),
      R => '0'
    );
\tmp_26_reg_1091_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(15),
      Q => tmp_26_reg_1091(15),
      R => '0'
    );
\tmp_26_reg_1091_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(16),
      Q => tmp_26_reg_1091(16),
      R => '0'
    );
\tmp_26_reg_1091_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(17),
      Q => tmp_26_reg_1091(17),
      R => '0'
    );
\tmp_26_reg_1091_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(18),
      Q => tmp_26_reg_1091(18),
      R => '0'
    );
\tmp_26_reg_1091_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(19),
      Q => tmp_26_reg_1091(19),
      R => '0'
    );
\tmp_26_reg_1091_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(1),
      Q => tmp_26_reg_1091(1),
      R => '0'
    );
\tmp_26_reg_1091_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(20),
      Q => tmp_26_reg_1091(20),
      R => '0'
    );
\tmp_26_reg_1091_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(21),
      Q => tmp_26_reg_1091(21),
      R => '0'
    );
\tmp_26_reg_1091_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(22),
      Q => tmp_26_reg_1091(22),
      R => '0'
    );
\tmp_26_reg_1091_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(23),
      Q => tmp_26_reg_1091(23),
      R => '0'
    );
\tmp_26_reg_1091_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(24),
      Q => tmp_26_reg_1091(24),
      R => '0'
    );
\tmp_26_reg_1091_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(25),
      Q => tmp_26_reg_1091(25),
      R => '0'
    );
\tmp_26_reg_1091_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(26),
      Q => tmp_26_reg_1091(26),
      R => '0'
    );
\tmp_26_reg_1091_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(27),
      Q => tmp_26_reg_1091(27),
      R => '0'
    );
\tmp_26_reg_1091_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(28),
      Q => tmp_26_reg_1091(28),
      R => '0'
    );
\tmp_26_reg_1091_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(29),
      Q => tmp_26_reg_1091(29),
      R => '0'
    );
\tmp_26_reg_1091_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(2),
      Q => tmp_26_reg_1091(2),
      R => '0'
    );
\tmp_26_reg_1091_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(30),
      Q => tmp_26_reg_1091(30),
      R => '0'
    );
\tmp_26_reg_1091_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(31),
      Q => tmp_26_reg_1091(31),
      R => '0'
    );
\tmp_26_reg_1091_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(3),
      Q => tmp_26_reg_1091(3),
      R => '0'
    );
\tmp_26_reg_1091_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(4),
      Q => tmp_26_reg_1091(4),
      R => '0'
    );
\tmp_26_reg_1091_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(5),
      Q => tmp_26_reg_1091(5),
      R => '0'
    );
\tmp_26_reg_1091_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(6),
      Q => tmp_26_reg_1091(6),
      R => '0'
    );
\tmp_26_reg_1091_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(7),
      Q => tmp_26_reg_1091(7),
      R => '0'
    );
\tmp_26_reg_1091_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(8),
      Q => tmp_26_reg_1091(8),
      R => '0'
    );
\tmp_26_reg_1091_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_26_fu_573_p3(9),
      Q => tmp_26_reg_1091(9),
      R => '0'
    );
\tmp_27_reg_1034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(31),
      Q => tmp_27_reg_1034(0),
      R => '0'
    );
\tmp_27_reg_1034_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(41),
      Q => tmp_27_reg_1034(10),
      R => '0'
    );
\tmp_27_reg_1034_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(42),
      Q => tmp_27_reg_1034(11),
      R => '0'
    );
\tmp_27_reg_1034_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(43),
      Q => tmp_27_reg_1034(12),
      R => '0'
    );
\tmp_27_reg_1034_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(44),
      Q => tmp_27_reg_1034(13),
      R => '0'
    );
\tmp_27_reg_1034_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(45),
      Q => tmp_27_reg_1034(14),
      R => '0'
    );
\tmp_27_reg_1034_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(46),
      Q => tmp_27_reg_1034(15),
      R => '0'
    );
\tmp_27_reg_1034_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(47),
      Q => tmp_27_reg_1034(16),
      R => '0'
    );
\tmp_27_reg_1034_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(48),
      Q => tmp_27_reg_1034(17),
      R => '0'
    );
\tmp_27_reg_1034_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(49),
      Q => tmp_27_reg_1034(18),
      R => '0'
    );
\tmp_27_reg_1034_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(50),
      Q => tmp_27_reg_1034(19),
      R => '0'
    );
\tmp_27_reg_1034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(32),
      Q => tmp_27_reg_1034(1),
      R => '0'
    );
\tmp_27_reg_1034_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(51),
      Q => tmp_27_reg_1034(20),
      R => '0'
    );
\tmp_27_reg_1034_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(52),
      Q => tmp_27_reg_1034(21),
      R => '0'
    );
\tmp_27_reg_1034_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(53),
      Q => tmp_27_reg_1034(22),
      R => '0'
    );
\tmp_27_reg_1034_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(54),
      Q => tmp_27_reg_1034(23),
      R => '0'
    );
\tmp_27_reg_1034_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(55),
      Q => tmp_27_reg_1034(24),
      R => '0'
    );
\tmp_27_reg_1034_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(56),
      Q => tmp_27_reg_1034(25),
      R => '0'
    );
\tmp_27_reg_1034_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(57),
      Q => tmp_27_reg_1034(26),
      R => '0'
    );
\tmp_27_reg_1034_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(58),
      Q => tmp_27_reg_1034(27),
      R => '0'
    );
\tmp_27_reg_1034_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(59),
      Q => tmp_27_reg_1034(28),
      R => '0'
    );
\tmp_27_reg_1034_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(60),
      Q => tmp_27_reg_1034(29),
      R => '0'
    );
\tmp_27_reg_1034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(33),
      Q => tmp_27_reg_1034(2),
      R => '0'
    );
\tmp_27_reg_1034_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(61),
      Q => tmp_27_reg_1034(30),
      R => '0'
    );
\tmp_27_reg_1034_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(62),
      Q => tmp_27_reg_1034(31),
      R => '0'
    );
\tmp_27_reg_1034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(34),
      Q => tmp_27_reg_1034(3),
      R => '0'
    );
\tmp_27_reg_1034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(35),
      Q => tmp_27_reg_1034(4),
      R => '0'
    );
\tmp_27_reg_1034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(36),
      Q => tmp_27_reg_1034(5),
      R => '0'
    );
\tmp_27_reg_1034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(37),
      Q => tmp_27_reg_1034(6),
      R => '0'
    );
\tmp_27_reg_1034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(38),
      Q => tmp_27_reg_1034(7),
      R => '0'
    );
\tmp_27_reg_1034_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(39),
      Q => tmp_27_reg_1034(8),
      R => '0'
    );
\tmp_27_reg_1034_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_384_p2(40),
      Q => tmp_27_reg_1034(9),
      R => '0'
    );
\tmp_28_reg_1066[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_27_reg_1034(0),
      O => tmp_28_fu_480_p2(0)
    );
\tmp_28_reg_1066[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      O => tmp_28_reg_10660
    );
\tmp_28_reg_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(0),
      Q => tmp_28_reg_1066(0),
      R => '0'
    );
\tmp_28_reg_1066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(10),
      Q => tmp_28_reg_1066(10),
      R => '0'
    );
\tmp_28_reg_1066_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(11),
      Q => tmp_28_reg_1066(11),
      R => '0'
    );
\tmp_28_reg_1066_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(12),
      Q => tmp_28_reg_1066(12),
      R => '0'
    );
\tmp_28_reg_1066_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[8]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[12]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[12]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[12]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(12 downto 9),
      S(3 downto 0) => tmp_27_reg_1034(12 downto 9)
    );
\tmp_28_reg_1066_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(13),
      Q => tmp_28_reg_1066(13),
      R => '0'
    );
\tmp_28_reg_1066_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(14),
      Q => tmp_28_reg_1066(14),
      R => '0'
    );
\tmp_28_reg_1066_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(15),
      Q => tmp_28_reg_1066(15),
      R => '0'
    );
\tmp_28_reg_1066_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(16),
      Q => tmp_28_reg_1066(16),
      R => '0'
    );
\tmp_28_reg_1066_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[12]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[16]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[16]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[16]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(16 downto 13),
      S(3 downto 0) => tmp_27_reg_1034(16 downto 13)
    );
\tmp_28_reg_1066_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(17),
      Q => tmp_28_reg_1066(17),
      R => '0'
    );
\tmp_28_reg_1066_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(18),
      Q => tmp_28_reg_1066(18),
      R => '0'
    );
\tmp_28_reg_1066_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(19),
      Q => tmp_28_reg_1066(19),
      R => '0'
    );
\tmp_28_reg_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(1),
      Q => tmp_28_reg_1066(1),
      R => '0'
    );
\tmp_28_reg_1066_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(20),
      Q => tmp_28_reg_1066(20),
      R => '0'
    );
\tmp_28_reg_1066_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[16]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[20]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[20]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[20]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(20 downto 17),
      S(3 downto 0) => tmp_27_reg_1034(20 downto 17)
    );
\tmp_28_reg_1066_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(21),
      Q => tmp_28_reg_1066(21),
      R => '0'
    );
\tmp_28_reg_1066_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(22),
      Q => tmp_28_reg_1066(22),
      R => '0'
    );
\tmp_28_reg_1066_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(23),
      Q => tmp_28_reg_1066(23),
      R => '0'
    );
\tmp_28_reg_1066_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(24),
      Q => tmp_28_reg_1066(24),
      R => '0'
    );
\tmp_28_reg_1066_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[20]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[24]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[24]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[24]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(24 downto 21),
      S(3 downto 0) => tmp_27_reg_1034(24 downto 21)
    );
\tmp_28_reg_1066_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(25),
      Q => tmp_28_reg_1066(25),
      R => '0'
    );
\tmp_28_reg_1066_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(26),
      Q => tmp_28_reg_1066(26),
      R => '0'
    );
\tmp_28_reg_1066_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(27),
      Q => tmp_28_reg_1066(27),
      R => '0'
    );
\tmp_28_reg_1066_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(28),
      Q => tmp_28_reg_1066(28),
      R => '0'
    );
\tmp_28_reg_1066_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[24]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[28]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[28]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[28]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(28 downto 25),
      S(3 downto 0) => tmp_27_reg_1034(28 downto 25)
    );
\tmp_28_reg_1066_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(29),
      Q => tmp_28_reg_1066(29),
      R => '0'
    );
\tmp_28_reg_1066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(2),
      Q => tmp_28_reg_1066(2),
      R => '0'
    );
\tmp_28_reg_1066_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(30),
      Q => tmp_28_reg_1066(30),
      R => '0'
    );
\tmp_28_reg_1066_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(31),
      Q => tmp_28_reg_1066(31),
      R => '0'
    );
\tmp_28_reg_1066_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_28_reg_1066_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_28_reg_1066_reg[31]_i_2_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_28_reg_1066_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_28_fu_480_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_27_reg_1034(31 downto 29)
    );
\tmp_28_reg_1066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(3),
      Q => tmp_28_reg_1066(3),
      R => '0'
    );
\tmp_28_reg_1066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(4),
      Q => tmp_28_reg_1066(4),
      R => '0'
    );
\tmp_28_reg_1066_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_28_reg_1066_reg[4]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[4]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[4]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[4]_i_1_n_3\,
      CYINIT => tmp_27_reg_1034(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(4 downto 1),
      S(3 downto 0) => tmp_27_reg_1034(4 downto 1)
    );
\tmp_28_reg_1066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(5),
      Q => tmp_28_reg_1066(5),
      R => '0'
    );
\tmp_28_reg_1066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(6),
      Q => tmp_28_reg_1066(6),
      R => '0'
    );
\tmp_28_reg_1066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(7),
      Q => tmp_28_reg_1066(7),
      R => '0'
    );
\tmp_28_reg_1066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(8),
      Q => tmp_28_reg_1066(8),
      R => '0'
    );
\tmp_28_reg_1066_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_28_reg_1066_reg[4]_i_1_n_0\,
      CO(3) => \tmp_28_reg_1066_reg[8]_i_1_n_0\,
      CO(2) => \tmp_28_reg_1066_reg[8]_i_1_n_1\,
      CO(1) => \tmp_28_reg_1066_reg[8]_i_1_n_2\,
      CO(0) => \tmp_28_reg_1066_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_480_p2(8 downto 5),
      S(3 downto 0) => tmp_27_reg_1034(8 downto 5)
    );
\tmp_28_reg_1066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_28_reg_10660,
      D => tmp_28_fu_480_p2(9),
      Q => tmp_28_reg_1066(9),
      R => '0'
    );
\tmp_2_reg_1123[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(25),
      I1 => accumulator_V_load_reg_1101(25),
      I2 => tmp_10_reg_1071(24),
      I3 => accumulator_V_load_reg_1101(24),
      O => \tmp_2_reg_1123[0]_i_10_n_0\
    );
\tmp_2_reg_1123[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(23),
      I1 => tmp_10_reg_1071(23),
      I2 => accumulator_V_load_reg_1101(22),
      I3 => tmp_10_reg_1071(22),
      O => \tmp_2_reg_1123[0]_i_12_n_0\
    );
\tmp_2_reg_1123[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(21),
      I1 => tmp_10_reg_1071(21),
      I2 => accumulator_V_load_reg_1101(20),
      I3 => tmp_10_reg_1071(20),
      O => \tmp_2_reg_1123[0]_i_13_n_0\
    );
\tmp_2_reg_1123[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(19),
      I1 => tmp_10_reg_1071(19),
      I2 => accumulator_V_load_reg_1101(18),
      I3 => tmp_10_reg_1071(18),
      O => \tmp_2_reg_1123[0]_i_14_n_0\
    );
\tmp_2_reg_1123[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(17),
      I1 => tmp_10_reg_1071(17),
      I2 => accumulator_V_load_reg_1101(16),
      I3 => tmp_10_reg_1071(16),
      O => \tmp_2_reg_1123[0]_i_15_n_0\
    );
\tmp_2_reg_1123[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(23),
      I1 => accumulator_V_load_reg_1101(23),
      I2 => tmp_10_reg_1071(22),
      I3 => accumulator_V_load_reg_1101(22),
      O => \tmp_2_reg_1123[0]_i_16_n_0\
    );
\tmp_2_reg_1123[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(21),
      I1 => accumulator_V_load_reg_1101(21),
      I2 => tmp_10_reg_1071(20),
      I3 => accumulator_V_load_reg_1101(20),
      O => \tmp_2_reg_1123[0]_i_17_n_0\
    );
\tmp_2_reg_1123[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(19),
      I1 => accumulator_V_load_reg_1101(19),
      I2 => tmp_10_reg_1071(18),
      I3 => accumulator_V_load_reg_1101(18),
      O => \tmp_2_reg_1123[0]_i_18_n_0\
    );
\tmp_2_reg_1123[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(17),
      I1 => accumulator_V_load_reg_1101(17),
      I2 => tmp_10_reg_1071(16),
      I3 => accumulator_V_load_reg_1101(16),
      O => \tmp_2_reg_1123[0]_i_19_n_0\
    );
\tmp_2_reg_1123[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(15),
      I1 => tmp_10_reg_1071(15),
      I2 => accumulator_V_load_reg_1101(14),
      I3 => tmp_10_reg_1071(14),
      O => \tmp_2_reg_1123[0]_i_21_n_0\
    );
\tmp_2_reg_1123[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(13),
      I1 => tmp_10_reg_1071(13),
      I2 => accumulator_V_load_reg_1101(12),
      I3 => tmp_10_reg_1071(12),
      O => \tmp_2_reg_1123[0]_i_22_n_0\
    );
\tmp_2_reg_1123[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(11),
      I1 => tmp_10_reg_1071(11),
      I2 => accumulator_V_load_reg_1101(10),
      I3 => tmp_10_reg_1071(10),
      O => \tmp_2_reg_1123[0]_i_23_n_0\
    );
\tmp_2_reg_1123[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(9),
      I1 => tmp_10_reg_1071(9),
      I2 => accumulator_V_load_reg_1101(8),
      I3 => tmp_10_reg_1071(8),
      O => \tmp_2_reg_1123[0]_i_24_n_0\
    );
\tmp_2_reg_1123[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(15),
      I1 => accumulator_V_load_reg_1101(15),
      I2 => tmp_10_reg_1071(14),
      I3 => accumulator_V_load_reg_1101(14),
      O => \tmp_2_reg_1123[0]_i_25_n_0\
    );
\tmp_2_reg_1123[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(13),
      I1 => accumulator_V_load_reg_1101(13),
      I2 => tmp_10_reg_1071(12),
      I3 => accumulator_V_load_reg_1101(12),
      O => \tmp_2_reg_1123[0]_i_26_n_0\
    );
\tmp_2_reg_1123[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(11),
      I1 => accumulator_V_load_reg_1101(11),
      I2 => tmp_10_reg_1071(10),
      I3 => accumulator_V_load_reg_1101(10),
      O => \tmp_2_reg_1123[0]_i_27_n_0\
    );
\tmp_2_reg_1123[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(9),
      I1 => accumulator_V_load_reg_1101(9),
      I2 => tmp_10_reg_1071(8),
      I3 => accumulator_V_load_reg_1101(8),
      O => \tmp_2_reg_1123[0]_i_28_n_0\
    );
\tmp_2_reg_1123[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(7),
      I1 => tmp_10_reg_1071(7),
      I2 => accumulator_V_load_reg_1101(6),
      I3 => tmp_10_reg_1071(6),
      O => \tmp_2_reg_1123[0]_i_29_n_0\
    );
\tmp_2_reg_1123[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(31),
      I1 => tmp_10_reg_1071(31),
      I2 => accumulator_V_load_reg_1101(30),
      I3 => tmp_10_reg_1071(30),
      O => \tmp_2_reg_1123[0]_i_3_n_0\
    );
\tmp_2_reg_1123[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(5),
      I1 => tmp_10_reg_1071(5),
      I2 => accumulator_V_load_reg_1101(4),
      I3 => tmp_10_reg_1071(4),
      O => \tmp_2_reg_1123[0]_i_30_n_0\
    );
\tmp_2_reg_1123[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(3),
      I1 => tmp_10_reg_1071(3),
      I2 => accumulator_V_load_reg_1101(2),
      I3 => tmp_10_reg_1071(2),
      O => \tmp_2_reg_1123[0]_i_31_n_0\
    );
\tmp_2_reg_1123[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(1),
      I1 => tmp_10_reg_1071(1),
      I2 => accumulator_V_load_reg_1101(0),
      I3 => tmp_10_reg_1071(0),
      O => \tmp_2_reg_1123[0]_i_32_n_0\
    );
\tmp_2_reg_1123[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(7),
      I1 => accumulator_V_load_reg_1101(7),
      I2 => tmp_10_reg_1071(6),
      I3 => accumulator_V_load_reg_1101(6),
      O => \tmp_2_reg_1123[0]_i_33_n_0\
    );
\tmp_2_reg_1123[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(5),
      I1 => accumulator_V_load_reg_1101(5),
      I2 => tmp_10_reg_1071(4),
      I3 => accumulator_V_load_reg_1101(4),
      O => \tmp_2_reg_1123[0]_i_34_n_0\
    );
\tmp_2_reg_1123[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(3),
      I1 => accumulator_V_load_reg_1101(3),
      I2 => tmp_10_reg_1071(2),
      I3 => accumulator_V_load_reg_1101(2),
      O => \tmp_2_reg_1123[0]_i_35_n_0\
    );
\tmp_2_reg_1123[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(1),
      I1 => accumulator_V_load_reg_1101(1),
      I2 => tmp_10_reg_1071(0),
      I3 => accumulator_V_load_reg_1101(0),
      O => \tmp_2_reg_1123[0]_i_36_n_0\
    );
\tmp_2_reg_1123[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(29),
      I1 => tmp_10_reg_1071(29),
      I2 => accumulator_V_load_reg_1101(28),
      I3 => tmp_10_reg_1071(28),
      O => \tmp_2_reg_1123[0]_i_4_n_0\
    );
\tmp_2_reg_1123[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(27),
      I1 => tmp_10_reg_1071(27),
      I2 => accumulator_V_load_reg_1101(26),
      I3 => tmp_10_reg_1071(26),
      O => \tmp_2_reg_1123[0]_i_5_n_0\
    );
\tmp_2_reg_1123[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => accumulator_V_load_reg_1101(25),
      I1 => tmp_10_reg_1071(25),
      I2 => accumulator_V_load_reg_1101(24),
      I3 => tmp_10_reg_1071(24),
      O => \tmp_2_reg_1123[0]_i_6_n_0\
    );
\tmp_2_reg_1123[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(31),
      I1 => accumulator_V_load_reg_1101(31),
      I2 => tmp_10_reg_1071(30),
      I3 => accumulator_V_load_reg_1101(30),
      O => \tmp_2_reg_1123[0]_i_7_n_0\
    );
\tmp_2_reg_1123[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(29),
      I1 => accumulator_V_load_reg_1101(29),
      I2 => tmp_10_reg_1071(28),
      I3 => accumulator_V_load_reg_1101(28),
      O => \tmp_2_reg_1123[0]_i_8_n_0\
    );
\tmp_2_reg_1123[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_10_reg_1071(27),
      I1 => accumulator_V_load_reg_1101(27),
      I2 => tmp_10_reg_1071(26),
      I3 => accumulator_V_load_reg_1101(26),
      O => \tmp_2_reg_1123[0]_i_9_n_0\
    );
\tmp_2_reg_1123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => tmp_2_fu_624_p2,
      Q => tmp7_demorgan_fu_676_p6(0),
      R => '0'
    );
\tmp_2_reg_1123_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1123_reg[0]_i_2_n_0\,
      CO(3) => tmp_2_fu_624_p2,
      CO(2) => \tmp_2_reg_1123_reg[0]_i_1_n_1\,
      CO(1) => \tmp_2_reg_1123_reg[0]_i_1_n_2\,
      CO(0) => \tmp_2_reg_1123_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_1123[0]_i_3_n_0\,
      DI(2) => \tmp_2_reg_1123[0]_i_4_n_0\,
      DI(1) => \tmp_2_reg_1123[0]_i_5_n_0\,
      DI(0) => \tmp_2_reg_1123[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_2_reg_1123_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1123[0]_i_7_n_0\,
      S(2) => \tmp_2_reg_1123[0]_i_8_n_0\,
      S(1) => \tmp_2_reg_1123[0]_i_9_n_0\,
      S(0) => \tmp_2_reg_1123[0]_i_10_n_0\
    );
\tmp_2_reg_1123_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1123_reg[0]_i_20_n_0\,
      CO(3) => \tmp_2_reg_1123_reg[0]_i_11_n_0\,
      CO(2) => \tmp_2_reg_1123_reg[0]_i_11_n_1\,
      CO(1) => \tmp_2_reg_1123_reg[0]_i_11_n_2\,
      CO(0) => \tmp_2_reg_1123_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_1123[0]_i_21_n_0\,
      DI(2) => \tmp_2_reg_1123[0]_i_22_n_0\,
      DI(1) => \tmp_2_reg_1123[0]_i_23_n_0\,
      DI(0) => \tmp_2_reg_1123[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_2_reg_1123_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1123[0]_i_25_n_0\,
      S(2) => \tmp_2_reg_1123[0]_i_26_n_0\,
      S(1) => \tmp_2_reg_1123[0]_i_27_n_0\,
      S(0) => \tmp_2_reg_1123[0]_i_28_n_0\
    );
\tmp_2_reg_1123_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1123_reg[0]_i_11_n_0\,
      CO(3) => \tmp_2_reg_1123_reg[0]_i_2_n_0\,
      CO(2) => \tmp_2_reg_1123_reg[0]_i_2_n_1\,
      CO(1) => \tmp_2_reg_1123_reg[0]_i_2_n_2\,
      CO(0) => \tmp_2_reg_1123_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_1123[0]_i_12_n_0\,
      DI(2) => \tmp_2_reg_1123[0]_i_13_n_0\,
      DI(1) => \tmp_2_reg_1123[0]_i_14_n_0\,
      DI(0) => \tmp_2_reg_1123[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_2_reg_1123_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1123[0]_i_16_n_0\,
      S(2) => \tmp_2_reg_1123[0]_i_17_n_0\,
      S(1) => \tmp_2_reg_1123[0]_i_18_n_0\,
      S(0) => \tmp_2_reg_1123[0]_i_19_n_0\
    );
\tmp_2_reg_1123_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_reg_1123_reg[0]_i_20_n_0\,
      CO(2) => \tmp_2_reg_1123_reg[0]_i_20_n_1\,
      CO(1) => \tmp_2_reg_1123_reg[0]_i_20_n_2\,
      CO(0) => \tmp_2_reg_1123_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_1123[0]_i_29_n_0\,
      DI(2) => \tmp_2_reg_1123[0]_i_30_n_0\,
      DI(1) => \tmp_2_reg_1123[0]_i_31_n_0\,
      DI(0) => \tmp_2_reg_1123[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_2_reg_1123_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_2_reg_1123[0]_i_33_n_0\,
      S(2) => \tmp_2_reg_1123[0]_i_34_n_0\,
      S(1) => \tmp_2_reg_1123[0]_i_35_n_0\,
      S(0) => \tmp_2_reg_1123[0]_i_36_n_0\
    );
\tmp_30_reg_1096[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(0),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(0),
      O => tmp_30_fu_592_p3(0)
    );
\tmp_30_reg_1096[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(10),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(10),
      O => tmp_30_fu_592_p3(10)
    );
\tmp_30_reg_1096[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(11),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(11),
      O => tmp_30_fu_592_p3(11)
    );
\tmp_30_reg_1096[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(12),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(12),
      O => tmp_30_fu_592_p3(12)
    );
\tmp_30_reg_1096[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(13),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(13),
      O => tmp_30_fu_592_p3(13)
    );
\tmp_30_reg_1096[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(14),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(14),
      O => tmp_30_fu_592_p3(14)
    );
\tmp_30_reg_1096[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(15),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(15),
      O => tmp_30_fu_592_p3(15)
    );
\tmp_30_reg_1096[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(16),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(16),
      O => tmp_30_fu_592_p3(16)
    );
\tmp_30_reg_1096[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(17),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(17),
      O => tmp_30_fu_592_p3(17)
    );
\tmp_30_reg_1096[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(18),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(18),
      O => tmp_30_fu_592_p3(18)
    );
\tmp_30_reg_1096[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(19),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(19),
      O => tmp_30_fu_592_p3(19)
    );
\tmp_30_reg_1096[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(1),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(1),
      O => tmp_30_fu_592_p3(1)
    );
\tmp_30_reg_1096[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(20),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(20),
      O => tmp_30_fu_592_p3(20)
    );
\tmp_30_reg_1096[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(21),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(21),
      O => tmp_30_fu_592_p3(21)
    );
\tmp_30_reg_1096[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(22),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(22),
      O => tmp_30_fu_592_p3(22)
    );
\tmp_30_reg_1096[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(23),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(23),
      O => tmp_30_fu_592_p3(23)
    );
\tmp_30_reg_1096[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(24),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(24),
      O => tmp_30_fu_592_p3(24)
    );
\tmp_30_reg_1096[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(25),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(25),
      O => tmp_30_fu_592_p3(25)
    );
\tmp_30_reg_1096[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(26),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(26),
      O => tmp_30_fu_592_p3(26)
    );
\tmp_30_reg_1096[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(27),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(27),
      O => tmp_30_fu_592_p3(27)
    );
\tmp_30_reg_1096[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(28),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(28),
      O => tmp_30_fu_592_p3(28)
    );
\tmp_30_reg_1096[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(29),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(29),
      O => tmp_30_fu_592_p3(29)
    );
\tmp_30_reg_1096[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(2),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(2),
      O => tmp_30_fu_592_p3(2)
    );
\tmp_30_reg_1096[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(30),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(30),
      O => tmp_30_fu_592_p3(30)
    );
\tmp_30_reg_1096[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(31),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(31),
      O => tmp_30_fu_592_p3(31)
    );
\tmp_30_reg_1096[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(3),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(3),
      O => tmp_30_fu_592_p3(3)
    );
\tmp_30_reg_1096[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(4),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(4),
      O => tmp_30_fu_592_p3(4)
    );
\tmp_30_reg_1096[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(5),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(5),
      O => tmp_30_fu_592_p3(5)
    );
\tmp_30_reg_1096[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(6),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(6),
      O => tmp_30_fu_592_p3(6)
    );
\tmp_30_reg_1096[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(7),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(7),
      O => tmp_30_fu_592_p3(7)
    );
\tmp_30_reg_1096[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(8),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(8),
      O => tmp_30_fu_592_p3(8)
    );
\tmp_30_reg_1096[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => tmp_27_reg_1034(9),
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => r_V_1_5_reg_1029(65),
      I3 => tmp_28_reg_1066(9),
      O => tmp_30_fu_592_p3(9)
    );
\tmp_30_reg_1096_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(0),
      Q => tmp_30_reg_1096(0),
      R => '0'
    );
\tmp_30_reg_1096_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(10),
      Q => tmp_30_reg_1096(10),
      R => '0'
    );
\tmp_30_reg_1096_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(11),
      Q => tmp_30_reg_1096(11),
      R => '0'
    );
\tmp_30_reg_1096_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(12),
      Q => tmp_30_reg_1096(12),
      R => '0'
    );
\tmp_30_reg_1096_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(13),
      Q => tmp_30_reg_1096(13),
      R => '0'
    );
\tmp_30_reg_1096_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(14),
      Q => tmp_30_reg_1096(14),
      R => '0'
    );
\tmp_30_reg_1096_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(15),
      Q => tmp_30_reg_1096(15),
      R => '0'
    );
\tmp_30_reg_1096_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(16),
      Q => tmp_30_reg_1096(16),
      R => '0'
    );
\tmp_30_reg_1096_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(17),
      Q => tmp_30_reg_1096(17),
      R => '0'
    );
\tmp_30_reg_1096_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(18),
      Q => tmp_30_reg_1096(18),
      R => '0'
    );
\tmp_30_reg_1096_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(19),
      Q => tmp_30_reg_1096(19),
      R => '0'
    );
\tmp_30_reg_1096_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(1),
      Q => tmp_30_reg_1096(1),
      R => '0'
    );
\tmp_30_reg_1096_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(20),
      Q => tmp_30_reg_1096(20),
      R => '0'
    );
\tmp_30_reg_1096_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(21),
      Q => tmp_30_reg_1096(21),
      R => '0'
    );
\tmp_30_reg_1096_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(22),
      Q => tmp_30_reg_1096(22),
      R => '0'
    );
\tmp_30_reg_1096_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(23),
      Q => tmp_30_reg_1096(23),
      R => '0'
    );
\tmp_30_reg_1096_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(24),
      Q => tmp_30_reg_1096(24),
      R => '0'
    );
\tmp_30_reg_1096_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(25),
      Q => tmp_30_reg_1096(25),
      R => '0'
    );
\tmp_30_reg_1096_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(26),
      Q => tmp_30_reg_1096(26),
      R => '0'
    );
\tmp_30_reg_1096_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(27),
      Q => tmp_30_reg_1096(27),
      R => '0'
    );
\tmp_30_reg_1096_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(28),
      Q => tmp_30_reg_1096(28),
      R => '0'
    );
\tmp_30_reg_1096_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(29),
      Q => tmp_30_reg_1096(29),
      R => '0'
    );
\tmp_30_reg_1096_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(2),
      Q => tmp_30_reg_1096(2),
      R => '0'
    );
\tmp_30_reg_1096_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(30),
      Q => tmp_30_reg_1096(30),
      R => '0'
    );
\tmp_30_reg_1096_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(31),
      Q => tmp_30_reg_1096(31),
      R => '0'
    );
\tmp_30_reg_1096_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(3),
      Q => tmp_30_reg_1096(3),
      R => '0'
    );
\tmp_30_reg_1096_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(4),
      Q => tmp_30_reg_1096(4),
      R => '0'
    );
\tmp_30_reg_1096_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(5),
      Q => tmp_30_reg_1096(5),
      R => '0'
    );
\tmp_30_reg_1096_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(6),
      Q => tmp_30_reg_1096(6),
      R => '0'
    );
\tmp_30_reg_1096_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(7),
      Q => tmp_30_reg_1096(7),
      R => '0'
    );
\tmp_30_reg_1096_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(8),
      Q => tmp_30_reg_1096(8),
      R => '0'
    );
\tmp_30_reg_1096_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => tmp_30_fu_592_p3(9),
      Q => tmp_30_reg_1096(9),
      R => '0'
    );
\tmp_32_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(0),
      Q => tmp_32_reg_844(0),
      R => '0'
    );
\tmp_32_reg_844_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(10),
      Q => tmp_32_reg_844(10),
      R => '0'
    );
\tmp_32_reg_844_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(11),
      Q => tmp_32_reg_844(11),
      R => '0'
    );
\tmp_32_reg_844_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(12),
      Q => tmp_32_reg_844(12),
      R => '0'
    );
\tmp_32_reg_844_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(13),
      Q => tmp_32_reg_844(13),
      R => '0'
    );
\tmp_32_reg_844_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(14),
      Q => tmp_32_reg_844(14),
      R => '0'
    );
\tmp_32_reg_844_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(15),
      Q => tmp_32_reg_844(15),
      R => '0'
    );
\tmp_32_reg_844_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(16),
      Q => tmp_32_reg_844(16),
      R => '0'
    );
\tmp_32_reg_844_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(17),
      Q => tmp_32_reg_844(17),
      R => '0'
    );
\tmp_32_reg_844_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(18),
      Q => tmp_32_reg_844(18),
      R => '0'
    );
\tmp_32_reg_844_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(19),
      Q => tmp_32_reg_844(19),
      R => '0'
    );
\tmp_32_reg_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(1),
      Q => tmp_32_reg_844(1),
      R => '0'
    );
\tmp_32_reg_844_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(20),
      Q => tmp_32_reg_844(20),
      R => '0'
    );
\tmp_32_reg_844_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(21),
      Q => tmp_32_reg_844(21),
      R => '0'
    );
\tmp_32_reg_844_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(22),
      Q => tmp_32_reg_844(22),
      R => '0'
    );
\tmp_32_reg_844_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(23),
      Q => tmp_32_reg_844(23),
      R => '0'
    );
\tmp_32_reg_844_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(24),
      Q => tmp_32_reg_844(24),
      R => '0'
    );
\tmp_32_reg_844_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(25),
      Q => tmp_32_reg_844(25),
      R => '0'
    );
\tmp_32_reg_844_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(26),
      Q => tmp_32_reg_844(26),
      R => '0'
    );
\tmp_32_reg_844_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(27),
      Q => tmp_32_reg_844(27),
      R => '0'
    );
\tmp_32_reg_844_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(28),
      Q => tmp_32_reg_844(28),
      R => '0'
    );
\tmp_32_reg_844_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(29),
      Q => tmp_32_reg_844(29),
      R => '0'
    );
\tmp_32_reg_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(2),
      Q => tmp_32_reg_844(2),
      R => '0'
    );
\tmp_32_reg_844_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(30),
      Q => tmp_32_reg_844(30),
      R => '0'
    );
\tmp_32_reg_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(3),
      Q => tmp_32_reg_844(3),
      R => '0'
    );
\tmp_32_reg_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(4),
      Q => tmp_32_reg_844(4),
      R => '0'
    );
\tmp_32_reg_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(5),
      Q => tmp_32_reg_844(5),
      R => '0'
    );
\tmp_32_reg_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(6),
      Q => tmp_32_reg_844(6),
      R => '0'
    );
\tmp_32_reg_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(7),
      Q => tmp_32_reg_844(7),
      R => '0'
    );
\tmp_32_reg_844_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(8),
      Q => tmp_32_reg_844(8),
      R => '0'
    );
\tmp_32_reg_844_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg\(9),
      Q => tmp_32_reg_844(9),
      R => '0'
    );
\tmp_34_reg_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(0),
      Q => tmp_34_reg_854(0),
      R => '0'
    );
\tmp_34_reg_854_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(10),
      Q => tmp_34_reg_854(10),
      R => '0'
    );
\tmp_34_reg_854_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(11),
      Q => tmp_34_reg_854(11),
      R => '0'
    );
\tmp_34_reg_854_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(12),
      Q => tmp_34_reg_854(12),
      R => '0'
    );
\tmp_34_reg_854_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(13),
      Q => tmp_34_reg_854(13),
      R => '0'
    );
\tmp_34_reg_854_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(14),
      Q => tmp_34_reg_854(14),
      R => '0'
    );
\tmp_34_reg_854_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(15),
      Q => tmp_34_reg_854(15),
      R => '0'
    );
\tmp_34_reg_854_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(16),
      Q => tmp_34_reg_854(16),
      R => '0'
    );
\tmp_34_reg_854_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(17),
      Q => tmp_34_reg_854(17),
      R => '0'
    );
\tmp_34_reg_854_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(18),
      Q => tmp_34_reg_854(18),
      R => '0'
    );
\tmp_34_reg_854_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(19),
      Q => tmp_34_reg_854(19),
      R => '0'
    );
\tmp_34_reg_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(1),
      Q => tmp_34_reg_854(1),
      R => '0'
    );
\tmp_34_reg_854_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(20),
      Q => tmp_34_reg_854(20),
      R => '0'
    );
\tmp_34_reg_854_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(21),
      Q => tmp_34_reg_854(21),
      R => '0'
    );
\tmp_34_reg_854_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(22),
      Q => tmp_34_reg_854(22),
      R => '0'
    );
\tmp_34_reg_854_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(23),
      Q => tmp_34_reg_854(23),
      R => '0'
    );
\tmp_34_reg_854_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(24),
      Q => tmp_34_reg_854(24),
      R => '0'
    );
\tmp_34_reg_854_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(25),
      Q => tmp_34_reg_854(25),
      R => '0'
    );
\tmp_34_reg_854_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(26),
      Q => tmp_34_reg_854(26),
      R => '0'
    );
\tmp_34_reg_854_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(27),
      Q => tmp_34_reg_854(27),
      R => '0'
    );
\tmp_34_reg_854_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(28),
      Q => tmp_34_reg_854(28),
      R => '0'
    );
\tmp_34_reg_854_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(29),
      Q => tmp_34_reg_854(29),
      R => '0'
    );
\tmp_34_reg_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(2),
      Q => tmp_34_reg_854(2),
      R => '0'
    );
\tmp_34_reg_854_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(30),
      Q => tmp_34_reg_854(30),
      R => '0'
    );
\tmp_34_reg_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(3),
      Q => tmp_34_reg_854(3),
      R => '0'
    );
\tmp_34_reg_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(4),
      Q => tmp_34_reg_854(4),
      R => '0'
    );
\tmp_34_reg_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(5),
      Q => tmp_34_reg_854(5),
      R => '0'
    );
\tmp_34_reg_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(6),
      Q => tmp_34_reg_854(6),
      R => '0'
    );
\tmp_34_reg_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(7),
      Q => tmp_34_reg_854(7),
      R => '0'
    );
\tmp_34_reg_854_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(8),
      Q => tmp_34_reg_854(8),
      R => '0'
    );
\tmp_34_reg_854_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_4\(9),
      Q => tmp_34_reg_854(9),
      R => '0'
    );
\tmp_36_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(0),
      Q => tmp_36_reg_864(0),
      R => '0'
    );
\tmp_36_reg_864_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(10),
      Q => tmp_36_reg_864(10),
      R => '0'
    );
\tmp_36_reg_864_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(11),
      Q => tmp_36_reg_864(11),
      R => '0'
    );
\tmp_36_reg_864_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(12),
      Q => tmp_36_reg_864(12),
      R => '0'
    );
\tmp_36_reg_864_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(13),
      Q => tmp_36_reg_864(13),
      R => '0'
    );
\tmp_36_reg_864_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(14),
      Q => tmp_36_reg_864(14),
      R => '0'
    );
\tmp_36_reg_864_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(15),
      Q => tmp_36_reg_864(15),
      R => '0'
    );
\tmp_36_reg_864_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(16),
      Q => tmp_36_reg_864(16),
      R => '0'
    );
\tmp_36_reg_864_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(17),
      Q => tmp_36_reg_864(17),
      R => '0'
    );
\tmp_36_reg_864_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(18),
      Q => tmp_36_reg_864(18),
      R => '0'
    );
\tmp_36_reg_864_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(19),
      Q => tmp_36_reg_864(19),
      R => '0'
    );
\tmp_36_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(1),
      Q => tmp_36_reg_864(1),
      R => '0'
    );
\tmp_36_reg_864_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(20),
      Q => tmp_36_reg_864(20),
      R => '0'
    );
\tmp_36_reg_864_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(21),
      Q => tmp_36_reg_864(21),
      R => '0'
    );
\tmp_36_reg_864_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(22),
      Q => tmp_36_reg_864(22),
      R => '0'
    );
\tmp_36_reg_864_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(23),
      Q => tmp_36_reg_864(23),
      R => '0'
    );
\tmp_36_reg_864_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(24),
      Q => tmp_36_reg_864(24),
      R => '0'
    );
\tmp_36_reg_864_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(25),
      Q => tmp_36_reg_864(25),
      R => '0'
    );
\tmp_36_reg_864_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(26),
      Q => tmp_36_reg_864(26),
      R => '0'
    );
\tmp_36_reg_864_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(27),
      Q => tmp_36_reg_864(27),
      R => '0'
    );
\tmp_36_reg_864_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(28),
      Q => tmp_36_reg_864(28),
      R => '0'
    );
\tmp_36_reg_864_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(29),
      Q => tmp_36_reg_864(29),
      R => '0'
    );
\tmp_36_reg_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(2),
      Q => tmp_36_reg_864(2),
      R => '0'
    );
\tmp_36_reg_864_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(30),
      Q => tmp_36_reg_864(30),
      R => '0'
    );
\tmp_36_reg_864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(3),
      Q => tmp_36_reg_864(3),
      R => '0'
    );
\tmp_36_reg_864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(4),
      Q => tmp_36_reg_864(4),
      R => '0'
    );
\tmp_36_reg_864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(5),
      Q => tmp_36_reg_864(5),
      R => '0'
    );
\tmp_36_reg_864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(6),
      Q => tmp_36_reg_864(6),
      R => '0'
    );
\tmp_36_reg_864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(7),
      Q => tmp_36_reg_864(7),
      R => '0'
    );
\tmp_36_reg_864_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(8),
      Q => tmp_36_reg_864(8),
      R => '0'
    );
\tmp_36_reg_864_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_5\(9),
      Q => tmp_36_reg_864(9),
      R => '0'
    );
\tmp_38_reg_874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(0),
      Q => tmp_38_reg_874(0),
      R => '0'
    );
\tmp_38_reg_874_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(10),
      Q => tmp_38_reg_874(10),
      R => '0'
    );
\tmp_38_reg_874_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(11),
      Q => tmp_38_reg_874(11),
      R => '0'
    );
\tmp_38_reg_874_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(12),
      Q => tmp_38_reg_874(12),
      R => '0'
    );
\tmp_38_reg_874_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(13),
      Q => tmp_38_reg_874(13),
      R => '0'
    );
\tmp_38_reg_874_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(14),
      Q => tmp_38_reg_874(14),
      R => '0'
    );
\tmp_38_reg_874_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(15),
      Q => tmp_38_reg_874(15),
      R => '0'
    );
\tmp_38_reg_874_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(16),
      Q => tmp_38_reg_874(16),
      R => '0'
    );
\tmp_38_reg_874_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(17),
      Q => tmp_38_reg_874(17),
      R => '0'
    );
\tmp_38_reg_874_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(18),
      Q => tmp_38_reg_874(18),
      R => '0'
    );
\tmp_38_reg_874_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(19),
      Q => tmp_38_reg_874(19),
      R => '0'
    );
\tmp_38_reg_874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(1),
      Q => tmp_38_reg_874(1),
      R => '0'
    );
\tmp_38_reg_874_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(20),
      Q => tmp_38_reg_874(20),
      R => '0'
    );
\tmp_38_reg_874_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(21),
      Q => tmp_38_reg_874(21),
      R => '0'
    );
\tmp_38_reg_874_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(22),
      Q => tmp_38_reg_874(22),
      R => '0'
    );
\tmp_38_reg_874_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(23),
      Q => tmp_38_reg_874(23),
      R => '0'
    );
\tmp_38_reg_874_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(24),
      Q => tmp_38_reg_874(24),
      R => '0'
    );
\tmp_38_reg_874_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(25),
      Q => tmp_38_reg_874(25),
      R => '0'
    );
\tmp_38_reg_874_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(26),
      Q => tmp_38_reg_874(26),
      R => '0'
    );
\tmp_38_reg_874_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(27),
      Q => tmp_38_reg_874(27),
      R => '0'
    );
\tmp_38_reg_874_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(28),
      Q => tmp_38_reg_874(28),
      R => '0'
    );
\tmp_38_reg_874_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(29),
      Q => tmp_38_reg_874(29),
      R => '0'
    );
\tmp_38_reg_874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(2),
      Q => tmp_38_reg_874(2),
      R => '0'
    );
\tmp_38_reg_874_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(30),
      Q => tmp_38_reg_874(30),
      R => '0'
    );
\tmp_38_reg_874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(3),
      Q => tmp_38_reg_874(3),
      R => '0'
    );
\tmp_38_reg_874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(4),
      Q => tmp_38_reg_874(4),
      R => '0'
    );
\tmp_38_reg_874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(5),
      Q => tmp_38_reg_874(5),
      R => '0'
    );
\tmp_38_reg_874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(6),
      Q => tmp_38_reg_874(6),
      R => '0'
    );
\tmp_38_reg_874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(7),
      Q => tmp_38_reg_874(7),
      R => '0'
    );
\tmp_38_reg_874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(8),
      Q => tmp_38_reg_874(8),
      R => '0'
    );
\tmp_38_reg_874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_6\(9),
      Q => tmp_38_reg_874(9),
      R => '0'
    );
\tmp_3_reg_974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(31),
      Q => tmp_3_reg_974(0),
      R => '0'
    );
\tmp_3_reg_974_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(41),
      Q => tmp_3_reg_974(10),
      R => '0'
    );
\tmp_3_reg_974_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(42),
      Q => tmp_3_reg_974(11),
      R => '0'
    );
\tmp_3_reg_974_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(43),
      Q => tmp_3_reg_974(12),
      R => '0'
    );
\tmp_3_reg_974_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(44),
      Q => tmp_3_reg_974(13),
      R => '0'
    );
\tmp_3_reg_974_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(45),
      Q => tmp_3_reg_974(14),
      R => '0'
    );
\tmp_3_reg_974_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(46),
      Q => tmp_3_reg_974(15),
      R => '0'
    );
\tmp_3_reg_974_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(47),
      Q => tmp_3_reg_974(16),
      R => '0'
    );
\tmp_3_reg_974_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(48),
      Q => tmp_3_reg_974(17),
      R => '0'
    );
\tmp_3_reg_974_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(49),
      Q => tmp_3_reg_974(18),
      R => '0'
    );
\tmp_3_reg_974_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(50),
      Q => tmp_3_reg_974(19),
      R => '0'
    );
\tmp_3_reg_974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(32),
      Q => tmp_3_reg_974(1),
      R => '0'
    );
\tmp_3_reg_974_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(51),
      Q => tmp_3_reg_974(20),
      R => '0'
    );
\tmp_3_reg_974_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(52),
      Q => tmp_3_reg_974(21),
      R => '0'
    );
\tmp_3_reg_974_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(53),
      Q => tmp_3_reg_974(22),
      R => '0'
    );
\tmp_3_reg_974_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(54),
      Q => tmp_3_reg_974(23),
      R => '0'
    );
\tmp_3_reg_974_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(55),
      Q => tmp_3_reg_974(24),
      R => '0'
    );
\tmp_3_reg_974_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(56),
      Q => tmp_3_reg_974(25),
      R => '0'
    );
\tmp_3_reg_974_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(57),
      Q => tmp_3_reg_974(26),
      R => '0'
    );
\tmp_3_reg_974_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(58),
      Q => tmp_3_reg_974(27),
      R => '0'
    );
\tmp_3_reg_974_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(59),
      Q => tmp_3_reg_974(28),
      R => '0'
    );
\tmp_3_reg_974_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(60),
      Q => tmp_3_reg_974(29),
      R => '0'
    );
\tmp_3_reg_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(33),
      Q => tmp_3_reg_974(2),
      R => '0'
    );
\tmp_3_reg_974_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(61),
      Q => tmp_3_reg_974(30),
      R => '0'
    );
\tmp_3_reg_974_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(62),
      Q => tmp_3_reg_974(31),
      R => '0'
    );
\tmp_3_reg_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(34),
      Q => tmp_3_reg_974(3),
      R => '0'
    );
\tmp_3_reg_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(35),
      Q => tmp_3_reg_974(4),
      R => '0'
    );
\tmp_3_reg_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(36),
      Q => tmp_3_reg_974(5),
      R => '0'
    );
\tmp_3_reg_974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(37),
      Q => tmp_3_reg_974(6),
      R => '0'
    );
\tmp_3_reg_974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(38),
      Q => tmp_3_reg_974(7),
      R => '0'
    );
\tmp_3_reg_974_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(39),
      Q => tmp_3_reg_974(8),
      R => '0'
    );
\tmp_3_reg_974_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_314_p2(40),
      Q => tmp_3_reg_974(9),
      R => '0'
    );
\tmp_40_reg_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(0),
      Q => tmp_40_reg_884(0),
      R => '0'
    );
\tmp_40_reg_884_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(10),
      Q => tmp_40_reg_884(10),
      R => '0'
    );
\tmp_40_reg_884_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(11),
      Q => tmp_40_reg_884(11),
      R => '0'
    );
\tmp_40_reg_884_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(12),
      Q => tmp_40_reg_884(12),
      R => '0'
    );
\tmp_40_reg_884_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(13),
      Q => tmp_40_reg_884(13),
      R => '0'
    );
\tmp_40_reg_884_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(14),
      Q => tmp_40_reg_884(14),
      R => '0'
    );
\tmp_40_reg_884_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(15),
      Q => tmp_40_reg_884(15),
      R => '0'
    );
\tmp_40_reg_884_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(16),
      Q => tmp_40_reg_884(16),
      R => '0'
    );
\tmp_40_reg_884_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(17),
      Q => tmp_40_reg_884(17),
      R => '0'
    );
\tmp_40_reg_884_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(18),
      Q => tmp_40_reg_884(18),
      R => '0'
    );
\tmp_40_reg_884_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(19),
      Q => tmp_40_reg_884(19),
      R => '0'
    );
\tmp_40_reg_884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(1),
      Q => tmp_40_reg_884(1),
      R => '0'
    );
\tmp_40_reg_884_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(20),
      Q => tmp_40_reg_884(20),
      R => '0'
    );
\tmp_40_reg_884_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(21),
      Q => tmp_40_reg_884(21),
      R => '0'
    );
\tmp_40_reg_884_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(22),
      Q => tmp_40_reg_884(22),
      R => '0'
    );
\tmp_40_reg_884_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(23),
      Q => tmp_40_reg_884(23),
      R => '0'
    );
\tmp_40_reg_884_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(24),
      Q => tmp_40_reg_884(24),
      R => '0'
    );
\tmp_40_reg_884_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(25),
      Q => tmp_40_reg_884(25),
      R => '0'
    );
\tmp_40_reg_884_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(26),
      Q => tmp_40_reg_884(26),
      R => '0'
    );
\tmp_40_reg_884_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(27),
      Q => tmp_40_reg_884(27),
      R => '0'
    );
\tmp_40_reg_884_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(28),
      Q => tmp_40_reg_884(28),
      R => '0'
    );
\tmp_40_reg_884_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(29),
      Q => tmp_40_reg_884(29),
      R => '0'
    );
\tmp_40_reg_884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(2),
      Q => tmp_40_reg_884(2),
      R => '0'
    );
\tmp_40_reg_884_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(30),
      Q => tmp_40_reg_884(30),
      R => '0'
    );
\tmp_40_reg_884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(3),
      Q => tmp_40_reg_884(3),
      R => '0'
    );
\tmp_40_reg_884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(4),
      Q => tmp_40_reg_884(4),
      R => '0'
    );
\tmp_40_reg_884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(5),
      Q => tmp_40_reg_884(5),
      R => '0'
    );
\tmp_40_reg_884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(6),
      Q => tmp_40_reg_884(6),
      R => '0'
    );
\tmp_40_reg_884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(7),
      Q => tmp_40_reg_884(7),
      R => '0'
    );
\tmp_40_reg_884_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(8),
      Q => tmp_40_reg_884(8),
      R => '0'
    );
\tmp_40_reg_884_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_7\(9),
      Q => tmp_40_reg_884(9),
      R => '0'
    );
\tmp_42_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(0),
      Q => tmp_42_reg_894(0),
      R => '0'
    );
\tmp_42_reg_894_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(10),
      Q => tmp_42_reg_894(10),
      R => '0'
    );
\tmp_42_reg_894_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(11),
      Q => tmp_42_reg_894(11),
      R => '0'
    );
\tmp_42_reg_894_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(12),
      Q => tmp_42_reg_894(12),
      R => '0'
    );
\tmp_42_reg_894_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(13),
      Q => tmp_42_reg_894(13),
      R => '0'
    );
\tmp_42_reg_894_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(14),
      Q => tmp_42_reg_894(14),
      R => '0'
    );
\tmp_42_reg_894_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(15),
      Q => tmp_42_reg_894(15),
      R => '0'
    );
\tmp_42_reg_894_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(16),
      Q => tmp_42_reg_894(16),
      R => '0'
    );
\tmp_42_reg_894_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(17),
      Q => tmp_42_reg_894(17),
      R => '0'
    );
\tmp_42_reg_894_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(18),
      Q => tmp_42_reg_894(18),
      R => '0'
    );
\tmp_42_reg_894_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(19),
      Q => tmp_42_reg_894(19),
      R => '0'
    );
\tmp_42_reg_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(1),
      Q => tmp_42_reg_894(1),
      R => '0'
    );
\tmp_42_reg_894_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(20),
      Q => tmp_42_reg_894(20),
      R => '0'
    );
\tmp_42_reg_894_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(21),
      Q => tmp_42_reg_894(21),
      R => '0'
    );
\tmp_42_reg_894_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(22),
      Q => tmp_42_reg_894(22),
      R => '0'
    );
\tmp_42_reg_894_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(23),
      Q => tmp_42_reg_894(23),
      R => '0'
    );
\tmp_42_reg_894_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(24),
      Q => tmp_42_reg_894(24),
      R => '0'
    );
\tmp_42_reg_894_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(25),
      Q => tmp_42_reg_894(25),
      R => '0'
    );
\tmp_42_reg_894_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(26),
      Q => tmp_42_reg_894(26),
      R => '0'
    );
\tmp_42_reg_894_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(27),
      Q => tmp_42_reg_894(27),
      R => '0'
    );
\tmp_42_reg_894_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(28),
      Q => tmp_42_reg_894(28),
      R => '0'
    );
\tmp_42_reg_894_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(29),
      Q => tmp_42_reg_894(29),
      R => '0'
    );
\tmp_42_reg_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(2),
      Q => tmp_42_reg_894(2),
      R => '0'
    );
\tmp_42_reg_894_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(30),
      Q => tmp_42_reg_894(30),
      R => '0'
    );
\tmp_42_reg_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(3),
      Q => tmp_42_reg_894(3),
      R => '0'
    );
\tmp_42_reg_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(4),
      Q => tmp_42_reg_894(4),
      R => '0'
    );
\tmp_42_reg_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(5),
      Q => tmp_42_reg_894(5),
      R => '0'
    );
\tmp_42_reg_894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(6),
      Q => tmp_42_reg_894(6),
      R => '0'
    );
\tmp_42_reg_894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(7),
      Q => tmp_42_reg_894(7),
      R => '0'
    );
\tmp_42_reg_894_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(8),
      Q => tmp_42_reg_894(8),
      R => '0'
    );
\tmp_42_reg_894_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \pwm_mul_33s_32ns_bkb_MulnS_0_U/buff4_reg_8\(9),
      Q => tmp_42_reg_894(9),
      R => '0'
    );
\tmp_5_1_reg_924[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_1_reg_924_reg_n_0_[0]\,
      I2 => \tmp_5_1_reg_924[0]_i_2_n_0\,
      I3 => \tmp_5_1_reg_924[0]_i_3_n_0\,
      I4 => \tmp_5_1_reg_924[0]_i_4_n_0\,
      I5 => \tmp_5_1_reg_924[0]_i_5_n_0\,
      O => \tmp_5_1_reg_924[0]_i_1_n_0\
    );
\tmp_5_1_reg_924[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_34_reg_854(13),
      I1 => tmp_34_reg_854(17),
      I2 => tmp_34_reg_854(26),
      I3 => tmp_34_reg_854(24),
      I4 => \tmp_5_1_reg_924[0]_i_6_n_0\,
      O => \tmp_5_1_reg_924[0]_i_2_n_0\
    );
\tmp_5_1_reg_924[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_34_reg_854(25),
      I1 => tmp_34_reg_854(22),
      I2 => tmp_34_reg_854(12),
      I3 => tmp_34_reg_854(29),
      I4 => \tmp_5_1_reg_924[0]_i_7_n_0\,
      O => \tmp_5_1_reg_924[0]_i_3_n_0\
    );
\tmp_5_1_reg_924[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_34_reg_854(4),
      I1 => tmp_34_reg_854(11),
      I2 => tmp_34_reg_854(30),
      I3 => tmp_34_reg_854(27),
      I4 => \tmp_5_1_reg_924[0]_i_8_n_0\,
      O => \tmp_5_1_reg_924[0]_i_4_n_0\
    );
\tmp_5_1_reg_924[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_34_reg_854(6),
      I1 => tmp_34_reg_854(16),
      I2 => tmp_34_reg_854(14),
      I3 => tmp_34_reg_854(18),
      I4 => \tmp_5_1_reg_924[0]_i_9_n_0\,
      O => \tmp_5_1_reg_924[0]_i_5_n_0\
    );
\tmp_5_1_reg_924[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_34_reg_854(21),
      I1 => tmp_34_reg_854(19),
      I2 => tmp_34_reg_854(28),
      I3 => tmp_34_reg_854(23),
      O => \tmp_5_1_reg_924[0]_i_6_n_0\
    );
\tmp_5_1_reg_924[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_34_reg_854(9),
      I1 => tmp_34_reg_854(3),
      I2 => tmp_34_reg_854(7),
      I3 => tmp_34_reg_854(1),
      O => \tmp_5_1_reg_924[0]_i_7_n_0\
    );
\tmp_5_1_reg_924[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_34_reg_854(10),
      I2 => tmp_34_reg_854(0),
      I3 => tmp_34_reg_854(2),
      O => \tmp_5_1_reg_924[0]_i_8_n_0\
    );
\tmp_5_1_reg_924[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_34_reg_854(20),
      I1 => tmp_34_reg_854(8),
      I2 => tmp_34_reg_854(15),
      I3 => tmp_34_reg_854(5),
      O => \tmp_5_1_reg_924[0]_i_9_n_0\
    );
\tmp_5_1_reg_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_1_reg_924[0]_i_1_n_0\,
      Q => \tmp_5_1_reg_924_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_2_reg_934[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_2_reg_934_reg_n_0_[0]\,
      I2 => \tmp_5_2_reg_934[0]_i_2_n_0\,
      I3 => \tmp_5_2_reg_934[0]_i_3_n_0\,
      I4 => \tmp_5_2_reg_934[0]_i_4_n_0\,
      I5 => \tmp_5_2_reg_934[0]_i_5_n_0\,
      O => \tmp_5_2_reg_934[0]_i_1_n_0\
    );
\tmp_5_2_reg_934[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_36_reg_864(13),
      I1 => tmp_36_reg_864(17),
      I2 => tmp_36_reg_864(26),
      I3 => tmp_36_reg_864(24),
      I4 => \tmp_5_2_reg_934[0]_i_6_n_0\,
      O => \tmp_5_2_reg_934[0]_i_2_n_0\
    );
\tmp_5_2_reg_934[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_36_reg_864(25),
      I1 => tmp_36_reg_864(22),
      I2 => tmp_36_reg_864(12),
      I3 => tmp_36_reg_864(29),
      I4 => \tmp_5_2_reg_934[0]_i_7_n_0\,
      O => \tmp_5_2_reg_934[0]_i_3_n_0\
    );
\tmp_5_2_reg_934[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_36_reg_864(4),
      I1 => tmp_36_reg_864(11),
      I2 => tmp_36_reg_864(30),
      I3 => tmp_36_reg_864(27),
      I4 => \tmp_5_2_reg_934[0]_i_8_n_0\,
      O => \tmp_5_2_reg_934[0]_i_4_n_0\
    );
\tmp_5_2_reg_934[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_36_reg_864(6),
      I1 => tmp_36_reg_864(16),
      I2 => tmp_36_reg_864(14),
      I3 => tmp_36_reg_864(18),
      I4 => \tmp_5_2_reg_934[0]_i_9_n_0\,
      O => \tmp_5_2_reg_934[0]_i_5_n_0\
    );
\tmp_5_2_reg_934[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_36_reg_864(21),
      I1 => tmp_36_reg_864(19),
      I2 => tmp_36_reg_864(28),
      I3 => tmp_36_reg_864(23),
      O => \tmp_5_2_reg_934[0]_i_6_n_0\
    );
\tmp_5_2_reg_934[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_36_reg_864(9),
      I1 => tmp_36_reg_864(3),
      I2 => tmp_36_reg_864(7),
      I3 => tmp_36_reg_864(1),
      O => \tmp_5_2_reg_934[0]_i_7_n_0\
    );
\tmp_5_2_reg_934[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_36_reg_864(10),
      I2 => tmp_36_reg_864(0),
      I3 => tmp_36_reg_864(2),
      O => \tmp_5_2_reg_934[0]_i_8_n_0\
    );
\tmp_5_2_reg_934[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_36_reg_864(20),
      I1 => tmp_36_reg_864(8),
      I2 => tmp_36_reg_864(15),
      I3 => tmp_36_reg_864(5),
      O => \tmp_5_2_reg_934[0]_i_9_n_0\
    );
\tmp_5_2_reg_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_2_reg_934[0]_i_1_n_0\,
      Q => \tmp_5_2_reg_934_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_3_reg_944[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_3_reg_944_reg_n_0_[0]\,
      I2 => \tmp_5_3_reg_944[0]_i_2_n_0\,
      I3 => \tmp_5_3_reg_944[0]_i_3_n_0\,
      I4 => \tmp_5_3_reg_944[0]_i_4_n_0\,
      I5 => \tmp_5_3_reg_944[0]_i_5_n_0\,
      O => \tmp_5_3_reg_944[0]_i_1_n_0\
    );
\tmp_5_3_reg_944[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_38_reg_874(13),
      I1 => tmp_38_reg_874(17),
      I2 => tmp_38_reg_874(26),
      I3 => tmp_38_reg_874(24),
      I4 => \tmp_5_3_reg_944[0]_i_6_n_0\,
      O => \tmp_5_3_reg_944[0]_i_2_n_0\
    );
\tmp_5_3_reg_944[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_38_reg_874(25),
      I1 => tmp_38_reg_874(22),
      I2 => tmp_38_reg_874(12),
      I3 => tmp_38_reg_874(29),
      I4 => \tmp_5_3_reg_944[0]_i_7_n_0\,
      O => \tmp_5_3_reg_944[0]_i_3_n_0\
    );
\tmp_5_3_reg_944[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_38_reg_874(4),
      I1 => tmp_38_reg_874(11),
      I2 => tmp_38_reg_874(30),
      I3 => tmp_38_reg_874(27),
      I4 => \tmp_5_3_reg_944[0]_i_8_n_0\,
      O => \tmp_5_3_reg_944[0]_i_4_n_0\
    );
\tmp_5_3_reg_944[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_38_reg_874(6),
      I1 => tmp_38_reg_874(16),
      I2 => tmp_38_reg_874(14),
      I3 => tmp_38_reg_874(18),
      I4 => \tmp_5_3_reg_944[0]_i_9_n_0\,
      O => \tmp_5_3_reg_944[0]_i_5_n_0\
    );
\tmp_5_3_reg_944[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_38_reg_874(21),
      I1 => tmp_38_reg_874(19),
      I2 => tmp_38_reg_874(28),
      I3 => tmp_38_reg_874(23),
      O => \tmp_5_3_reg_944[0]_i_6_n_0\
    );
\tmp_5_3_reg_944[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_38_reg_874(9),
      I1 => tmp_38_reg_874(3),
      I2 => tmp_38_reg_874(7),
      I3 => tmp_38_reg_874(1),
      O => \tmp_5_3_reg_944[0]_i_7_n_0\
    );
\tmp_5_3_reg_944[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_38_reg_874(10),
      I2 => tmp_38_reg_874(0),
      I3 => tmp_38_reg_874(2),
      O => \tmp_5_3_reg_944[0]_i_8_n_0\
    );
\tmp_5_3_reg_944[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_38_reg_874(20),
      I1 => tmp_38_reg_874(8),
      I2 => tmp_38_reg_874(15),
      I3 => tmp_38_reg_874(5),
      O => \tmp_5_3_reg_944[0]_i_9_n_0\
    );
\tmp_5_3_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_3_reg_944[0]_i_1_n_0\,
      Q => \tmp_5_3_reg_944_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_4_reg_954[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_4_reg_954_reg_n_0_[0]\,
      I2 => \tmp_5_4_reg_954[0]_i_2_n_0\,
      I3 => \tmp_5_4_reg_954[0]_i_3_n_0\,
      I4 => \tmp_5_4_reg_954[0]_i_4_n_0\,
      I5 => \tmp_5_4_reg_954[0]_i_5_n_0\,
      O => \tmp_5_4_reg_954[0]_i_1_n_0\
    );
\tmp_5_4_reg_954[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_40_reg_884(13),
      I1 => tmp_40_reg_884(17),
      I2 => tmp_40_reg_884(26),
      I3 => tmp_40_reg_884(24),
      I4 => \tmp_5_4_reg_954[0]_i_6_n_0\,
      O => \tmp_5_4_reg_954[0]_i_2_n_0\
    );
\tmp_5_4_reg_954[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_40_reg_884(25),
      I1 => tmp_40_reg_884(22),
      I2 => tmp_40_reg_884(12),
      I3 => tmp_40_reg_884(29),
      I4 => \tmp_5_4_reg_954[0]_i_7_n_0\,
      O => \tmp_5_4_reg_954[0]_i_3_n_0\
    );
\tmp_5_4_reg_954[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_40_reg_884(4),
      I1 => tmp_40_reg_884(11),
      I2 => tmp_40_reg_884(30),
      I3 => tmp_40_reg_884(27),
      I4 => \tmp_5_4_reg_954[0]_i_8_n_0\,
      O => \tmp_5_4_reg_954[0]_i_4_n_0\
    );
\tmp_5_4_reg_954[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_40_reg_884(6),
      I1 => tmp_40_reg_884(16),
      I2 => tmp_40_reg_884(14),
      I3 => tmp_40_reg_884(18),
      I4 => \tmp_5_4_reg_954[0]_i_9_n_0\,
      O => \tmp_5_4_reg_954[0]_i_5_n_0\
    );
\tmp_5_4_reg_954[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_40_reg_884(21),
      I1 => tmp_40_reg_884(19),
      I2 => tmp_40_reg_884(28),
      I3 => tmp_40_reg_884(23),
      O => \tmp_5_4_reg_954[0]_i_6_n_0\
    );
\tmp_5_4_reg_954[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_40_reg_884(9),
      I1 => tmp_40_reg_884(3),
      I2 => tmp_40_reg_884(7),
      I3 => tmp_40_reg_884(1),
      O => \tmp_5_4_reg_954[0]_i_7_n_0\
    );
\tmp_5_4_reg_954[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_40_reg_884(10),
      I2 => tmp_40_reg_884(0),
      I3 => tmp_40_reg_884(2),
      O => \tmp_5_4_reg_954[0]_i_8_n_0\
    );
\tmp_5_4_reg_954[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_40_reg_884(20),
      I1 => tmp_40_reg_884(8),
      I2 => tmp_40_reg_884(15),
      I3 => tmp_40_reg_884(5),
      O => \tmp_5_4_reg_954[0]_i_9_n_0\
    );
\tmp_5_4_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_4_reg_954[0]_i_1_n_0\,
      Q => \tmp_5_4_reg_954_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_5_reg_964[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_5_reg_964_reg_n_0_[0]\,
      I2 => \tmp_5_5_reg_964[0]_i_2_n_0\,
      I3 => \tmp_5_5_reg_964[0]_i_3_n_0\,
      I4 => \tmp_5_5_reg_964[0]_i_4_n_0\,
      I5 => \tmp_5_5_reg_964[0]_i_5_n_0\,
      O => \tmp_5_5_reg_964[0]_i_1_n_0\
    );
\tmp_5_5_reg_964[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_42_reg_894(13),
      I1 => tmp_42_reg_894(17),
      I2 => tmp_42_reg_894(26),
      I3 => tmp_42_reg_894(24),
      I4 => \tmp_5_5_reg_964[0]_i_6_n_0\,
      O => \tmp_5_5_reg_964[0]_i_2_n_0\
    );
\tmp_5_5_reg_964[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_42_reg_894(25),
      I1 => tmp_42_reg_894(22),
      I2 => tmp_42_reg_894(12),
      I3 => tmp_42_reg_894(29),
      I4 => \tmp_5_5_reg_964[0]_i_7_n_0\,
      O => \tmp_5_5_reg_964[0]_i_3_n_0\
    );
\tmp_5_5_reg_964[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_42_reg_894(4),
      I1 => tmp_42_reg_894(11),
      I2 => tmp_42_reg_894(30),
      I3 => tmp_42_reg_894(27),
      I4 => \tmp_5_5_reg_964[0]_i_8_n_0\,
      O => \tmp_5_5_reg_964[0]_i_4_n_0\
    );
\tmp_5_5_reg_964[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_42_reg_894(6),
      I1 => tmp_42_reg_894(16),
      I2 => tmp_42_reg_894(14),
      I3 => tmp_42_reg_894(18),
      I4 => \tmp_5_5_reg_964[0]_i_9_n_0\,
      O => \tmp_5_5_reg_964[0]_i_5_n_0\
    );
\tmp_5_5_reg_964[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_42_reg_894(21),
      I1 => tmp_42_reg_894(19),
      I2 => tmp_42_reg_894(28),
      I3 => tmp_42_reg_894(23),
      O => \tmp_5_5_reg_964[0]_i_6_n_0\
    );
\tmp_5_5_reg_964[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_42_reg_894(9),
      I1 => tmp_42_reg_894(3),
      I2 => tmp_42_reg_894(7),
      I3 => tmp_42_reg_894(1),
      O => \tmp_5_5_reg_964[0]_i_7_n_0\
    );
\tmp_5_5_reg_964[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_42_reg_894(10),
      I2 => tmp_42_reg_894(0),
      I3 => tmp_42_reg_894(2),
      O => \tmp_5_5_reg_964[0]_i_8_n_0\
    );
\tmp_5_5_reg_964[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_42_reg_894(20),
      I1 => tmp_42_reg_894(8),
      I2 => tmp_42_reg_894(15),
      I3 => tmp_42_reg_894(5),
      O => \tmp_5_5_reg_964[0]_i_9_n_0\
    );
\tmp_5_5_reg_964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_5_reg_964[0]_i_1_n_0\,
      Q => \tmp_5_5_reg_964_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_reg_914[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      I2 => \tmp_5_reg_914[0]_i_2_n_0\,
      I3 => \tmp_5_reg_914[0]_i_3_n_0\,
      I4 => \tmp_5_reg_914[0]_i_4_n_0\,
      I5 => \tmp_5_reg_914[0]_i_5_n_0\,
      O => \tmp_5_reg_914[0]_i_1_n_0\
    );
\tmp_5_reg_914[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_32_reg_844(13),
      I1 => tmp_32_reg_844(17),
      I2 => tmp_32_reg_844(26),
      I3 => tmp_32_reg_844(24),
      I4 => \tmp_5_reg_914[0]_i_6_n_0\,
      O => \tmp_5_reg_914[0]_i_2_n_0\
    );
\tmp_5_reg_914[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_32_reg_844(25),
      I1 => tmp_32_reg_844(22),
      I2 => tmp_32_reg_844(12),
      I3 => tmp_32_reg_844(29),
      I4 => \tmp_5_reg_914[0]_i_7_n_0\,
      O => \tmp_5_reg_914[0]_i_3_n_0\
    );
\tmp_5_reg_914[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_32_reg_844(4),
      I1 => tmp_32_reg_844(11),
      I2 => tmp_32_reg_844(30),
      I3 => tmp_32_reg_844(27),
      I4 => \tmp_5_reg_914[0]_i_8_n_0\,
      O => \tmp_5_reg_914[0]_i_4_n_0\
    );
\tmp_5_reg_914[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_32_reg_844(6),
      I1 => tmp_32_reg_844(16),
      I2 => tmp_32_reg_844(14),
      I3 => tmp_32_reg_844(18),
      I4 => \tmp_5_reg_914[0]_i_9_n_0\,
      O => \tmp_5_reg_914[0]_i_5_n_0\
    );
\tmp_5_reg_914[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_32_reg_844(21),
      I1 => tmp_32_reg_844(19),
      I2 => tmp_32_reg_844(28),
      I3 => tmp_32_reg_844(23),
      O => \tmp_5_reg_914[0]_i_6_n_0\
    );
\tmp_5_reg_914[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_32_reg_844(9),
      I1 => tmp_32_reg_844(3),
      I2 => tmp_32_reg_844(7),
      I3 => tmp_32_reg_844(1),
      O => \tmp_5_reg_914[0]_i_7_n_0\
    );
\tmp_5_reg_914[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => tmp_32_reg_844(10),
      I2 => tmp_32_reg_844(0),
      I3 => tmp_32_reg_844(2),
      O => \tmp_5_reg_914[0]_i_8_n_0\
    );
\tmp_5_reg_914[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_32_reg_844(20),
      I1 => tmp_32_reg_844(8),
      I2 => tmp_32_reg_844(15),
      I3 => tmp_32_reg_844(5),
      O => \tmp_5_reg_914[0]_i_9_n_0\
    );
\tmp_5_reg_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_reg_914[0]_i_1_n_0\,
      Q => \tmp_5_reg_914_reg_n_0_[0]\,
      R => '0'
    );
\tmp_7_reg_1041[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_974(0),
      O => tmp_7_fu_455_p2(0)
    );
\tmp_7_reg_1041[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \tmp_5_reg_914_reg_n_0_[0]\,
      O => tmp_7_reg_10410
    );
\tmp_7_reg_1041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(0),
      Q => tmp_7_reg_1041(0),
      R => '0'
    );
\tmp_7_reg_1041_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(10),
      Q => tmp_7_reg_1041(10),
      R => '0'
    );
\tmp_7_reg_1041_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(11),
      Q => tmp_7_reg_1041(11),
      R => '0'
    );
\tmp_7_reg_1041_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(12),
      Q => tmp_7_reg_1041(12),
      R => '0'
    );
\tmp_7_reg_1041_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[8]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[12]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[12]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[12]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(12 downto 9),
      S(3 downto 0) => tmp_3_reg_974(12 downto 9)
    );
\tmp_7_reg_1041_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(13),
      Q => tmp_7_reg_1041(13),
      R => '0'
    );
\tmp_7_reg_1041_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(14),
      Q => tmp_7_reg_1041(14),
      R => '0'
    );
\tmp_7_reg_1041_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(15),
      Q => tmp_7_reg_1041(15),
      R => '0'
    );
\tmp_7_reg_1041_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(16),
      Q => tmp_7_reg_1041(16),
      R => '0'
    );
\tmp_7_reg_1041_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[12]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[16]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[16]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[16]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(16 downto 13),
      S(3 downto 0) => tmp_3_reg_974(16 downto 13)
    );
\tmp_7_reg_1041_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(17),
      Q => tmp_7_reg_1041(17),
      R => '0'
    );
\tmp_7_reg_1041_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(18),
      Q => tmp_7_reg_1041(18),
      R => '0'
    );
\tmp_7_reg_1041_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(19),
      Q => tmp_7_reg_1041(19),
      R => '0'
    );
\tmp_7_reg_1041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(1),
      Q => tmp_7_reg_1041(1),
      R => '0'
    );
\tmp_7_reg_1041_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(20),
      Q => tmp_7_reg_1041(20),
      R => '0'
    );
\tmp_7_reg_1041_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[16]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[20]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[20]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[20]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(20 downto 17),
      S(3 downto 0) => tmp_3_reg_974(20 downto 17)
    );
\tmp_7_reg_1041_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(21),
      Q => tmp_7_reg_1041(21),
      R => '0'
    );
\tmp_7_reg_1041_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(22),
      Q => tmp_7_reg_1041(22),
      R => '0'
    );
\tmp_7_reg_1041_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(23),
      Q => tmp_7_reg_1041(23),
      R => '0'
    );
\tmp_7_reg_1041_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(24),
      Q => tmp_7_reg_1041(24),
      R => '0'
    );
\tmp_7_reg_1041_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[20]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[24]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[24]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[24]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(24 downto 21),
      S(3 downto 0) => tmp_3_reg_974(24 downto 21)
    );
\tmp_7_reg_1041_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(25),
      Q => tmp_7_reg_1041(25),
      R => '0'
    );
\tmp_7_reg_1041_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(26),
      Q => tmp_7_reg_1041(26),
      R => '0'
    );
\tmp_7_reg_1041_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(27),
      Q => tmp_7_reg_1041(27),
      R => '0'
    );
\tmp_7_reg_1041_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(28),
      Q => tmp_7_reg_1041(28),
      R => '0'
    );
\tmp_7_reg_1041_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[24]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[28]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[28]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[28]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(28 downto 25),
      S(3 downto 0) => tmp_3_reg_974(28 downto 25)
    );
\tmp_7_reg_1041_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(29),
      Q => tmp_7_reg_1041(29),
      R => '0'
    );
\tmp_7_reg_1041_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(2),
      Q => tmp_7_reg_1041(2),
      R => '0'
    );
\tmp_7_reg_1041_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(30),
      Q => tmp_7_reg_1041(30),
      R => '0'
    );
\tmp_7_reg_1041_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(31),
      Q => tmp_7_reg_1041(31),
      R => '0'
    );
\tmp_7_reg_1041_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_7_reg_1041_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_7_reg_1041_reg[31]_i_2_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_7_reg_1041_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_7_fu_455_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => tmp_3_reg_974(31 downto 29)
    );
\tmp_7_reg_1041_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(3),
      Q => tmp_7_reg_1041(3),
      R => '0'
    );
\tmp_7_reg_1041_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(4),
      Q => tmp_7_reg_1041(4),
      R => '0'
    );
\tmp_7_reg_1041_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_7_reg_1041_reg[4]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[4]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[4]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[4]_i_1_n_3\,
      CYINIT => tmp_3_reg_974(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(4 downto 1),
      S(3 downto 0) => tmp_3_reg_974(4 downto 1)
    );
\tmp_7_reg_1041_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(5),
      Q => tmp_7_reg_1041(5),
      R => '0'
    );
\tmp_7_reg_1041_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(6),
      Q => tmp_7_reg_1041(6),
      R => '0'
    );
\tmp_7_reg_1041_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(7),
      Q => tmp_7_reg_1041(7),
      R => '0'
    );
\tmp_7_reg_1041_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(8),
      Q => tmp_7_reg_1041(8),
      R => '0'
    );
\tmp_7_reg_1041_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_1041_reg[4]_i_1_n_0\,
      CO(3) => \tmp_7_reg_1041_reg[8]_i_1_n_0\,
      CO(2) => \tmp_7_reg_1041_reg[8]_i_1_n_1\,
      CO(1) => \tmp_7_reg_1041_reg[8]_i_1_n_2\,
      CO(0) => \tmp_7_reg_1041_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_7_fu_455_p2(8 downto 5),
      S(3 downto 0) => tmp_3_reg_974(8 downto 5)
    );
\tmp_7_reg_1041_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_7_reg_10410,
      D => tmp_7_fu_455_p2(9),
      Q => tmp_7_reg_1041(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    out_V : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm_pwm_0_0,pwm,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "pwm,Vivado 2017.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "21'b000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "21'b000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "21'b000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "21'b000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "21'b000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "21'b000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "21'b000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "21'b000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "21'b000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "21'b000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "21'b001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "21'b000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "21'b010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "21'b100000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "21'b000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "21'b000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "21'b000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "21'b000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "21'b000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "21'b000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "21'b000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_RREADY : signal is "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID";
  attribute X_INTERFACE_INFO of out_V : signal is "xilinx.com:signal:data:1.0 out_V DATA";
  attribute X_INTERFACE_PARAMETER of out_V : signal is "XIL_INTERFACENAME out_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, PortType data, PortType.PROP_SRC false";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      out_V(5 downto 0) => out_V(5 downto 0),
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWREADY => s_axi_ctrl_AWREADY,
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_BRESP(1 downto 0) => s_axi_ctrl_BRESP(1 downto 0),
      s_axi_ctrl_BVALID => s_axi_ctrl_BVALID,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RRESP(1 downto 0) => s_axi_ctrl_RRESP(1 downto 0),
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WREADY => s_axi_ctrl_WREADY,
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
end STRUCTURE;
