{
    "dse_range_max": 0.8,
    "dse_range_min": 0.7,
    "partition_strategy": "flat",
    "port_pre_assignments": {
        ".*mem_in1.*": "HBM[0]",
        ".*mem_out_.*": "HBM[0]",
        "ap_clk": "CLK_RST",
        "ap_rst_n": "CLK_RST",
        "interrupt": "CLK_RST",
        "s_axi_control_.*": "S_AXI_CONTROL"
    }
}
