--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 911 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.583ns.
--------------------------------------------------------------------------------
Slack:                  16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X7Y42.D2       net (fanout=2)        1.161   seg/ctr/M_ctr_q[7]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.D2       net (fanout=18)       1.343   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.028ns logic, 2.504ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y39.A2       net (fanout=2)        0.759   seg/ctr/M_ctr_q[3]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.D1       net (fanout=18)       1.601   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.123ns logic, 2.360ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X5Y39.A1       net (fanout=2)        0.755   seg/ctr/M_ctr_q[5]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.D1       net (fanout=18)       1.601   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.123ns logic, 2.356ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X5Y39.A6       net (fanout=2)        0.724   seg/ctr/M_ctr_q[0]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.D1       net (fanout=18)       1.601   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.028ns logic, 2.325ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.722ns logic, 1.582ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextState/M_ctr_q_0 (FF)
  Destination:          nextState/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.722 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextState/M_ctr_q_0 to nextState/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   nextState/M_ctr_q[3]
                                                       nextState/M_ctr_q_0
    SLICE_X6Y27.A5       net (fanout=1)        0.405   nextState/M_ctr_q[0]
    SLICE_X6Y27.COUT     Topcya                0.472   nextState/M_ctr_q[3]
                                                       nextState/Madd_M_ctr_d_lut<0>_INV_0
                                                       nextState/Madd_M_ctr_d_cy<3>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[3]
    SLICE_X6Y28.COUT     Tbyp                  0.091   nextState/M_ctr_q[7]
                                                       nextState/Madd_M_ctr_d_cy<7>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[7]
    SLICE_X6Y29.COUT     Tbyp                  0.091   nextState/M_ctr_q[11]
                                                       nextState/Madd_M_ctr_d_cy<11>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[11]
    SLICE_X6Y30.COUT     Tbyp                  0.091   nextState/M_ctr_q[15]
                                                       nextState/Madd_M_ctr_d_cy<15>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[15]
    SLICE_X6Y31.COUT     Tbyp                  0.091   nextState/M_ctr_q[19]
                                                       nextState/Madd_M_ctr_d_cy<19>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   nextState/Madd_M_ctr_d_cy[19]
    SLICE_X6Y32.COUT     Tbyp                  0.091   nextState/M_ctr_q[23]
                                                       nextState/Madd_M_ctr_d_cy<23>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[23]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   nextState/M_ctr_q[24]
                                                       nextState/Madd_M_ctr_d_xor<25>
    SLICE_X5Y35.C5       net (fanout=1)        0.677   nextState/M_ctr_d[25]
    SLICE_X5Y35.CLK      Tas                   0.373   M_nextState_next_state
                                                       nextState/Mmux_M_ctr_d<25>11
                                                       nextState/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (2.053ns logic, 1.232ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  16.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X7Y42.D1       net (fanout=2)        0.908   seg/ctr/M_ctr_q[10]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.D2       net (fanout=18)       1.343   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.028ns logic, 2.251ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X7Y42.D2       net (fanout=2)        1.161   seg/ctr/M_ctr_q[7]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.A4       net (fanout=18)       1.079   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.028ns logic, 2.240ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X7Y42.D2       net (fanout=2)        1.161   seg/ctr/M_ctr_q[7]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.C2       net (fanout=18)       1.076   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.028ns logic, 2.237ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.B2       net (fanout=1)        0.865   seg/ctr/Result[8]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.552ns logic, 1.687ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  16.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X7Y42.D2       net (fanout=2)        1.161   seg/ctr/M_ctr_q[7]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X7Y39.C2       net (fanout=18)       1.015   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X7Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.062ns logic, 2.176ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   seg/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.726ns logic, 1.492ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.631ns logic, 1.579ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y42.B4       net (fanout=1)        0.581   seg/ctr/Result[17]
    SLICE_X7Y42.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.801ns logic, 1.409ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  16.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextState/M_ctr_q_4 (FF)
  Destination:          nextState/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.722 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextState/M_ctr_q_4 to nextState/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   nextState/M_ctr_q[7]
                                                       nextState/M_ctr_q_4
    SLICE_X6Y28.A5       net (fanout=1)        0.405   nextState/M_ctr_q[4]
    SLICE_X6Y28.COUT     Topcya                0.472   nextState/M_ctr_q[7]
                                                       nextState/M_ctr_q[4]_rt
                                                       nextState/Madd_M_ctr_d_cy<7>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[7]
    SLICE_X6Y29.COUT     Tbyp                  0.091   nextState/M_ctr_q[11]
                                                       nextState/Madd_M_ctr_d_cy<11>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[11]
    SLICE_X6Y30.COUT     Tbyp                  0.091   nextState/M_ctr_q[15]
                                                       nextState/Madd_M_ctr_d_cy<15>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[15]
    SLICE_X6Y31.COUT     Tbyp                  0.091   nextState/M_ctr_q[19]
                                                       nextState/Madd_M_ctr_d_cy<19>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   nextState/Madd_M_ctr_d_cy[19]
    SLICE_X6Y32.COUT     Tbyp                  0.091   nextState/M_ctr_q[23]
                                                       nextState/Madd_M_ctr_d_cy<23>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[23]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   nextState/M_ctr_q[24]
                                                       nextState/Madd_M_ctr_d_xor<25>
    SLICE_X5Y35.C5       net (fanout=1)        0.677   nextState/M_ctr_d[25]
    SLICE_X5Y35.CLK      Tas                   0.373   M_nextState_next_state
                                                       nextState/Mmux_M_ctr_d<25>11
                                                       nextState/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.962ns logic, 1.229ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  16.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X5Y39.A3       net (fanout=2)        0.573   seg/ctr/M_ctr_q[1]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.D1       net (fanout=18)       1.601   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.028ns logic, 2.174ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.643ns logic, 1.554ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  16.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X7Y42.D2       net (fanout=2)        1.161   seg/ctr/M_ctr_q[7]
    SLICE_X7Y42.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.B3       net (fanout=18)       0.984   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.028ns logic, 2.145ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextState/M_ctr_q_3 (FF)
  Destination:          nextState/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.722 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextState/M_ctr_q_3 to nextState/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   nextState/M_ctr_q[3]
                                                       nextState/M_ctr_q_3
    SLICE_X6Y27.D5       net (fanout=1)        0.460   nextState/M_ctr_q[3]
    SLICE_X6Y27.COUT     Topcyd                0.290   nextState/M_ctr_q[3]
                                                       nextState/M_ctr_q[3]_rt
                                                       nextState/Madd_M_ctr_d_cy<3>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[3]
    SLICE_X6Y28.COUT     Tbyp                  0.091   nextState/M_ctr_q[7]
                                                       nextState/Madd_M_ctr_d_cy<7>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[7]
    SLICE_X6Y29.COUT     Tbyp                  0.091   nextState/M_ctr_q[11]
                                                       nextState/Madd_M_ctr_d_cy<11>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[11]
    SLICE_X6Y30.COUT     Tbyp                  0.091   nextState/M_ctr_q[15]
                                                       nextState/Madd_M_ctr_d_cy<15>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[15]
    SLICE_X6Y31.COUT     Tbyp                  0.091   nextState/M_ctr_q[19]
                                                       nextState/Madd_M_ctr_d_cy<19>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   nextState/Madd_M_ctr_d_cy[19]
    SLICE_X6Y32.COUT     Tbyp                  0.091   nextState/M_ctr_q[23]
                                                       nextState/Madd_M_ctr_d_cy<23>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[23]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   nextState/M_ctr_q[24]
                                                       nextState/Madd_M_ctr_d_xor<25>
    SLICE_X5Y35.C5       net (fanout=1)        0.677   nextState/M_ctr_d[25]
    SLICE_X5Y35.CLK      Tas                   0.373   M_nextState_next_state
                                                       nextState/Mmux_M_ctr_d<25>11
                                                       nextState/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.871ns logic, 1.287ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  16.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X5Y39.A2       net (fanout=2)        0.759   seg/ctr/M_ctr_q[3]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X7Y42.A2       net (fanout=18)       1.256   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X7Y42.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.157ns logic, 2.015ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X5Y39.A1       net (fanout=2)        0.755   seg/ctr/M_ctr_q[5]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X7Y42.A2       net (fanout=18)       1.256   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X7Y42.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (1.157ns logic, 2.011ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y40.A5       net (fanout=1)        0.879   seg/ctr/Result[7]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (1.540ns logic, 1.619ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   seg/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.B2       net (fanout=1)        0.865   seg/ctr/Result[8]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.556ns logic, 1.597ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X5Y39.A4       net (fanout=2)        0.512   seg/ctr/M_ctr_q[2]
    SLICE_X5Y39.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.D1       net (fanout=18)       1.601   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X4Y39.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.028ns logic, 2.113ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   seg/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y40.D2       net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X7Y40.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.635ns logic, 1.489ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  16.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   seg/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y42.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y42.B4       net (fanout=1)        0.581   seg/ctr/Result[17]
    SLICE_X7Y42.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (1.805ns logic, 1.319ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  16.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextState/M_ctr_q_8 (FF)
  Destination:          nextState/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.722 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextState/M_ctr_q_8 to nextState/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.AQ       Tcko                  0.476   nextState/M_ctr_q[11]
                                                       nextState/M_ctr_q_8
    SLICE_X6Y29.A5       net (fanout=1)        0.405   nextState/M_ctr_q[8]
    SLICE_X6Y29.COUT     Topcya                0.472   nextState/M_ctr_q[11]
                                                       nextState/M_ctr_q[8]_rt
                                                       nextState/Madd_M_ctr_d_cy<11>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[11]
    SLICE_X6Y30.COUT     Tbyp                  0.091   nextState/M_ctr_q[15]
                                                       nextState/Madd_M_ctr_d_cy<15>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[15]
    SLICE_X6Y31.COUT     Tbyp                  0.091   nextState/M_ctr_q[19]
                                                       nextState/Madd_M_ctr_d_cy<19>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   nextState/Madd_M_ctr_d_cy[19]
    SLICE_X6Y32.COUT     Tbyp                  0.091   nextState/M_ctr_q[23]
                                                       nextState/Madd_M_ctr_d_cy<23>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[23]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   nextState/M_ctr_q[24]
                                                       nextState/Madd_M_ctr_d_xor<25>
    SLICE_X5Y35.C5       net (fanout=1)        0.677   nextState/M_ctr_d[25]
    SLICE_X5Y35.CLK      Tas                   0.373   M_nextState_next_state
                                                       nextState/Mmux_M_ctr_d<25>11
                                                       nextState/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.871ns logic, 1.226ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  16.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.CQ       Tcko                  0.525   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y39.B3       net (fanout=2)        0.650   seg/ctr/M_ctr_q[5]
    SLICE_X6Y39.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y41.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X7Y41.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.647ns logic, 1.464ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.325 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y38.B1       net (fanout=2)        0.737   seg/ctr/M_ctr_q[1]
    SLICE_X6Y38.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y39.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y40.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y41.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y42.C3       net (fanout=1)        0.566   seg/ctr/Result[15]
    SLICE_X7Y42.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.722ns logic, 1.391ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  16.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextState/M_ctr_q_1 (FF)
  Destination:          nextState/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.722 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextState/M_ctr_q_1 to nextState/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.BQ       Tcko                  0.476   nextState/M_ctr_q[3]
                                                       nextState/M_ctr_q_1
    SLICE_X6Y27.B5       net (fanout=1)        0.237   nextState/M_ctr_q[1]
    SLICE_X6Y27.COUT     Topcyb                0.448   nextState/M_ctr_q[3]
                                                       nextState/M_ctr_q[1]_rt
                                                       nextState/Madd_M_ctr_d_cy<3>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[3]
    SLICE_X6Y28.COUT     Tbyp                  0.091   nextState/M_ctr_q[7]
                                                       nextState/Madd_M_ctr_d_cy<7>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[7]
    SLICE_X6Y29.COUT     Tbyp                  0.091   nextState/M_ctr_q[11]
                                                       nextState/Madd_M_ctr_d_cy<11>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[11]
    SLICE_X6Y30.COUT     Tbyp                  0.091   nextState/M_ctr_q[15]
                                                       nextState/Madd_M_ctr_d_cy<15>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[15]
    SLICE_X6Y31.COUT     Tbyp                  0.091   nextState/M_ctr_q[19]
                                                       nextState/Madd_M_ctr_d_cy<19>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   nextState/Madd_M_ctr_d_cy[19]
    SLICE_X6Y32.COUT     Tbyp                  0.091   nextState/M_ctr_q[23]
                                                       nextState/Madd_M_ctr_d_cy<23>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   nextState/Madd_M_ctr_d_cy[23]
    SLICE_X6Y33.BMUX     Tcinb                 0.277   nextState/M_ctr_q[24]
                                                       nextState/Madd_M_ctr_d_xor<25>
    SLICE_X5Y35.C5       net (fanout=1)        0.677   nextState/M_ctr_d[25]
    SLICE_X5Y35.CLK      Tas                   0.373   M_nextState_next_state
                                                       nextState/Mmux_M_ctr_d<25>11
                                                       nextState/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (2.029ns logic, 1.064ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd11/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[3]/CLK
  Logical resource: nextState/M_ctr_q_0/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[3]/CLK
  Logical resource: nextState/M_ctr_q_1/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[3]/CLK
  Logical resource: nextState/M_ctr_q_2/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[3]/CLK
  Logical resource: nextState/M_ctr_q_3/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[7]/CLK
  Logical resource: nextState/M_ctr_q_4/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[7]/CLK
  Logical resource: nextState/M_ctr_q_5/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[7]/CLK
  Logical resource: nextState/M_ctr_q_6/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[7]/CLK
  Logical resource: nextState/M_ctr_q_7/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[11]/CLK
  Logical resource: nextState/M_ctr_q_8/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[11]/CLK
  Logical resource: nextState/M_ctr_q_9/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[11]/CLK
  Logical resource: nextState/M_ctr_q_10/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[11]/CLK
  Logical resource: nextState/M_ctr_q_11/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[15]/CLK
  Logical resource: nextState/M_ctr_q_12/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[15]/CLK
  Logical resource: nextState/M_ctr_q_13/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: nextState/M_ctr_q[15]/CLK
  Logical resource: nextState/M_ctr_q_14/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.583|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 911 paths, 0 nets, and 233 connections

Design statistics:
   Minimum period:   3.583ns{1}   (Maximum frequency: 279.096MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 17:22:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



