[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2919998 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2919998 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2919998 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13034565 heartbeat IPC: 0.9887 cumulative IPC: 0.9887 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21907563 heartbeat IPC: 1.127 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 29656065 heartbeat IPC: 1.291 cumulative IPC: 1.122 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35642953 cumulative IPC: 1.122 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35642953 cumulative IPC: 1.122 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.122 instructions: 40000000 cycles: 35642953
CPU 0 Branch Prediction Accuracy: 94.44% MPKI: 12.36 Average ROB Occupancy at Mispredict: 40.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.57
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331405 HIT:     329858 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331405 HIT:     329858 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875362 HIT:     831006 MISS:      44356 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711628 HIT:     678490 MISS:      33138 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43600 HIT:      35499 MISS:       8101 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116918 HIT:     116819 MISS:         99 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        198 MISS:       3018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4534724 HIT:    4119725 MISS:     414999 MSHR_MERGE:     108401
cpu0->cpu0_L1I LOAD         ACCESS:    4534724 HIT:    4119725 MISS:     414999 MSHR_MERGE:     108401
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.869 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14272405 HIT:   13659407 MISS:     612998 MSHR_MERGE:     161151
cpu0->cpu0_L1D LOAD         ACCESS:    7935884 HIT:    7442327 MISS:     493557 MSHR_MERGE:      88527
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333055 HIT:    6216837 MISS:     116218 MSHR_MERGE:      72617
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        243 MISS:       3223 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3973444 HIT:    3873410 MISS:     100034 MSHR_MERGE:      62980
cpu0->cpu0_ITLB LOAD         ACCESS:    3973444 HIT:    3873410 MISS:     100034 MSHR_MERGE:      62980
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.858 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13536359 HIT:   13158078 MISS:     378281 MSHR_MERGE:      83930
cpu0->cpu0_DTLB LOAD         ACCESS:   13536359 HIT:   13158078 MISS:     378281 MSHR_MERGE:      83930
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.744 cycles
cpu0->LLC TOTAL        ACCESS:      58405 HIT:      46302 MISS:      12103 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33138 HIT:      25516 MISS:       7622 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8101 HIT:       5285 MISS:       2816 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14148 HIT:      14118 MISS:         30 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3018 HIT:       1383 MISS:       1635 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        651
  ROW_BUFFER_MISS:      11421
  AVG DBUS CONGESTED CYCLE: 19.06
Channel 0 WQ ROW_BUFFER_HIT:        303
  ROW_BUFFER_MISS:        905
  FULL:          0
Channel 0 REFRESHES ISSUED:       2970
