	(primitive_def FIFO18E1 158 174
		(pin RDERR RDERR output)
		(pin ADDRATIEHIGH1 ADDRATIEHIGH1 input)
		(pin ADDRATIEHIGH0 ADDRATIEHIGH0 input)
		(pin WEBWE7 WEBWE7 input)
		(pin WEBWE6 WEBWE6 input)
		(pin WEBWE5 WEBWE5 input)
		(pin WEBWE4 WEBWE4 input)
		(pin WEBWE3 WEBWE3 input)
		(pin WEBWE2 WEBWE2 input)
		(pin WEBWE1 WEBWE1 input)
		(pin WEBWE0 WEBWE0 input)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin RST RST input)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin REGCLKB REGCLKB input)
		(pin ADDRARDADDR13 ADDRARDADDR13 input)
		(pin ADDRARDADDR12 ADDRARDADDR12 input)
		(pin ADDRARDADDR11 ADDRARDADDR11 input)
		(pin ADDRARDADDR10 ADDRARDADDR10 input)
		(pin ADDRARDADDR9 ADDRARDADDR9 input)
		(pin ADDRARDADDR8 ADDRARDADDR8 input)
		(pin ADDRARDADDR7 ADDRARDADDR7 input)
		(pin ADDRARDADDR6 ADDRARDADDR6 input)
		(pin ADDRARDADDR5 ADDRARDADDR5 input)
		(pin ADDRARDADDR4 ADDRARDADDR4 input)
		(pin ADDRARDADDR3 ADDRARDADDR3 input)
		(pin ADDRARDADDR2 ADDRARDADDR2 input)
		(pin ADDRARDADDR1 ADDRARDADDR1 input)
		(pin ADDRARDADDR0 ADDRARDADDR0 input)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin REGCE REGCE input)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin ADDRBWRADDR13 ADDRBWRADDR13 input)
		(pin ADDRBWRADDR12 ADDRBWRADDR12 input)
		(pin ADDRBWRADDR11 ADDRBWRADDR11 input)
		(pin ADDRBWRADDR10 ADDRBWRADDR10 input)
		(pin ADDRBWRADDR9 ADDRBWRADDR9 input)
		(pin ADDRBWRADDR8 ADDRBWRADDR8 input)
		(pin ADDRBWRADDR7 ADDRBWRADDR7 input)
		(pin ADDRBWRADDR6 ADDRBWRADDR6 input)
		(pin ADDRBWRADDR5 ADDRBWRADDR5 input)
		(pin ADDRBWRADDR4 ADDRBWRADDR4 input)
		(pin ADDRBWRADDR3 ADDRBWRADDR3 input)
		(pin ADDRBWRADDR2 ADDRBWRADDR2 input)
		(pin ADDRBWRADDR1 ADDRBWRADDR1 input)
		(pin ADDRBWRADDR0 ADDRBWRADDR0 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin RSTREGB RSTREGB input)
		(pin WRCLK WRCLK input)
		(pin RDRCLK RDRCLK input)
		(pin EMPTY EMPTY output)
		(pin FULL FULL output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin RDCLK RDCLK input)
		(pin RSTRAMB RSTRAMB input)
		(pin WEA3 WEA3 input)
		(pin WEA2 WEA2 input)
		(pin WEA1 WEA1 input)
		(pin WEA0 WEA0 input)
		(pin WRERR WRERR output)
		(pin WREN WREN input)
		(pin RSTREG RSTREG input)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI1 DIBDI1 input)
		(pin DIBDI0 DIBDI0 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI1 DIADI1 input)
		(pin DIADI0 DIADI0 input)
		(pin RDEN RDEN input)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin REGCEB REGCEB input)
		(pin ADDRBTIEHIGH1 ADDRBTIEHIGH1 input)
		(pin ADDRBTIEHIGH0 ADDRBTIEHIGH0 input)
		(element EN_PWRGATE 0
			(cfg RIGHT LEFT NONE BOTH)
		)
		(element RDADDR_COLLISION_HWCONFIG 0
			(cfg DELAYED_WRITE PERFORMANCE)
		)
		(element EN_SDBITERR_INIT_V6 0
			(cfg FALSE TRUE)
		)
		(element ADDRARDADDR6 1
			(pin ADDRARDADDR6 output)
		)
		(element WEBWE3 1
			(pin WEBWE3 output)
		)
		(element ADDRBWRADDR4 1
			(pin ADDRBWRADDR4 output)
		)
		(element RSTREGB 1
			(pin RSTREGB output)
		)
		(element ADDRBWRADDR2 1
			(pin ADDRBWRADDR2 output)
		)
		(element ADDRARDADDR12 1
			(pin ADDRARDADDR12 output)
		)
		(element ADDRBWRADDR8 1
			(pin ADDRBWRADDR8 output)
		)
		(element ADDRBWRADDR0 1
			(pin ADDRBWRADDR0 output)
		)
		(element ADDRARDADDR1 1
			(pin ADDRARDADDR1 output)
		)
		(element ADDRARDADDR3 1
			(pin ADDRARDADDR3 output)
		)
		(element WEBWE0 1
			(pin WEBWE0 output)
		)
		(element ADDRBWRADDR5 1
			(pin ADDRBWRADDR5 output)
		)
		(element WEBWE7 1
			(pin WEBWE7 output)
		)
		(element ADDRBWRADDR10 1
			(pin ADDRBWRADDR10 output)
		)
		(element ADDRARDADDR9 1
			(pin ADDRARDADDR9 output)
		)
		(element ADDRBWRADDR6 1
			(pin ADDRBWRADDR6 output)
		)
		(element ADDRBWRADDR7 1
			(pin ADDRBWRADDR7 output)
		)
		(element WEBWE2 1
			(pin WEBWE2 output)
		)
		(element ADDRBWRADDR13 1
			(pin ADDRBWRADDR13 output)
		)
		(element WEA3 1
			(pin WEA3 output)
		)
		(element ADDRATIEHIGH0 1
			(pin ADDRATIEHIGH0 output)
		)
		(element ADDRARDADDR7 1
			(pin ADDRARDADDR7 output)
		)
		(element ADDRBWRADDR9 1
			(pin ADDRBWRADDR9 output)
		)
		(element ADDRARDADDR5 1
			(pin ADDRARDADDR5 output)
		)
		(element REGCLKB 1
			(pin REGCLKB output)
		)
		(element WEA1 1
			(pin WEA1 output)
		)
		(element ADDRBTIEHIGH0 1
			(pin ADDRBTIEHIGH0 output)
		)
		(element WEBWE4 1
			(pin WEBWE4 output)
		)
		(element ADDRATIEHIGH1 1
			(pin ADDRATIEHIGH1 output)
		)
		(element ADDRARDADDR2 1
			(pin ADDRARDADDR2 output)
		)
		(element ADDRARDADDR11 1
			(pin ADDRARDADDR11 output)
		)
		(element WEA0 1
			(pin WEA0 output)
		)
		(element WEBWE6 1
			(pin WEBWE6 output)
		)
		(element RSTRAMB 1
			(pin RSTRAMB output)
		)
		(element ADDRBWRADDR3 1
			(pin ADDRBWRADDR3 output)
		)
		(element ADDRBWRADDR12 1
			(pin ADDRBWRADDR12 output)
		)
		(element ADDRARDADDR0 1
			(pin ADDRARDADDR0 output)
		)
		(element REGCEB 1
			(pin REGCEB output)
		)
		(element ADDRARDADDR8 1
			(pin ADDRARDADDR8 output)
		)
		(element ADDRBWRADDR11 1
			(pin ADDRBWRADDR11 output)
		)
		(element ADDRBWRADDR1 1
			(pin ADDRBWRADDR1 output)
		)
		(element ADDRARDADDR13 1
			(pin ADDRARDADDR13 output)
		)
		(element ADDRBTIEHIGH1 1
			(pin ADDRBTIEHIGH1 output)
		)
		(element ADDRARDADDR4 1
			(pin ADDRARDADDR4 output)
		)
		(element WEBWE1 1
			(pin WEBWE1 output)
		)
		(element WEA2 1
			(pin WEA2 output)
		)
		(element WEBWE5 1
			(pin WEBWE5 output)
		)
		(element ADDRARDADDR10 1
			(pin ADDRARDADDR10 output)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> FIFO18E1 DIBDI6)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== FIFO18E1 DO13)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== FIFO18E1 DO5)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== FIFO18E1 RDCOUNT9)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== FIFO18E1 DO19)
		)
		(element RDRCLK 1
			(pin RDRCLK output)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK_B)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== FIFO18E1 RDCOUNT4)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> FIFO18E1 DIBDI11)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> FIFO18E1 DIBDI1)
		)
		(element RDRCLKINV 3
			(pin RDRCLK_B input)
			(pin RDRCLK input)
			(pin OUT output)
			(cfg RDRCLK_B RDRCLK)
			(conn RDRCLKINV OUT ==> FIFO18E1 RDRCLK)
			(conn RDRCLKINV RDRCLK_B <== RDRCLK RDRCLK)
			(conn RDRCLKINV RDRCLK <== RDRCLK RDRCLK)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> FIFO18E1 DIBDI14)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== FIFO18E1 DO26)
		)
		(element WRCLK 1
			(pin WRCLK output)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK_B)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== FIFO18E1 FULL)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== FIFO18E1 WRCOUNT11)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== FIFO18E1 DOP0)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== FIFO18E1 WRCOUNT10)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== FIFO18E1 WRCOUNT2)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== FIFO18E1 WRCOUNT7)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== FIFO18E1 DO21)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> FIFO18E1 DIADI4)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> FIFO18E1 DIADI6)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== FIFO18E1 RDCOUNT7)
		)
		(element RSTREGINV 3
			(pin RSTREG_B input)
			(pin RSTREG input)
			(pin OUT output)
			(cfg RSTREG_B RSTREG)
			(conn RSTREGINV OUT ==> FIFO18E1 RSTREG)
			(conn RSTREGINV RSTREG_B <== RSTREG RSTREG)
			(conn RSTREGINV RSTREG <== RSTREG RSTREG)
		)
		(element DATA_WIDTH 0
			(cfg 9 36 18 4)
		)
		(element DO_REG 0
			(cfg 0 1)
		)
		(element FIFO18E1 110 # BEL
			(pin WRERR output)
			(pin WREN input)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WRCLK input)
			(pin RSTREG input)
			(pin RST input)
			(pin REGCE input)
			(pin RDRCLK input)
			(pin RDERR output)
			(pin RDEN input)
			(pin DOP2 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin RDCLK input)
			(pin FULL output)
			(pin EMPTY output)
			(pin DOP3 output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO31 output)
			(pin DO30 output)
			(pin DO29 output)
			(pin DO28 output)
			(pin DO27 output)
			(pin DO26 output)
			(pin DO25 output)
			(pin DO24 output)
			(pin DO23 output)
			(pin DO22 output)
			(pin DO21 output)
			(pin DO20 output)
			(pin DO19 output)
			(pin DO18 output)
			(pin DO17 output)
			(pin DO16 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIPBDIP1 input)
			(pin DIPBDIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP0 input)
			(pin DIBDI15 input)
			(pin DIBDI14 input)
			(pin DIBDI13 input)
			(pin DIBDI12 input)
			(pin DIBDI11 input)
			(pin DIBDI10 input)
			(pin DIBDI9 input)
			(pin DIBDI8 input)
			(pin DIBDI7 input)
			(pin DIBDI6 input)
			(pin DIBDI5 input)
			(pin DIBDI4 input)
			(pin DIBDI3 input)
			(pin DIBDI2 input)
			(pin DIBDI1 input)
			(pin DIBDI0 input)
			(pin DIADI15 input)
			(pin DIADI14 input)
			(pin DIADI13 input)
			(pin DIADI12 input)
			(pin DIADI11 input)
			(pin DIADI10 input)
			(pin DIADI9 input)
			(pin DIADI8 input)
			(pin DIADI7 input)
			(pin DIADI6 input)
			(pin DIADI5 input)
			(pin DIADI4 input)
			(pin DIADI3 input)
			(pin DIADI2 input)
			(pin DIADI1 input)
			(pin DIADI0 input)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(conn FIFO18E1 WRERR ==> WRERR WRERR)
			(conn FIFO18E1 WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn FIFO18E1 WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn FIFO18E1 WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn FIFO18E1 WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn FIFO18E1 WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn FIFO18E1 WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn FIFO18E1 WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn FIFO18E1 WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn FIFO18E1 WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn FIFO18E1 WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn FIFO18E1 WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn FIFO18E1 WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn FIFO18E1 RDERR ==> RDERR RDERR)
			(conn FIFO18E1 DOP2 ==> DOP2 DOP2)
			(conn FIFO18E1 RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn FIFO18E1 RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn FIFO18E1 RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn FIFO18E1 RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn FIFO18E1 RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn FIFO18E1 RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn FIFO18E1 RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn FIFO18E1 RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn FIFO18E1 RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn FIFO18E1 RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn FIFO18E1 RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn FIFO18E1 RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn FIFO18E1 FULL ==> FULL FULL)
			(conn FIFO18E1 EMPTY ==> EMPTY EMPTY)
			(conn FIFO18E1 DOP3 ==> DOP3 DOP3)
			(conn FIFO18E1 DOP1 ==> DOP1 DOP1)
			(conn FIFO18E1 DOP0 ==> DOP0 DOP0)
			(conn FIFO18E1 DO31 ==> DO31 DO31)
			(conn FIFO18E1 DO30 ==> DO30 DO30)
			(conn FIFO18E1 DO29 ==> DO29 DO29)
			(conn FIFO18E1 DO28 ==> DO28 DO28)
			(conn FIFO18E1 DO27 ==> DO27 DO27)
			(conn FIFO18E1 DO26 ==> DO26 DO26)
			(conn FIFO18E1 DO25 ==> DO25 DO25)
			(conn FIFO18E1 DO24 ==> DO24 DO24)
			(conn FIFO18E1 DO23 ==> DO23 DO23)
			(conn FIFO18E1 DO22 ==> DO22 DO22)
			(conn FIFO18E1 DO21 ==> DO21 DO21)
			(conn FIFO18E1 DO20 ==> DO20 DO20)
			(conn FIFO18E1 DO19 ==> DO19 DO19)
			(conn FIFO18E1 DO18 ==> DO18 DO18)
			(conn FIFO18E1 DO17 ==> DO17 DO17)
			(conn FIFO18E1 DO16 ==> DO16 DO16)
			(conn FIFO18E1 DO15 ==> DO15 DO15)
			(conn FIFO18E1 DO14 ==> DO14 DO14)
			(conn FIFO18E1 DO13 ==> DO13 DO13)
			(conn FIFO18E1 DO12 ==> DO12 DO12)
			(conn FIFO18E1 DO11 ==> DO11 DO11)
			(conn FIFO18E1 DO10 ==> DO10 DO10)
			(conn FIFO18E1 DO9 ==> DO9 DO9)
			(conn FIFO18E1 DO8 ==> DO8 DO8)
			(conn FIFO18E1 DO7 ==> DO7 DO7)
			(conn FIFO18E1 DO6 ==> DO6 DO6)
			(conn FIFO18E1 DO5 ==> DO5 DO5)
			(conn FIFO18E1 DO4 ==> DO4 DO4)
			(conn FIFO18E1 DO3 ==> DO3 DO3)
			(conn FIFO18E1 DO2 ==> DO2 DO2)
			(conn FIFO18E1 DO1 ==> DO1 DO1)
			(conn FIFO18E1 DO0 ==> DO0 DO0)
			(conn FIFO18E1 ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn FIFO18E1 ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn FIFO18E1 WREN <== WRENINV OUT)
			(conn FIFO18E1 WRCLK <== WRCLKINV OUT)
			(conn FIFO18E1 RSTREG <== RSTREGINV OUT)
			(conn FIFO18E1 RST <== RSTINV OUT)
			(conn FIFO18E1 REGCE <== REGCE REGCE)
			(conn FIFO18E1 RDRCLK <== RDRCLKINV OUT)
			(conn FIFO18E1 RDEN <== RDENINV OUT)
			(conn FIFO18E1 RDCLK <== RDCLKINV OUT)
			(conn FIFO18E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn FIFO18E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn FIFO18E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn FIFO18E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn FIFO18E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn FIFO18E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn FIFO18E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn FIFO18E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn FIFO18E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn FIFO18E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn FIFO18E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn FIFO18E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn FIFO18E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn FIFO18E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn FIFO18E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn FIFO18E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn FIFO18E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn FIFO18E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn FIFO18E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn FIFO18E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn FIFO18E1 DIADI15 <== DIADI15 DIADI15)
			(conn FIFO18E1 DIADI14 <== DIADI14 DIADI14)
			(conn FIFO18E1 DIADI13 <== DIADI13 DIADI13)
			(conn FIFO18E1 DIADI12 <== DIADI12 DIADI12)
			(conn FIFO18E1 DIADI11 <== DIADI11 DIADI11)
			(conn FIFO18E1 DIADI10 <== DIADI10 DIADI10)
			(conn FIFO18E1 DIADI9 <== DIADI9 DIADI9)
			(conn FIFO18E1 DIADI8 <== DIADI8 DIADI8)
			(conn FIFO18E1 DIADI7 <== DIADI7 DIADI7)
			(conn FIFO18E1 DIADI6 <== DIADI6 DIADI6)
			(conn FIFO18E1 DIADI5 <== DIADI5 DIADI5)
			(conn FIFO18E1 DIADI4 <== DIADI4 DIADI4)
			(conn FIFO18E1 DIADI3 <== DIADI3 DIADI3)
			(conn FIFO18E1 DIADI2 <== DIADI2 DIADI2)
			(conn FIFO18E1 DIADI1 <== DIADI1 DIADI1)
			(conn FIFO18E1 DIADI0 <== DIADI0 DIADI0)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> FIFO18E1 DIADI13)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> FIFO18E1 DIBDI5)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> FIFO18E1 DIBDI8)
		)
		(element FIFO_MODE 0
			(cfg FIFO18 FIFO18_36)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== FIFO18E1 WRCOUNT1)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> FIFO18E1 DIPBDIP0)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== FIFO18E1 DO10)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== FIFO18E1 DOP2)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== FIFO18E1 DO24)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== FIFO18E1 RDCOUNT1)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== FIFO18E1 DO2)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> FIFO18E1 DIADI11)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> FIFO18E1 DIADI14)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== FIFO18E1 DO9)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== FIFO18E1 DO17)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== FIFO18E1 DO16)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== FIFO18E1 WRCOUNT4)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== FIFO18E1 EMPTY)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== FIFO18E1 WRCOUNT9)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== FIFO18E1 DO11)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== FIFO18E1 DO6)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== FIFO18E1 RDCOUNT2)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> FIFO18E1 DIADI3)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== FIFO18E1 DO22)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== FIFO18E1 WRERR)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> FIFO18E1 DIADI8)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== FIFO18E1 RDCOUNT0)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> FIFO18E1 DIADI1)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> FIFO18E1 RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== FIFO18E1 WRCOUNT6)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> FIFO18E1 DIPADIP1)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== FIFO18E1 DO29)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> FIFO18E1 DIPADIP0)
		)
		(element RSTREG 1
			(pin RSTREG output)
			(conn RSTREG RSTREG ==> RSTREGINV RSTREG_B)
			(conn RSTREG RSTREG ==> RSTREGINV RSTREG)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== FIFO18E1 DO20)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== FIFO18E1 RDERR)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> FIFO18E1 DIBDI13)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== FIFO18E1 RDCOUNT10)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== FIFO18E1 DO14)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== FIFO18E1 RDCOUNT3)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== FIFO18E1 DO0)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> FIFO18E1 DIBDI12)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== FIFO18E1 WRCOUNT5)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== FIFO18E1 RDCOUNT11)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> FIFO18E1 DIBDI0)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> FIFO18E1 DIBDI2)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element WRCLKINV 3
			(pin WRCLK_B input)
			(pin WRCLK input)
			(pin OUT output)
			(cfg WRCLK_B WRCLK)
			(conn WRCLKINV OUT ==> FIFO18E1 WRCLK)
			(conn WRCLKINV WRCLK_B <== WRCLK WRCLK)
			(conn WRCLKINV WRCLK <== WRCLK WRCLK)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> FIFO18E1 DIADI7)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> FIFO18E1 DIADI5)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> FIFO18E1 DIADI12)
		)
		(element RDENINV 3
			(pin RDEN_B input)
			(pin RDEN input)
			(pin OUT output)
			(cfg RDEN_B RDEN)
			(conn RDENINV OUT ==> FIFO18E1 RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== FIFO18E1 DO25)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> FIFO18E1 DIBDI4)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> FIFO18E1 DIADI2)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> FIFO18E1 DIBDI15)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> FIFO18E1 DIBDI7)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== FIFO18E1 DO8)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== FIFO18E1 ALMOSTFULL)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
			(conn RDEN RDEN ==> RDENINV RDEN)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== FIFO18E1 DO4)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== FIFO18E1 RDCOUNT6)
		)
		(element REGCE 1
			(pin REGCE output)
			(conn REGCE REGCE ==> FIFO18E1 REGCE)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== FIFO18E1 RDCOUNT8)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== FIFO18E1 DO3)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN_B)
			(conn WREN WREN ==> WRENINV WREN)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> FIFO18E1 DIPBDIP1)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== FIFO18E1 DO27)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== FIFO18E1 ALMOSTEMPTY)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== FIFO18E1 DO23)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== FIFO18E1 DO18)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== FIFO18E1 WRCOUNT3)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== FIFO18E1 DO30)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> FIFO18E1 DIBDI9)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== FIFO18E1 DOP1)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== FIFO18E1 DO31)
		)
		(element WRENINV 3
			(pin WREN_B input)
			(pin WREN input)
			(pin OUT output)
			(cfg WREN_B WREN)
			(conn WRENINV OUT ==> FIFO18E1 WREN)
			(conn WRENINV WREN_B <== WREN WREN)
			(conn WRENINV WREN <== WREN WREN)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== FIFO18E1 DO28)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> FIFO18E1 DIADI15)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> FIFO18E1 DIADI10)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== FIFO18E1 DOP3)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> FIFO18E1 DIADI0)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> FIFO18E1 DIADI9)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== FIFO18E1 DO12)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== FIFO18E1 WRCOUNT8)
		)
		(element RDCLK 1
			(pin RDCLK output)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK_B)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== FIFO18E1 DO7)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> FIFO18E1 DIBDI3)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== FIFO18E1 DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== FIFO18E1 DO15)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> FIFO18E1 DIBDI10)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== FIFO18E1 WRCOUNT0)
		)
		(element RDCLKINV 3
			(pin RDCLK_B input)
			(pin RDCLK input)
			(pin OUT output)
			(cfg RDCLK_B RDCLK)
			(conn RDCLKINV OUT ==> FIFO18E1 RDCLK)
			(conn RDCLKINV RDCLK_B <== RDCLK RDCLK)
			(conn RDCLKINV RDCLK <== RDCLK RDCLK)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== FIFO18E1 RDCOUNT5)
		)
	)