`timescale 1ns/1ns
//
module edge_wait_example();
//
reg enable, clk, trigger;
//
always @(posedge enable)
begin
	trigger = 0;
	// Wait 5 clock cycles
	repeat(5) begin
		@(posedge clk);
	end
	trigger = 1;
end
// Testbench
initial begin
	$monitor ("TIME : %g CLK : %b ENABLE : %b TRIGGER : %b",$time, clk,enable,trigger);
	clk = 0;
	enable = 0;
	#5 enable = 1;
	#1 enable = 0;
	#10 enable = 1;
	#1 enable = 0;
end
//
always
	#1 clk = !clk;
//
endmodule
	