<stg><name>fire2_fill_window</name>


<trans_list>

<trans id="864" from="1" to="3">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="2" to="9">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="3" to="4">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="4" to="5">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="5" to="6">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="6" to="7">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="7" to="8">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="8" to="2">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="9" to="10">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="10" to="11">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="11" to="12">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="12" to="13">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="13" to="14">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="14" to="15">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="15" to="16">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  %empty_603 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:2  %empty_604 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:3  %empty_605 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:4  %empty_606 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  %empty_607 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:6  %empty_608 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  %empty_609 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:8  %empty_610 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:9  %empty_611 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  %empty_612 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  %empty_613 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  %empty_614 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  %empty_615 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  %empty_616 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  %empty_617 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %e3x3_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %lb_2_0_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_15_read)

]]></node>
<StgValue><ssdm name="lb_2_0_15_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %lb_2_0_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_14_read)

]]></node>
<StgValue><ssdm name="lb_2_0_14_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %lb_2_0_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_13_read)

]]></node>
<StgValue><ssdm name="lb_2_0_13_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %lb_2_0_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_12_read)

]]></node>
<StgValue><ssdm name="lb_2_0_12_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %lb_2_0_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_11_read)

]]></node>
<StgValue><ssdm name="lb_2_0_11_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lb_2_0_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_10_read)

]]></node>
<StgValue><ssdm name="lb_2_0_10_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lb_2_0_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_9_read)

]]></node>
<StgValue><ssdm name="lb_2_0_9_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lb_2_0_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_8_read)

]]></node>
<StgValue><ssdm name="lb_2_0_8_read_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %lb_2_0_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_7_read)

]]></node>
<StgValue><ssdm name="lb_2_0_7_read_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %lb_2_0_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_6_read)

]]></node>
<StgValue><ssdm name="lb_2_0_6_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %lb_2_0_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_5_read)

]]></node>
<StgValue><ssdm name="lb_2_0_5_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %lb_2_0_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_4_read)

]]></node>
<StgValue><ssdm name="lb_2_0_4_read_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %lb_2_0_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_3_read)

]]></node>
<StgValue><ssdm name="lb_2_0_3_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %lb_2_0_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_2_read)

]]></node>
<StgValue><ssdm name="lb_2_0_2_read_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %lb_2_0_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_1_read)

]]></node>
<StgValue><ssdm name="lb_2_0_1_read_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %lb_2_0_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_2_0_0_read)

]]></node>
<StgValue><ssdm name="lb_2_0_0_read_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %lb_1_0_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_15_read)

]]></node>
<StgValue><ssdm name="lb_1_0_15_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %lb_1_0_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_14_read)

]]></node>
<StgValue><ssdm name="lb_1_0_14_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %lb_1_0_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_13_read)

]]></node>
<StgValue><ssdm name="lb_1_0_13_read_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %lb_1_0_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_12_read)

]]></node>
<StgValue><ssdm name="lb_1_0_12_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %lb_1_0_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_11_read)

]]></node>
<StgValue><ssdm name="lb_1_0_11_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %lb_1_0_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_10_read)

]]></node>
<StgValue><ssdm name="lb_1_0_10_read_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %lb_1_0_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_9_read)

]]></node>
<StgValue><ssdm name="lb_1_0_9_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %lb_1_0_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_8_read)

]]></node>
<StgValue><ssdm name="lb_1_0_8_read_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %lb_1_0_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_7_read)

]]></node>
<StgValue><ssdm name="lb_1_0_7_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %lb_1_0_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_6_read)

]]></node>
<StgValue><ssdm name="lb_1_0_6_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %lb_1_0_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_5_read)

]]></node>
<StgValue><ssdm name="lb_1_0_5_read_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %lb_1_0_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_4_read)

]]></node>
<StgValue><ssdm name="lb_1_0_4_read_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %lb_1_0_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_3_read)

]]></node>
<StgValue><ssdm name="lb_1_0_3_read_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %lb_1_0_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_2_read)

]]></node>
<StgValue><ssdm name="lb_1_0_2_read_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %lb_1_0_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_1_read)

]]></node>
<StgValue><ssdm name="lb_1_0_1_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %lb_1_0_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_1_0_0_read)

]]></node>
<StgValue><ssdm name="lb_1_0_0_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %lb_0_0_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_15_read)

]]></node>
<StgValue><ssdm name="lb_0_0_15_read_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %lb_0_0_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_14_read)

]]></node>
<StgValue><ssdm name="lb_0_0_14_read_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %lb_0_0_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_13_read)

]]></node>
<StgValue><ssdm name="lb_0_0_13_read_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %lb_0_0_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_12_read)

]]></node>
<StgValue><ssdm name="lb_0_0_12_read_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %lb_0_0_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_11_read)

]]></node>
<StgValue><ssdm name="lb_0_0_11_read_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %lb_0_0_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_10_read)

]]></node>
<StgValue><ssdm name="lb_0_0_10_read_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %lb_0_0_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_9_read)

]]></node>
<StgValue><ssdm name="lb_0_0_9_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %lb_0_0_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_8_read)

]]></node>
<StgValue><ssdm name="lb_0_0_8_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %lb_0_0_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_7_read)

]]></node>
<StgValue><ssdm name="lb_0_0_7_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %lb_0_0_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_6_read)

]]></node>
<StgValue><ssdm name="lb_0_0_6_read_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %lb_0_0_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_5_read)

]]></node>
<StgValue><ssdm name="lb_0_0_5_read_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %lb_0_0_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_4_read)

]]></node>
<StgValue><ssdm name="lb_0_0_4_read_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %lb_0_0_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_3_read)

]]></node>
<StgValue><ssdm name="lb_0_0_3_read_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %lb_0_0_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_2_read)

]]></node>
<StgValue><ssdm name="lb_0_0_2_read_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %lb_0_0_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_1_read)

]]></node>
<StgValue><ssdm name="lb_0_0_1_read_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %lb_0_0_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lb_0_0_0_read)

]]></node>
<StgValue><ssdm name="lb_0_0_0_read_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_6 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_0_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:65  br i1 %tmp_6, label %1, label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1  %wb_0_1_addr = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_0_1_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:2  %wb_0_1_load = load i32* %wb_0_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:5  %wb_0_2_addr = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_0_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:6  %wb_0_2_load = load i32* %wb_0_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:9  %wb_1_1_addr = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_1_1_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:10  %wb_1_1_load = load i32* %wb_1_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %wb_1_2_addr = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_1_2_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:14  %wb_1_2_load = load i32* %wb_1_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:17  %wb_2_1_addr = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_2_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:18  %wb_2_1_load = load i32* %wb_2_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:21  %wb_2_2_addr = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_2_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:22  %wb_2_2_load = load i32* %wb_2_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:1  %wb_0_1_addr_1 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_0_1_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:2  %wb_0_1_load_1 = load i32* %wb_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:5  %wb_0_2_addr_1 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_0_2_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:6  %wb_0_2_load_1 = load i32* %wb_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:9  %wb_1_1_addr_1 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_1_1_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:10  %wb_1_1_load_1 = load i32* %wb_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:13  %wb_1_2_addr_1 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_1_2_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:14  %wb_1_2_load_1 = load i32* %wb_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:17  %wb_2_1_addr_1 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_2_1_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:18  %wb_2_1_load_1 = load i32* %wb_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:21  %wb_2_2_addr_1 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_2_2_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:22  %wb_2_2_load_1 = load i32* %wb_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_0_V)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:25  %tmp_6_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_1_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:3  %wb_0_0_addr_10 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_0_0_addr_10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:4  store i32 %wb_0_1_load_10, i32* %wb_0_0_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:11  %wb_1_0_addr_10 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_1_0_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:12  store i32 %wb_1_1_load_10, i32* %wb_1_0_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:19  %wb_2_0_addr_10 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_2_0_addr_10"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:20  store i32 %wb_2_1_load_10, i32* %wb_2_0_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:3  %wb_0_0_addr_11 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_0_0_addr_11"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:4  store i32 %wb_0_1_load_11, i32* %wb_0_0_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:11  %wb_1_0_addr_11 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_1_0_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:12  store i32 %wb_1_1_load_11, i32* %wb_1_0_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:19  %wb_2_0_addr_11 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_2_0_addr_11"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:20  store i32 %wb_2_1_load_11, i32* %wb_2_0_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:2  %wb_0_1_load_12 = load i32* %wb_0_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_12"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:6  %wb_0_2_load_12 = load i32* %wb_0_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_12"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:10  %wb_1_1_load_12 = load i32* %wb_1_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_12"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:14  %wb_1_2_load_12 = load i32* %wb_1_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_12"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:18  %wb_2_1_load_12 = load i32* %wb_2_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_12"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:22  %wb_2_2_load_12 = load i32* %wb_2_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_12"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:2  %wb_0_1_load_13 = load i32* %wb_0_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_13"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:6  %wb_0_2_load_13 = load i32* %wb_0_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_13"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:10  %wb_1_1_load_13 = load i32* %wb_1_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:14  %wb_1_2_load_13 = load i32* %wb_1_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_13"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:18  %wb_2_1_load_13 = load i32* %wb_2_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_13"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:22  %wb_2_2_load_13 = load i32* %wb_2_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_13"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:1  %wb_0_1_addr_14 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_0_1_addr_14"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:2  %wb_0_1_load_14 = load i32* %wb_0_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_14"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:5  %wb_0_2_addr_14 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_0_2_addr_14"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:6  %wb_0_2_load_14 = load i32* %wb_0_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_14"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:9  %wb_1_1_addr_14 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_1_1_addr_14"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:10  %wb_1_1_load_14 = load i32* %wb_1_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_14"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:13  %wb_1_2_addr_14 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_1_2_addr_14"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:14  %wb_1_2_load_14 = load i32* %wb_1_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_14"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:17  %wb_2_1_addr_14 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_2_1_addr_14"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:18  %wb_2_1_load_14 = load i32* %wb_2_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_14"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:21  %wb_2_2_addr_14 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_2_2_addr_14"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:22  %wb_2_2_load_14 = load i32* %wb_2_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_14"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:1  %wb_0_1_addr_15 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_0_1_addr_15"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:2  %wb_0_1_load_15 = load i32* %wb_0_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_15"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:5  %wb_0_2_addr_15 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_0_2_addr_15"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:6  %wb_0_2_load_15 = load i32* %wb_0_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_15"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:9  %wb_1_1_addr_15 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_1_1_addr_15"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:10  %wb_1_1_load_15 = load i32* %wb_1_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_15"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:13  %wb_1_2_addr_15 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_1_2_addr_15"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:14  %wb_1_2_load_15 = load i32* %wb_1_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_15"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:17  %wb_2_1_addr_15 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_2_1_addr_15"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:18  %wb_2_1_load_15 = load i32* %wb_2_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_15"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:21  %wb_2_2_addr_15 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_2_2_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:22  %wb_2_2_load_15 = load i32* %wb_2_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:2  %wb_0_1_load = load i32* %wb_0_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:6  %wb_0_2_load = load i32* %wb_0_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:10  %wb_1_1_load = load i32* %wb_1_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:14  %wb_1_2_load = load i32* %wb_1_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:18  %wb_2_1_load = load i32* %wb_2_1_addr, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.0:22  %wb_2_2_load = load i32* %wb_2_2_addr, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:2  %wb_0_1_load_1 = load i32* %wb_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:6  %wb_0_2_load_1 = load i32* %wb_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:10  %wb_1_1_load_1 = load i32* %wb_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:14  %wb_1_2_load_1 = load i32* %wb_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:18  %wb_2_1_load_1 = load i32* %wb_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.1:22  %wb_2_2_load_1 = load i32* %wb_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:1  %wb_0_1_addr_2 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_0_1_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:2  %wb_0_1_load_2 = load i32* %wb_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:5  %wb_0_2_addr_2 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_0_2_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:6  %wb_0_2_load_2 = load i32* %wb_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:9  %wb_1_1_addr_2 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_1_1_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:10  %wb_1_1_load_2 = load i32* %wb_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:13  %wb_1_2_addr_2 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_1_2_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:14  %wb_1_2_load_2 = load i32* %wb_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:17  %wb_2_1_addr_2 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_2_1_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:18  %wb_2_1_load_2 = load i32* %wb_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:21  %wb_2_2_addr_2 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_2_2_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:22  %wb_2_2_load_2 = load i32* %wb_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:1  %wb_0_1_addr_3 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_0_1_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:2  %wb_0_1_load_3 = load i32* %wb_0_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_3"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:5  %wb_0_2_addr_3 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_0_2_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:6  %wb_0_2_load_3 = load i32* %wb_0_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:9  %wb_1_1_addr_3 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_1_1_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:10  %wb_1_1_load_3 = load i32* %wb_1_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:13  %wb_1_2_addr_3 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_1_2_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:14  %wb_1_2_load_3 = load i32* %wb_1_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:17  %wb_2_1_addr_3 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_2_1_addr_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:18  %wb_2_1_load_3 = load i32* %wb_2_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:21  %wb_2_2_addr_3 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_2_2_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:22  %wb_2_2_load_3 = load i32* %wb_2_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:3  %wb_0_0_addr = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_0_0_addr"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:4  store i32 %wb_0_1_load, i32* %wb_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:11  %wb_1_0_addr = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_1_0_addr"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:12  store i32 %wb_1_1_load, i32* %wb_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %wb_2_0_addr = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="wb_2_0_addr"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:20  store i32 %wb_2_1_load, i32* %wb_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:3  %wb_0_0_addr_1 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_0_0_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:4  store i32 %wb_0_1_load_1, i32* %wb_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:11  %wb_1_0_addr_1 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_1_0_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:12  store i32 %wb_1_1_load_1, i32* %wb_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:19  %wb_2_0_addr_1 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="wb_2_0_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:20  store i32 %wb_2_1_load_1, i32* %wb_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:2  %wb_0_1_load_2 = load i32* %wb_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:6  %wb_0_2_load_2 = load i32* %wb_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:10  %wb_1_1_load_2 = load i32* %wb_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:14  %wb_1_2_load_2 = load i32* %wb_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:18  %wb_2_1_load_2 = load i32* %wb_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2:22  %wb_2_2_load_2 = load i32* %wb_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:2  %wb_0_1_load_3 = load i32* %wb_0_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_3"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:6  %wb_0_2_load_3 = load i32* %wb_0_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:10  %wb_1_1_load_3 = load i32* %wb_1_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:14  %wb_1_2_load_3 = load i32* %wb_1_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_3"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:18  %wb_2_1_load_3 = load i32* %wb_2_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.3:22  %wb_2_2_load_3 = load i32* %wb_2_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:1  %wb_0_1_addr_4 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_0_1_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:2  %wb_0_1_load_4 = load i32* %wb_0_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_4"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:5  %wb_0_2_addr_4 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_0_2_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:6  %wb_0_2_load_4 = load i32* %wb_0_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_4"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:9  %wb_1_1_addr_4 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_1_1_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:10  %wb_1_1_load_4 = load i32* %wb_1_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_4"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:13  %wb_1_2_addr_4 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_1_2_addr_4"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:14  %wb_1_2_load_4 = load i32* %wb_1_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_4"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:17  %wb_2_1_addr_4 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_2_1_addr_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:18  %wb_2_1_load_4 = load i32* %wb_2_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_4"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:21  %wb_2_2_addr_4 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_2_2_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:22  %wb_2_2_load_4 = load i32* %wb_2_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_4"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:1  %wb_0_1_addr_5 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_0_1_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:2  %wb_0_1_load_5 = load i32* %wb_0_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:5  %wb_0_2_addr_5 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_0_2_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:6  %wb_0_2_load_5 = load i32* %wb_0_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_5"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:9  %wb_1_1_addr_5 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_1_1_addr_5"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:10  %wb_1_1_load_5 = load i32* %wb_1_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_5"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:13  %wb_1_2_addr_5 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_1_2_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:14  %wb_1_2_load_5 = load i32* %wb_1_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_5"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:17  %wb_2_1_addr_5 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_2_1_addr_5"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:18  %wb_2_1_load_5 = load i32* %wb_2_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_5"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:21  %wb_2_2_addr_5 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_2_2_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:22  %wb_2_2_load_5 = load i32* %wb_2_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:3  %wb_0_0_addr_2 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_0_0_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:4  store i32 %wb_0_1_load_2, i32* %wb_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:11  %wb_1_0_addr_2 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_1_0_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:12  store i32 %wb_1_1_load_2, i32* %wb_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:19  %wb_2_0_addr_2 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="wb_2_0_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:20  store i32 %wb_2_1_load_2, i32* %wb_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:3  %wb_0_0_addr_3 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_0_0_addr_3"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:4  store i32 %wb_0_1_load_3, i32* %wb_0_0_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:11  %wb_1_0_addr_3 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_1_0_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:12  store i32 %wb_1_1_load_3, i32* %wb_1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:19  %wb_2_0_addr_3 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="wb_2_0_addr_3"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:20  store i32 %wb_2_1_load_3, i32* %wb_2_0_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:2  %wb_0_1_load_4 = load i32* %wb_0_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_4"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:6  %wb_0_2_load_4 = load i32* %wb_0_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_4"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:10  %wb_1_1_load_4 = load i32* %wb_1_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:14  %wb_1_2_load_4 = load i32* %wb_1_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_4"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:18  %wb_2_1_load_4 = load i32* %wb_2_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_4"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.4:22  %wb_2_2_load_4 = load i32* %wb_2_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_4"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:2  %wb_0_1_load_5 = load i32* %wb_0_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_5"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:6  %wb_0_2_load_5 = load i32* %wb_0_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_5"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:10  %wb_1_1_load_5 = load i32* %wb_1_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_5"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:14  %wb_1_2_load_5 = load i32* %wb_1_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_5"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:18  %wb_2_1_load_5 = load i32* %wb_2_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_5"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.5:22  %wb_2_2_load_5 = load i32* %wb_2_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_5"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:1  %wb_0_1_addr_6 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_0_1_addr_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:2  %wb_0_1_load_6 = load i32* %wb_0_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_6"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:5  %wb_0_2_addr_6 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_0_2_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:6  %wb_0_2_load_6 = load i32* %wb_0_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_6"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:9  %wb_1_1_addr_6 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_1_1_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:10  %wb_1_1_load_6 = load i32* %wb_1_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_6"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:13  %wb_1_2_addr_6 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_1_2_addr_6"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:14  %wb_1_2_load_6 = load i32* %wb_1_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_6"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:17  %wb_2_1_addr_6 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_2_1_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:18  %wb_2_1_load_6 = load i32* %wb_2_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_6"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:21  %wb_2_2_addr_6 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_2_2_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:22  %wb_2_2_load_6 = load i32* %wb_2_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_6"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:1  %wb_0_1_addr_7 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_0_1_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:2  %wb_0_1_load_7 = load i32* %wb_0_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_7"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:5  %wb_0_2_addr_7 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_0_2_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:6  %wb_0_2_load_7 = load i32* %wb_0_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_7"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:9  %wb_1_1_addr_7 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_1_1_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:10  %wb_1_1_load_7 = load i32* %wb_1_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_7"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:13  %wb_1_2_addr_7 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_1_2_addr_7"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:14  %wb_1_2_load_7 = load i32* %wb_1_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_7"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:17  %wb_2_1_addr_7 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_2_1_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:18  %wb_2_1_load_7 = load i32* %wb_2_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_7"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:21  %wb_2_2_addr_7 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_2_2_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:22  %wb_2_2_load_7 = load i32* %wb_2_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:3  %wb_0_0_addr_4 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_0_0_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:4  store i32 %wb_0_1_load_4, i32* %wb_0_0_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:11  %wb_1_0_addr_4 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_1_0_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:12  store i32 %wb_1_1_load_4, i32* %wb_1_0_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:19  %wb_2_0_addr_4 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="wb_2_0_addr_4"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:20  store i32 %wb_2_1_load_4, i32* %wb_2_0_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:3  %wb_0_0_addr_5 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_0_0_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:4  store i32 %wb_0_1_load_5, i32* %wb_0_0_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:11  %wb_1_0_addr_5 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_1_0_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:12  store i32 %wb_1_1_load_5, i32* %wb_1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:19  %wb_2_0_addr_5 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="wb_2_0_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:20  store i32 %wb_2_1_load_5, i32* %wb_2_0_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:2  %wb_0_1_load_6 = load i32* %wb_0_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_6"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:6  %wb_0_2_load_6 = load i32* %wb_0_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_6"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:10  %wb_1_1_load_6 = load i32* %wb_1_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_6"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:14  %wb_1_2_load_6 = load i32* %wb_1_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_6"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:18  %wb_2_1_load_6 = load i32* %wb_2_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_6"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.6:22  %wb_2_2_load_6 = load i32* %wb_2_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_6"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:2  %wb_0_1_load_7 = load i32* %wb_0_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_7"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:6  %wb_0_2_load_7 = load i32* %wb_0_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_7"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:10  %wb_1_1_load_7 = load i32* %wb_1_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_7"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:14  %wb_1_2_load_7 = load i32* %wb_1_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_7"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:18  %wb_2_1_load_7 = load i32* %wb_2_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_7"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.7:22  %wb_2_2_load_7 = load i32* %wb_2_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_7"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:1  %wb_0_1_addr_8 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_0_1_addr_8"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:2  %wb_0_1_load_8 = load i32* %wb_0_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_8"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:5  %wb_0_2_addr_8 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_0_2_addr_8"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:6  %wb_0_2_load_8 = load i32* %wb_0_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_8"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:9  %wb_1_1_addr_8 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_1_1_addr_8"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:10  %wb_1_1_load_8 = load i32* %wb_1_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_8"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:13  %wb_1_2_addr_8 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_1_2_addr_8"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:14  %wb_1_2_load_8 = load i32* %wb_1_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_8"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:17  %wb_2_1_addr_8 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_2_1_addr_8"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:18  %wb_2_1_load_8 = load i32* %wb_2_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_8"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:21  %wb_2_2_addr_8 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_2_2_addr_8"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:22  %wb_2_2_load_8 = load i32* %wb_2_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_8"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:1  %wb_0_1_addr_9 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_0_1_addr_9"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:2  %wb_0_1_load_9 = load i32* %wb_0_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_9"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:5  %wb_0_2_addr_9 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_0_2_addr_9"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:6  %wb_0_2_load_9 = load i32* %wb_0_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_9"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:9  %wb_1_1_addr_9 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_1_1_addr_9"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:10  %wb_1_1_load_9 = load i32* %wb_1_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_9"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:13  %wb_1_2_addr_9 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_1_2_addr_9"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:14  %wb_1_2_load_9 = load i32* %wb_1_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_9"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:17  %wb_2_1_addr_9 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_2_1_addr_9"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:18  %wb_2_1_load_9 = load i32* %wb_2_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_9"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:21  %wb_2_2_addr_9 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_2_2_addr_9"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:22  %wb_2_2_load_9 = load i32* %wb_2_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:3  %wb_0_0_addr_6 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_0_0_addr_6"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:4  store i32 %wb_0_1_load_6, i32* %wb_0_0_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:11  %wb_1_0_addr_6 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_1_0_addr_6"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:12  store i32 %wb_1_1_load_6, i32* %wb_1_0_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:19  %wb_2_0_addr_6 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="wb_2_0_addr_6"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:20  store i32 %wb_2_1_load_6, i32* %wb_2_0_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:3  %wb_0_0_addr_7 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_0_0_addr_7"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:4  store i32 %wb_0_1_load_7, i32* %wb_0_0_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:11  %wb_1_0_addr_7 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_1_0_addr_7"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:12  store i32 %wb_1_1_load_7, i32* %wb_1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:19  %wb_2_0_addr_7 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="wb_2_0_addr_7"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:20  store i32 %wb_2_1_load_7, i32* %wb_2_0_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:2  %wb_0_1_load_8 = load i32* %wb_0_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_8"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:6  %wb_0_2_load_8 = load i32* %wb_0_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_8"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:10  %wb_1_1_load_8 = load i32* %wb_1_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_8"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:14  %wb_1_2_load_8 = load i32* %wb_1_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_8"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:18  %wb_2_1_load_8 = load i32* %wb_2_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_8"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.8:22  %wb_2_2_load_8 = load i32* %wb_2_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_8"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:2  %wb_0_1_load_9 = load i32* %wb_0_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_9"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:6  %wb_0_2_load_9 = load i32* %wb_0_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_9"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:10  %wb_1_1_load_9 = load i32* %wb_1_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_9"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:14  %wb_1_2_load_9 = load i32* %wb_1_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_9"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:18  %wb_2_1_load_9 = load i32* %wb_2_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_9"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.9:22  %wb_2_2_load_9 = load i32* %wb_2_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_9"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:1  %wb_0_1_addr_10 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_0_1_addr_10"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:2  %wb_0_1_load_10 = load i32* %wb_0_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_10"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:5  %wb_0_2_addr_10 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_0_2_addr_10"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:6  %wb_0_2_load_10 = load i32* %wb_0_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_10"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:9  %wb_1_1_addr_10 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_1_1_addr_10"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:10  %wb_1_1_load_10 = load i32* %wb_1_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_10"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:13  %wb_1_2_addr_10 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_1_2_addr_10"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:14  %wb_1_2_load_10 = load i32* %wb_1_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_10"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:17  %wb_2_1_addr_10 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_2_1_addr_10"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:18  %wb_2_1_load_10 = load i32* %wb_2_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_10"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:21  %wb_2_2_addr_10 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 10

]]></node>
<StgValue><ssdm name="wb_2_2_addr_10"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:22  %wb_2_2_load_10 = load i32* %wb_2_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_10"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:1  %wb_0_1_addr_11 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_0_1_addr_11"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:2  %wb_0_1_load_11 = load i32* %wb_0_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_11"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:5  %wb_0_2_addr_11 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_0_2_addr_11"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:6  %wb_0_2_load_11 = load i32* %wb_0_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_11"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:9  %wb_1_1_addr_11 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_1_1_addr_11"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:10  %wb_1_1_load_11 = load i32* %wb_1_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_11"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:13  %wb_1_2_addr_11 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_1_2_addr_11"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:14  %wb_1_2_load_11 = load i32* %wb_1_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_11"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:17  %wb_2_1_addr_11 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_2_1_addr_11"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:18  %wb_2_1_load_11 = load i32* %wb_2_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_11"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:21  %wb_2_2_addr_11 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 11

]]></node>
<StgValue><ssdm name="wb_2_2_addr_11"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:22  %wb_2_2_load_11 = load i32* %wb_2_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:3  %wb_0_0_addr_8 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_0_0_addr_8"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:4  store i32 %wb_0_1_load_8, i32* %wb_0_0_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:11  %wb_1_0_addr_8 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_1_0_addr_8"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:12  store i32 %wb_1_1_load_8, i32* %wb_1_0_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:19  %wb_2_0_addr_8 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="wb_2_0_addr_8"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:20  store i32 %wb_2_1_load_8, i32* %wb_2_0_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:3  %wb_0_0_addr_9 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_0_0_addr_9"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:4  store i32 %wb_0_1_load_9, i32* %wb_0_0_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:11  %wb_1_0_addr_9 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_1_0_addr_9"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:12  store i32 %wb_1_1_load_9, i32* %wb_1_0_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:19  %wb_2_0_addr_9 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="wb_2_0_addr_9"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:20  store i32 %wb_2_1_load_9, i32* %wb_2_0_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:2  %wb_0_1_load_10 = load i32* %wb_0_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_10"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:6  %wb_0_2_load_10 = load i32* %wb_0_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_10"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:10  %wb_1_1_load_10 = load i32* %wb_1_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_10"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:14  %wb_1_2_load_10 = load i32* %wb_1_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_10"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:18  %wb_2_1_load_10 = load i32* %wb_2_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_10"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.10:22  %wb_2_2_load_10 = load i32* %wb_2_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_10"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:2  %wb_0_1_load_11 = load i32* %wb_0_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_11"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:6  %wb_0_2_load_11 = load i32* %wb_0_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_11"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:10  %wb_1_1_load_11 = load i32* %wb_1_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_11"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:14  %wb_1_2_load_11 = load i32* %wb_1_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_11"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:18  %wb_2_1_load_11 = load i32* %wb_2_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_11"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.11:22  %wb_2_2_load_11 = load i32* %wb_2_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_11"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:1  %wb_0_1_addr_12 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_0_1_addr_12"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:2  %wb_0_1_load_12 = load i32* %wb_0_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_12"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:5  %wb_0_2_addr_12 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_0_2_addr_12"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:6  %wb_0_2_load_12 = load i32* %wb_0_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_12"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:9  %wb_1_1_addr_12 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_1_1_addr_12"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:10  %wb_1_1_load_12 = load i32* %wb_1_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_12"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:13  %wb_1_2_addr_12 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_1_2_addr_12"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:14  %wb_1_2_load_12 = load i32* %wb_1_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_12"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:17  %wb_2_1_addr_12 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_2_1_addr_12"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:18  %wb_2_1_load_12 = load i32* %wb_2_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_12"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:21  %wb_2_2_addr_12 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_2_2_addr_12"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.12:22  %wb_2_2_load_12 = load i32* %wb_2_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_12"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:1  %wb_0_1_addr_13 = getelementptr [16 x i32]* %wb_0_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_0_1_addr_13"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:2  %wb_0_1_load_13 = load i32* %wb_0_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_13"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:5  %wb_0_2_addr_13 = getelementptr [16 x i32]* %wb_0_2, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_0_2_addr_13"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:6  %wb_0_2_load_13 = load i32* %wb_0_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_13"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:9  %wb_1_1_addr_13 = getelementptr [16 x i32]* %wb_1_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_1_1_addr_13"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:10  %wb_1_1_load_13 = load i32* %wb_1_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_13"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:13  %wb_1_2_addr_13 = getelementptr [16 x i32]* %wb_1_2, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_1_2_addr_13"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:14  %wb_1_2_load_13 = load i32* %wb_1_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_13"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:17  %wb_2_1_addr_13 = getelementptr [16 x i32]* %wb_2_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_2_1_addr_13"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:18  %wb_2_1_load_13 = load i32* %wb_2_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_13"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:21  %wb_2_2_addr_13 = getelementptr [16 x i32]* %wb_2_2, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_2_2_addr_13"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.13:22  %wb_2_2_load_13 = load i32* %wb_2_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %lb_0_0_0_write_assign = phi i32 [ %tmp, %1 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="lb_0_0_0_write_assign"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:7  store i32 %wb_0_2_load, i32* %wb_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:8  store i32 %lb_0_0_0_read_1, i32* %wb_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:15  store i32 %wb_1_2_load, i32* %wb_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:16  store i32 %lb_1_0_0_read_1, i32* %wb_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:23  store i32 %wb_2_2_load, i32* %wb_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.0:24  store i32 %lb_2_0_0_read_1, i32* %wb_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:26  br i1 %tmp_6_1, label %2, label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_106 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_1_V)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:7  store i32 %wb_0_2_load_1, i32* %wb_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:8  store i32 %lb_0_0_1_read_1, i32* %wb_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:15  store i32 %wb_1_2_load_1, i32* %wb_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:16  store i32 %lb_1_0_1_read_1, i32* %wb_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:23  store i32 %wb_2_2_load_1, i32* %wb_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.1:24  store i32 %lb_2_0_1_read_1, i32* %wb_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1:25  %tmp_6_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_2_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:3  %wb_0_0_addr_12 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_0_0_addr_12"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:4  store i32 %wb_0_1_load_12, i32* %wb_0_0_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:11  %wb_1_0_addr_12 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_1_0_addr_12"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:12  store i32 %wb_1_1_load_12, i32* %wb_1_0_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:19  %wb_2_0_addr_12 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="wb_2_0_addr_12"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:20  store i32 %wb_2_1_load_12, i32* %wb_2_0_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:3  %wb_0_0_addr_13 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_0_0_addr_13"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:4  store i32 %wb_0_1_load_13, i32* %wb_0_0_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:11  %wb_1_0_addr_13 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_1_0_addr_13"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:12  store i32 %wb_1_1_load_13, i32* %wb_1_0_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:19  %wb_2_0_addr_13 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="wb_2_0_addr_13"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:20  store i32 %wb_2_1_load_13, i32* %wb_2_0_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:2  %wb_0_1_load_14 = load i32* %wb_0_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_14"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:6  %wb_0_2_load_14 = load i32* %wb_0_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_14"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:10  %wb_1_1_load_14 = load i32* %wb_1_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_14"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:14  %wb_1_2_load_14 = load i32* %wb_1_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_14"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:18  %wb_2_1_load_14 = load i32* %wb_2_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_14"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.14:22  %wb_2_2_load_14 = load i32* %wb_2_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_14"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:2  %wb_0_1_load_15 = load i32* %wb_0_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_0_1_load_15"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:6  %wb_0_2_load_15 = load i32* %wb_0_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_0_2_load_15"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:10  %wb_1_1_load_15 = load i32* %wb_1_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_1_1_load_15"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:14  %wb_1_2_load_15 = load i32* %wb_1_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_1_2_load_15"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:18  %wb_2_1_load_15 = load i32* %wb_2_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_2_1_load_15"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.15:22  %wb_2_2_load_15 = load i32* %wb_2_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="wb_2_2_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %lb_0_0_1_write_assign = phi i32 [ %tmp_106, %2 ], [ 0, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="lb_0_0_1_write_assign"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:26  br i1 %tmp_6_2, label %3, label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_107 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_2_V)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:7  store i32 %wb_0_2_load_2, i32* %wb_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:8  store i32 %lb_0_0_2_read_1, i32* %wb_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:15  store i32 %wb_1_2_load_2, i32* %wb_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:16  store i32 %lb_1_0_2_read_1, i32* %wb_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:23  store i32 %wb_2_2_load_2, i32* %wb_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.2:24  store i32 %lb_2_0_2_read_1, i32* %wb_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2:25  %tmp_6_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_3_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:7  store i32 %wb_0_2_load_3, i32* %wb_0_1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:8  store i32 %lb_0_0_3_read_1, i32* %wb_0_2_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:15  store i32 %wb_1_2_load_3, i32* %wb_1_1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:16  store i32 %lb_1_0_3_read_1, i32* %wb_1_2_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:23  store i32 %wb_2_2_load_3, i32* %wb_2_1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.3:24  store i32 %lb_2_0_3_read_1, i32* %wb_2_2_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:3  %wb_0_0_addr_14 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_0_0_addr_14"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:4  store i32 %wb_0_1_load_14, i32* %wb_0_0_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:11  %wb_1_0_addr_14 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_1_0_addr_14"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:12  store i32 %wb_1_1_load_14, i32* %wb_1_0_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:19  %wb_2_0_addr_14 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="wb_2_0_addr_14"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:20  store i32 %wb_2_1_load_14, i32* %wb_2_0_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:3  %wb_0_0_addr_15 = getelementptr [16 x i32]* %wb_0_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_0_0_addr_15"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:4  store i32 %wb_0_1_load_15, i32* %wb_0_0_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:11  %wb_1_0_addr_15 = getelementptr [16 x i32]* %wb_1_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_1_0_addr_15"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:12  store i32 %wb_1_1_load_15, i32* %wb_1_0_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.15:19  %wb_2_0_addr_15 = getelementptr [16 x i32]* %wb_2_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="wb_2_0_addr_15"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:20  store i32 %wb_2_1_load_15, i32* %wb_2_0_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  %lb_0_0_2_write_assign = phi i32 [ %tmp_107, %3 ], [ 0, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="lb_0_0_2_write_assign"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:26  br i1 %tmp_6_3, label %4, label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_108 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_3_V)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3:25  %tmp_6_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_4_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:7  store i32 %wb_0_2_load_4, i32* %wb_0_1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:8  store i32 %lb_0_0_4_read_1, i32* %wb_0_2_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:15  store i32 %wb_1_2_load_4, i32* %wb_1_1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:16  store i32 %lb_1_0_4_read_1, i32* %wb_1_2_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:23  store i32 %wb_2_2_load_4, i32* %wb_2_1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.4:24  store i32 %lb_2_0_4_read_1, i32* %wb_2_2_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:7  store i32 %wb_0_2_load_5, i32* %wb_0_1_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:8  store i32 %lb_0_0_5_read_1, i32* %wb_0_2_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:15  store i32 %wb_1_2_load_5, i32* %wb_1_1_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:16  store i32 %lb_1_0_5_read_1, i32* %wb_1_2_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:23  store i32 %wb_2_2_load_5, i32* %wb_2_1_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.5:24  store i32 %lb_2_0_5_read_1, i32* %wb_2_2_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.3:0  %lb_0_0_3_write_assign = phi i32 [ %tmp_108, %4 ], [ 0, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="lb_0_0_3_write_assign"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:26  br i1 %tmp_6_4, label %5, label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_6_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_109 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_4_V)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_6_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4:25  %tmp_6_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_5_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:7  store i32 %wb_0_2_load_6, i32* %wb_0_1_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:8  store i32 %lb_0_0_6_read_1, i32* %wb_0_2_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:15  store i32 %wb_1_2_load_6, i32* %wb_1_1_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:16  store i32 %lb_1_0_6_read_1, i32* %wb_1_2_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:23  store i32 %wb_2_2_load_6, i32* %wb_2_1_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.6:24  store i32 %lb_2_0_6_read_1, i32* %wb_2_2_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:7  store i32 %wb_0_2_load_7, i32* %wb_0_1_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:8  store i32 %lb_0_0_7_read_1, i32* %wb_0_2_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:15  store i32 %wb_1_2_load_7, i32* %wb_1_1_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:16  store i32 %lb_1_0_7_read_1, i32* %wb_1_2_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:23  store i32 %wb_2_2_load_7, i32* %wb_2_1_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.7:24  store i32 %lb_2_0_7_read_1, i32* %wb_2_2_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.4:0  %lb_0_0_4_write_assign = phi i32 [ %tmp_109, %5 ], [ 0, %._crit_edge.3 ]

]]></node>
<StgValue><ssdm name="lb_0_0_4_write_assign"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:26  br i1 %tmp_6_5, label %6, label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_6_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_110 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_5_V)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_6_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5:25  %tmp_6_6 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_6_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:7  store i32 %wb_0_2_load_8, i32* %wb_0_1_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:8  store i32 %lb_0_0_8_read_1, i32* %wb_0_2_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:15  store i32 %wb_1_2_load_8, i32* %wb_1_1_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:16  store i32 %lb_1_0_8_read_1, i32* %wb_1_2_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:23  store i32 %wb_2_2_load_8, i32* %wb_2_1_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.8:24  store i32 %lb_2_0_8_read_1, i32* %wb_2_2_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:7  store i32 %wb_0_2_load_9, i32* %wb_0_1_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:8  store i32 %lb_0_0_9_read_1, i32* %wb_0_2_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:15  store i32 %wb_1_2_load_9, i32* %wb_1_1_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:16  store i32 %lb_1_0_9_read_1, i32* %wb_1_2_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:23  store i32 %wb_2_2_load_9, i32* %wb_2_1_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.9:24  store i32 %lb_2_0_9_read_1, i32* %wb_2_2_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.5:0  %lb_0_0_5_write_assign = phi i32 [ %tmp_110, %6 ], [ 0, %._crit_edge.4 ]

]]></node>
<StgValue><ssdm name="lb_0_0_5_write_assign"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:26  br i1 %tmp_6_6, label %7, label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_6_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_111 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_6_V)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_6_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6:25  %tmp_6_7 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_7_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:7  store i32 %wb_0_2_load_10, i32* %wb_0_1_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:8  store i32 %lb_0_0_10_read_1, i32* %wb_0_2_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:15  store i32 %wb_1_2_load_10, i32* %wb_1_1_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:16  store i32 %lb_1_0_10_read_1, i32* %wb_1_2_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:23  store i32 %wb_2_2_load_10, i32* %wb_2_1_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.10:24  store i32 %lb_2_0_10_read_1, i32* %wb_2_2_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:7  store i32 %wb_0_2_load_11, i32* %wb_0_1_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:8  store i32 %lb_0_0_11_read_1, i32* %wb_0_2_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:15  store i32 %wb_1_2_load_11, i32* %wb_1_1_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:16  store i32 %lb_1_0_11_read_1, i32* %wb_1_2_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:23  store i32 %wb_2_2_load_11, i32* %wb_2_1_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.11:24  store i32 %lb_2_0_11_read_1, i32* %wb_2_2_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.6:0  %lb_0_0_6_write_assign = phi i32 [ %tmp_111, %7 ], [ 0, %._crit_edge.5 ]

]]></node>
<StgValue><ssdm name="lb_0_0_6_write_assign"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:26  br i1 %tmp_6_7, label %8, label %._crit_edge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_6_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_112 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_7_V)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_6_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7:25  %tmp_6_8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_8_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8:25  %tmp_6_9 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_9_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9:25  %tmp_6_s = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_10_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10:25  %tmp_6_10 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_11_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11:25  %tmp_6_11 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_12_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:7  store i32 %wb_0_2_load_12, i32* %wb_0_1_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:8  store i32 %lb_0_0_12_read_1, i32* %wb_0_2_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:15  store i32 %wb_1_2_load_12, i32* %wb_1_1_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:16  store i32 %lb_1_0_12_read_1, i32* %wb_1_2_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:23  store i32 %wb_2_2_load_12, i32* %wb_2_1_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.12:24  store i32 %lb_2_0_12_read_1, i32* %wb_2_2_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12:25  %tmp_6_12 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_13_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:7  store i32 %wb_0_2_load_13, i32* %wb_0_1_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:8  store i32 %lb_0_0_13_read_1, i32* %wb_0_2_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:15  store i32 %wb_1_2_load_13, i32* %wb_1_1_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:16  store i32 %lb_1_0_13_read_1, i32* %wb_1_2_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:23  store i32 %wb_2_2_load_13, i32* %wb_2_1_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.13:24  store i32 %lb_2_0_13_read_1, i32* %wb_2_2_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.13:25  %tmp_6_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_14_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.14:25  %tmp_6_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* %e3x3_i_15_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.7:0  %lb_0_0_7_write_assign = phi i32 [ %tmp_112, %8 ], [ 0, %._crit_edge.6 ]

]]></node>
<StgValue><ssdm name="lb_0_0_7_write_assign"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:26  br i1 %tmp_6_8, label %9, label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_6_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_113 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_8_V)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_6_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.8:0  %lb_0_0_8_write_assign = phi i32 [ %tmp_113, %9 ], [ 0, %._crit_edge.7 ]

]]></node>
<StgValue><ssdm name="lb_0_0_8_write_assign"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:26  br i1 %tmp_6_9, label %10, label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_6_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_114 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_9_V)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_6_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.9:0  %lb_0_0_9_write_assign = phi i32 [ %tmp_114, %10 ], [ 0, %._crit_edge.8 ]

]]></node>
<StgValue><ssdm name="lb_0_0_9_write_assign"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:26  br i1 %tmp_6_s, label %11, label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_6_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_115 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_10_V)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_6_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.10:0  %lb_0_0_10_write_assign = phi i32 [ %tmp_115, %11 ], [ 0, %._crit_edge.9 ]

]]></node>
<StgValue><ssdm name="lb_0_0_10_write_assign"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:26  br i1 %tmp_6_10, label %12, label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_6_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_11_V)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_6_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.11:0  %lb_0_0_11_write_assign = phi i32 [ %tmp_116, %12 ], [ 0, %._crit_edge.10 ]

]]></node>
<StgValue><ssdm name="lb_0_0_11_write_assign"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:26  br i1 %tmp_6_11, label %13, label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_6_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_12_V)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_6_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.12:0  %lb_0_0_12_write_assign = phi i32 [ %tmp_117, %13 ], [ 0, %._crit_edge.11 ]

]]></node>
<StgValue><ssdm name="lb_0_0_12_write_assign"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:26  br i1 %tmp_6_12, label %14, label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_6_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_118 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_13_V)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_6_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.13:0  %lb_0_0_13_write_assign = phi i32 [ %tmp_118, %14 ], [ 0, %._crit_edge.12 ]

]]></node>
<StgValue><ssdm name="lb_0_0_13_write_assign"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:26  br i1 %tmp_6_13, label %15, label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_6_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_119 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_14_V)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_6_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.14:0  %lb_0_0_14_write_assign = phi i32 [ %tmp_119, %15 ], [ 0, %._crit_edge.13 ]

]]></node>
<StgValue><ssdm name="lb_0_0_14_write_assign"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:7  store i32 %wb_0_2_load_14, i32* %wb_0_1_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:8  store i32 %lb_0_0_14_read_1, i32* %wb_0_2_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:15  store i32 %wb_1_2_load_14, i32* %wb_1_1_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:16  store i32 %lb_1_0_14_read_1, i32* %wb_1_2_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:23  store i32 %wb_2_2_load_14, i32* %wb_2_1_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.14:24  store i32 %lb_2_0_14_read_1, i32* %wb_2_2_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:26  br i1 %tmp_6_14, label %16, label %._crit_edge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_6_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_120 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e3x3_i_15_V)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_6_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.15:0  %lb_0_0_15_write_assign = phi i32 [ %tmp_120, %16 ], [ 0, %._crit_edge.14 ]

]]></node>
<StgValue><ssdm name="lb_0_0_15_write_assign"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:7  store i32 %wb_0_2_load_15, i32* %wb_0_1_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:8  store i32 %lb_0_0_15_read_1, i32* %wb_0_2_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:15  store i32 %wb_1_2_load_15, i32* %wb_1_1_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:16  store i32 %lb_1_0_15_read_1, i32* %wb_1_2_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:23  store i32 %wb_2_2_load_15, i32* %wb_2_1_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.15:24  store i32 %lb_2_0_15_read_1, i32* %wb_2_2_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:25  %newret = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %lb_0_0_0_read_1, 0

]]></node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:26  %newret2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret, i32 %lb_0_0_1_read_1, 1

]]></node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:27  %newret4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret2, i32 %lb_0_0_2_read_1, 2

]]></node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:28  %newret6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret4, i32 %lb_0_0_3_read_1, 3

]]></node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:29  %newret8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret6, i32 %lb_0_0_4_read_1, 4

]]></node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:30  %newret1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret8, i32 %lb_0_0_5_read_1, 5

]]></node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:31  %newret3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret1, i32 %lb_0_0_6_read_1, 6

]]></node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:32  %newret5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret3, i32 %lb_0_0_7_read_1, 7

]]></node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:33  %newret7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret5, i32 %lb_0_0_8_read_1, 8

]]></node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:34  %newret9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret7, i32 %lb_0_0_9_read_1, 9

]]></node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:35  %newret10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret9, i32 %lb_0_0_10_read_1, 10

]]></node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:36  %newret11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret10, i32 %lb_0_0_11_read_1, 11

]]></node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:37  %newret12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret11, i32 %lb_0_0_12_read_1, 12

]]></node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:38  %newret13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret12, i32 %lb_0_0_13_read_1, 13

]]></node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:39  %newret14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret13, i32 %lb_0_0_14_read_1, 14

]]></node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:40  %newret15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret14, i32 %lb_0_0_15_read_1, 15

]]></node>
<StgValue><ssdm name="newret15"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:41  %newret16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret15, i32 %lb_1_0_0_read_1, 16

]]></node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:42  %newret17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret16, i32 %lb_1_0_1_read_1, 17

]]></node>
<StgValue><ssdm name="newret17"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:43  %newret18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret17, i32 %lb_1_0_2_read_1, 18

]]></node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:44  %newret19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret18, i32 %lb_1_0_3_read_1, 19

]]></node>
<StgValue><ssdm name="newret19"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:45  %newret20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret19, i32 %lb_1_0_4_read_1, 20

]]></node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:46  %newret21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret20, i32 %lb_1_0_5_read_1, 21

]]></node>
<StgValue><ssdm name="newret21"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:47  %newret22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret21, i32 %lb_1_0_6_read_1, 22

]]></node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:48  %newret23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret22, i32 %lb_1_0_7_read_1, 23

]]></node>
<StgValue><ssdm name="newret23"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:49  %newret24 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret23, i32 %lb_1_0_8_read_1, 24

]]></node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:50  %newret25 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret24, i32 %lb_1_0_9_read_1, 25

]]></node>
<StgValue><ssdm name="newret25"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:51  %newret26 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret25, i32 %lb_1_0_10_read_1, 26

]]></node>
<StgValue><ssdm name="newret26"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:52  %newret27 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret26, i32 %lb_1_0_11_read_1, 27

]]></node>
<StgValue><ssdm name="newret27"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:53  %newret28 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret27, i32 %lb_1_0_12_read_1, 28

]]></node>
<StgValue><ssdm name="newret28"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:54  %newret29 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret28, i32 %lb_1_0_13_read_1, 29

]]></node>
<StgValue><ssdm name="newret29"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:55  %newret30 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret29, i32 %lb_1_0_14_read_1, 30

]]></node>
<StgValue><ssdm name="newret30"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:56  %newret31 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret30, i32 %lb_1_0_15_read_1, 31

]]></node>
<StgValue><ssdm name="newret31"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:57  %newret32 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret31, i32 %lb_0_0_0_write_assign, 32

]]></node>
<StgValue><ssdm name="newret32"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:58  %newret33 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret32, i32 %lb_0_0_1_write_assign, 33

]]></node>
<StgValue><ssdm name="newret33"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:59  %newret34 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret33, i32 %lb_0_0_2_write_assign, 34

]]></node>
<StgValue><ssdm name="newret34"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:60  %newret35 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret34, i32 %lb_0_0_3_write_assign, 35

]]></node>
<StgValue><ssdm name="newret35"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:61  %newret36 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret35, i32 %lb_0_0_4_write_assign, 36

]]></node>
<StgValue><ssdm name="newret36"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:62  %newret37 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret36, i32 %lb_0_0_5_write_assign, 37

]]></node>
<StgValue><ssdm name="newret37"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:63  %newret38 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret37, i32 %lb_0_0_6_write_assign, 38

]]></node>
<StgValue><ssdm name="newret38"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:64  %newret39 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret38, i32 %lb_0_0_7_write_assign, 39

]]></node>
<StgValue><ssdm name="newret39"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:65  %newret40 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret39, i32 %lb_0_0_8_write_assign, 40

]]></node>
<StgValue><ssdm name="newret40"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:66  %newret41 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret40, i32 %lb_0_0_9_write_assign, 41

]]></node>
<StgValue><ssdm name="newret41"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:67  %newret42 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret41, i32 %lb_0_0_10_write_assign, 42

]]></node>
<StgValue><ssdm name="newret42"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:68  %newret43 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret42, i32 %lb_0_0_11_write_assign, 43

]]></node>
<StgValue><ssdm name="newret43"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:69  %newret44 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret43, i32 %lb_0_0_12_write_assign, 44

]]></node>
<StgValue><ssdm name="newret44"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:70  %newret45 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret44, i32 %lb_0_0_13_write_assign, 45

]]></node>
<StgValue><ssdm name="newret45"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:71  %newret46 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret45, i32 %lb_0_0_14_write_assign, 46

]]></node>
<StgValue><ssdm name="newret46"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="1536" op_0_bw="1536" op_1_bw="32">
<![CDATA[
._crit_edge.15:72  %newret47 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret46, i32 %lb_0_0_15_write_assign, 47

]]></node>
<StgValue><ssdm name="newret47"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="1536">
<![CDATA[
._crit_edge.15:73  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %newret47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
