/*
; init.
; =====

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Edo. Franzi		The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		Low level init for the uKOS-X Longan_Nano_F103 module.
;
;			!!! This code HAS not to contain static data.
;			!!! It is called before to copy and to initialise
;			!!! the variable into the RAM.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#include	"tests.h"
#include	"linker.h"

// Runtime specific
// ================

bool	vExce_isException[KNB_CORES] = MCSET(false);

typedef	struct	gpio	gpio_t;

struct	gpio {
			uint8_t		oPort;				// Port
			uint8_t		oConfiguration;		// Configuration
			uint8_t		oOutputQuite;		// Output value in a quite state
		};

// Prototypes

static	void	local_GPIO_Configuration(void);
static	void	local_RCU_Configuration(void);
static	void	local_ECLIC_Configuration(void);

/*
 * \brief init_init
 *
 * - Initialise some basic periphs
 * - GPIO, watchdog, RTC
 *
 * \param[in]	-
 *
 * \note This function does not return a value (None).
 *
 */
void	init_init(void) {

	local_GPIO_Configuration();				// GPIO Config
	local_RCU_Configuration();				// Clock Config
	local_ECLIC_Configuration();			// ECLIC Config
}

/*
 * \brief local_GPIO_Configuration
 *
 * - GPIO configuration
 *
 */
static	void	local_PortConfigure(uint8_t configuration, uint8_t index, uint8_t pos, uint8_t out, volatile uint32_t *ctl, volatile uint32_t *octl) {

	index = index * 4;

	switch (configuration) {
		case KIN_ANAOG:		{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x0u<<index);																	  break; }
		case KIN_FLOAT:		{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x4u<<index);																	  break; }
		case KIN_PULLD:		{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x8u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos));						  break; }
		case KIN_PULLU:		{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x8u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(0x1u<<pos); break; }
		case KOU_PUSHP_02:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x2u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KOU_OPEND_02:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x6u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KOU_PUSHP_10:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x1u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KOU_OPEND_10:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x5u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KOU_PUSHP_50:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x3u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KOU_OPEND_50:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x7u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_PUSHP_02:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0xAu<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_OPEND_02:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0xEu<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_PUSHP_10:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0x9u<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_OPEND_10:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0xDu<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_PUSHP_50:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0xBu<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		case KAF_OPEND_50:	{ *ctl = (*ctl & (uint32_t)~(0xFu<<index)) | (0xFu<<index); *octl = (*octl & (uint32_t)~(0x1u<<pos)) | (uint32_t)(out<<pos);  break; }
		default : {

// Make MISRA happy :-)

			break;
		}
	}
}

static	void	local_GPIO_Configuration(void) {
		uint8_t		i;
static	const		gpio_t	aGPIO_Cnf[] = {
								{ PA00, KIN_PULLD,    0u },			// GPIO input
								{ PA01, KOU_PUSHP_02, 1u },			// GPIO output	LED_G
								{ PA02, KOU_PUSHP_02, 1u },			// GPIO output	LED_B
								{ PA03, KIN_PULLD,    0u },			// GPIO input
								{ PA04, KIN_PULLD,    0u },			// GPIO input
								{ PA05, KAF_OPEND_50, 0u },			// SPI0_CLK		LCD_SCK
								{ PA06, KIN_PULLD,    0u },			// GPIO input
								{ PA07, KAF_OPEND_50, 0u },			// SPI0_MOSI	LCD_SDA
								{ PA08, KAF_PUSHP_50, 0u },			// GPIO output	(clock-out)(
								{ PA09, KAF_PUSHP_50, 0u },			// USART_TX
								{ PA10, KIN_PULLD,    0u },			// USART_RX
								{ PA11, KIN_PULLD,    0u },			// GPIO input
								{ PA12, KIN_PULLD,    0u },			// GPIO input
								{ PA13, KIN_PULLU,    0u },			// JTAG_TMS
								{ PA14, KIN_PULLD,    0u },			// JTAG_TCK
								{ PA15, KIN_PULLU,    0u },			// JTAG_TDI

								{ PB00, KOU_PUSHP_50, 0u },			// GPIO output	LCD_RS
								{ PB01, KOU_PUSHP_50, 0u },			// GPIO output	LCD_RST
								{ PB02, KOU_PUSHP_50, 0u },			// GPIO output	LCD_CS
								{ PB03, KAF_PUSHP_50, 0u },			// JTAG_TDO
								{ PB04, KIN_PULLD,    0u },			// GPIO input
								{ PB05, KIN_PULLD,    0u },			// GPIO input
								{ PB06, KIN_PULLD,    0u },			// GPIO input
								{ PB07, KIN_PULLD,    0u },			// GPIO input
								{ PB08, KIN_PULLD,    0u },			// GPIO input
								{ PB09, KIN_PULLD,    0u },			// GPIO input
								{ PB10, KIN_PULLD,    0u },			// GPIO input
								{ PB11, KIN_PULLD,    0u },			// GPIO input
								{ PB12, KOU_PUSHP_50, 0u },			// SDCARD_CS	SDCARD_CS
								{ PB13, KAF_PUSHP_50, 0u },			// SPI1_CLK		SDCARD_SCK
								{ PB14, KIN_PULLD,    0u },			// SPI1_MISO	SDCARD_MISO
								{ PB15, KAF_PUSHP_50, 0u },			// SPI1_MOSI	SDCARD_MOSI

								{ PC13, KOU_PUSHP_02, 1u },			// GPIO output	LED_R
								{ PC14, KIN_FLOAT,    0u },			// 32K quartz
								{ PC15, KIN_FLOAT,    0u },			// 32K quartz
							};

#define	KNBCNF		(sizeof(aGPIO_Cnf) / sizeof(gpio_t))

	RCU->APB2EN |= RCU_APB2EN_PAEN;				// Turn on the GPIOA
	RCU->APB2EN |= RCU_APB2EN_PBEN;				// Turn on the GPIOB
	RCU->APB2EN |= RCU_APB2EN_PCEN;				// Turn on the GPIOC

	for (i = 0u; i < KNBCNF; i++) {

// Port A

		if (								(aGPIO_Cnf[i].oPort <= PA07)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PA00), (aGPIO_Cnf[i].oPort - PA00), aGPIO_Cnf[i].oOutputQuite, &GPIOA->CTL0, &GPIOA->OCTL); }
		if ((aGPIO_Cnf[i].oPort >= PA08) && (aGPIO_Cnf[i].oPort <= PA15)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PA08), (aGPIO_Cnf[i].oPort - PA00), aGPIO_Cnf[i].oOutputQuite, &GPIOA->CTL1, &GPIOA->OCTL); }

// Port B

		if ((aGPIO_Cnf[i].oPort >= PB00) && (aGPIO_Cnf[i].oPort <= PB07)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PB00), (aGPIO_Cnf[i].oPort - PB00), aGPIO_Cnf[i].oOutputQuite, &GPIOB->CTL0, &GPIOB->OCTL); }
		if ((aGPIO_Cnf[i].oPort >= PB08) && (aGPIO_Cnf[i].oPort <= PB15)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PB08), (aGPIO_Cnf[i].oPort - PB00), aGPIO_Cnf[i].oOutputQuite, &GPIOB->CTL1, &GPIOB->OCTL); }

// Port C

		if ((aGPIO_Cnf[i].oPort >= PC00) && (aGPIO_Cnf[i].oPort <= PC07)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PC00), (aGPIO_Cnf[i].oPort - PC00), aGPIO_Cnf[i].oOutputQuite, &GPIOC->CTL0, &GPIOC->OCTL); }
		if ((aGPIO_Cnf[i].oPort >= PC08) && (aGPIO_Cnf[i].oPort <= PC15)) { local_PortConfigure(aGPIO_Cnf[i].oConfiguration, (aGPIO_Cnf[i].oPort - PC08), (aGPIO_Cnf[i].oPort - PC00), aGPIO_Cnf[i].oOutputQuite, &GPIOC->CTL1, &GPIOC->OCTL); }
	}
}

/*
 * \brief local_RCU_Configuration
 *
 * - RCU configuration
 * 		For f(ck in) = 8 / 2 = 4-MHz
 * 		CK_SYS  = 108-MHz -> factor = 108 / 4 = 27 (108-MHz to permit the USB 54-MHz clock !!)
 * 		CK AHB  = 108-MHz
 * 		CK APB1 = 54-MHz
 * 		CK APB2 = 54-MHz
 * 		CK USB  = 54-MHz
 *
 */
static	void	local_RCU_Configuration(void) {

// Remap for clock observation (clockout on PA8)

	AFIO->PCF0 = (0x3u<<6u);

// Main PLL CPU

// For f(ck in) = 8 / 2 = 4-MHz
//		CK_SYS  = 108-MHz -> factor = 108 / 4 = 27 (108-MHz to permit the USB 54-MHz clock !!)
//		CK AHB  = 108-MHz
//		CK APB1 = 54-MHz
//		CK APB2 = 54-MHz
//		CK USB  = 54-MHz

	RCU->CFG0 = (0x1u<<29u)									// PLLMF4 for 27 (1 1010)
			  | (0x0u<<28u)									// ADCPSC
			  | (0x4u<<24u)									// CLOCKOUT = CKSYS
			  | (0x3u<<22u)									// 54-MHz = CK_PLL / 2
			  | (0xAu<<18u)									// PLLMF3-0 for 27 (1 1010)
			  | (0x0u<<17u)									// PREDIV0 not used
			  | (0x0u<<16u)									// PLLSEL = IRC8M / 2
			  | (0x0u<<14u)									// ADC clock = CK_APB2 / 2
			  | (0x4u<<11u)									// APB2 = CK_AHB / 2 = 54-MHz
			  | (0x4u<<8u)									// APB1 = CK_AHB / 2 = 54-MHz
			  | (0x0u<<4u)									// AHB  = CK_SYS / 1 = 108-MHz
			  | (0x2u<<0u);									// CK_PLL as the CK_SYS source

	RCU->CTL |= (0x0u<<28u)									// PLL2 off
			  | (0x0u<<26u)									// PLL1 off
			  | (0x1u<<24u)									// PLL on
			  | (0x0u<<19u)									// Clock monitor disable
			  | (0x0u<<18u)									// HXTAL bypassed
			  | (0x0u<<16u);								// RC 8-MHz enable

	RCU->AHBEN |= RCU_AHBEN_USBFSEN;						// USBFS clock enable

	while ((RCU->CTL & RCU_CTL_PLLSTB) == 0u) { ; }			// Waiting for PLL stable

// Turn on the 40-KHz clock

	RCU->RSTSCK |= RCU_RSTSCK_IRC40KEN;
}

/*
 * \brief local_ECLIC_Configuration
 *
 * - ECLIC configuration
 *
 */
static	void	local_ECLIC_Configuration(void) {
	uint32_t	i;

// Disable the interruptions

	core_clrBitCSR(RV_CSR_MSTATUS, MSTATUS_MIE);
	core_clrBitCSR(RVBB_CSR_MMISC_CTL, (1u<<9u));

// Configure the ECLIC
// Initialise the ECLIC

	core_putCSR(RV_CSR_MTVEC, (uintptr_t)linker_stVECTORS | 0x3u);
	core_putCSR(RVBB_CSR_MTVT, (uintptr_t)linker_stVECTORS);

	for (i = 0u; i < KNB_INTERRUPTIONS; i++) {
		ECLIC->CLICINT[i].IE = 0u;
		ECLIC->CLICINT[i].IP = 0u;
	}
	ECLIC->MTH = KINT_IMASK_ALL;

// nlbit = 3 (LEVEL3) -> LLL1 1111 (set by default at the start-up)
//
// LLLH HHHH means that the possible interruption level should be:
//
// 000H HHHH	31
// 001H HHHH	63
// 010H HHHH	95
// 011H HHHH	127
// 100H HHHH	159
// 101H HHHH	191
// 110H HHHH	223
// 111H HHHH	255

	ECLIC->CLICCFG = (uint8_t)((ECLIC->CLICCFG & ~ECLIC_CFG_NLBITS_MASK) | ECLIC_GROUP_LEVEL3_PRIO1);
}
