INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:55:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.251ns  (required time - arrival time)
  Source:                 buffer28/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.580ns  (clk rise@5.580ns - clk rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 1.672ns (24.423%)  route 5.174ns (75.577%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.063 - 5.580 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2244, unset)         0.508     0.508    buffer28/clk
                         FDSE                                         r  buffer28/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer28/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi3/buffer28_outs[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi3/memEnd_valid_reg_i_3/CO[3]
                         net (fo=10, unplaced)        0.479     2.132    control_merge3/tehb/control/result[0]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.175 f  control_merge3/tehb/control/fullReg_i_3__4/O
                         net (fo=16, unplaced)        0.298     2.473    control_merge4/tehb/control/transmitValue_reg_12
                         LUT5 (Prop_lut5_I2_O)        0.043     2.516 f  control_merge4/tehb/control/fullReg_i_4__3/O
                         net (fo=8, unplaced)         0.282     2.798    buffer39/fifo/dataReg_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.841 r  buffer39/fifo/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2__0/O
                         net (fo=64, unplaced)        0.332     3.173    buffer22/control/p_2_in
                         LUT6 (Prop_lut6_I2_O)        0.043     3.216 f  buffer22/control/newY_c1[22]_i_2__0/O
                         net (fo=9, unplaced)         0.746     3.962    buffer22/control/buffer22_outs[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.005 r  buffer22/control/sXsYExnXY_c1[2]_i_11__0/O
                         net (fo=1, unplaced)         0.705     4.710    buffer22/control/sXsYExnXY_c1[2]_i_11__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.753 f  buffer22/control/sXsYExnXY_c1[2]_i_3__0/O
                         net (fo=4, unplaced)         0.729     5.482    mulf1/operator/RoundingAdder/exnR[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.525 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_1__0/O
                         net (fo=1, unplaced)         0.248     5.773    addf1/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.960 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.960    addf1/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.095 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     6.357    buffer22/control/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     6.484 r  buffer22/control/i__carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     6.943    addf1/operator/expDiff_c1_reg[3]_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     7.188 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     7.195    addf1/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     7.354 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.354    addf1/operator/expDiff_c0[5]
                         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.580     5.580 r  
                                                      0.000     5.580 r  clk (IN)
                         net (fo=2244, unset)         0.483     6.063    addf1/operator/clk
                         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.063    
                         clock uncertainty           -0.035     6.027    
                         FDRE (Setup_fdre_C_D)        0.076     6.103    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 -1.251    




