[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~MemoryDispatch|RAM",
    "duplicate":"~MemoryDispatch|MemoryDispatch/insRAM:InsRAM/insRAM:RAM",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~MemoryDispatch|InsRAM",
    "duplicate":"~MemoryDispatch|MemoryDispatch/insRAM:InsRAM",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~MemoryDispatch|RAM_1",
    "duplicate":"~MemoryDispatch|MemoryDispatch/dataRAM:InsRAM/insRAM:RAM",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~MemoryDispatch|DataRAM",
    "duplicate":"~MemoryDispatch|MemoryDispatch/dataRAM:InsRAM",
    "index":0.6
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MemoryDispatch|MemoryDispatch>io_ins_out",
    "sources":[
      "~MemoryDispatch|MemoryDispatch>io_ins_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MemoryDispatch|MemoryDispatch>io_data_out",
    "sources":[
      "~MemoryDispatch|MemoryDispatch>io_data_width",
      "~MemoryDispatch|MemoryDispatch>io_ins_addr",
      "~MemoryDispatch|MemoryDispatch>io_unsigned",
      "~MemoryDispatch|MemoryDispatch>io_data_addr",
      "~MemoryDispatch|MemoryDispatch>io_write_data",
      "~MemoryDispatch|MemoryDispatch>io_read_data"
    ]
  }
]