// Seed: 1804679364
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  assign module_1.type_1 = 0;
  assign id_3 = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    output tri id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input supply1 id_12,
    input wire id_13,
    output wand id_14,
    output wor id_15,
    input wor id_16,
    input tri1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output wire id_21,
    input logic id_22,
    inout logic id_23,
    input uwire id_24
);
  assign id_15 = 1;
  and primCall (
      id_9,
      id_16,
      id_10,
      id_12,
      id_1,
      id_20,
      id_3,
      id_24,
      id_22,
      id_13,
      id_6,
      id_11,
      id_4,
      id_17,
      id_23,
      id_19,
      id_18,
      id_26
  );
  wire id_26;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_4,
      id_9
  );
  always id_23 <= #1 id_22;
endmodule
