{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750132056351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750132056351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 21:47:36 2025 " "Processing started: Mon Jun 16 21:47:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750132056351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750132056351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750132056351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750132056811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750132056811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROM " "Found entity 1: tb_ROM" {  } { { "tb_ROM.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_ROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_ROM " "Found entity 1: tb_Gambling_Tec_ROM" {  } { { "tb_Gambling_Tec_ROM.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_Gambling_Tec_ROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Deco " "Found entity 1: Alu_Deco" {  } { { "Alu_Deco.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Alu_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Bit_cell.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Bit_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063344 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1750132063347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Gambling_Tec " "Found entity 1: Gambling_Tec" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Register_File " "Found entity 1: tb_Register_File" {  } { { "tb_Register_File.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_Register_File.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Control_Unit " "Found entity 1: tb_Control_Unit" {  } { { "tb_Control_Unit.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063391 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Logic " "Found entity 2: PC_Logic" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063391 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_Decoder " "Found entity 3: Main_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063391 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU_Decoder " "Found entity 4: ALU_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec " "Found entity 1: tb_Gambling_Tec" {  } { { "tb_Gambling_Tec.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_Gambling_Tec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Data_Memory " "Found entity 1: tb_Data_Memory" {  } { { "tb_Data_Memory.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/tb_Data_Memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2_Key " "Found entity 1: Ps2_Key" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Ps2_Key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750132063402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750132063402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOP Decoder.sv(35) " "Verilog HDL Implicit Net warning at Decoder.sv(35): created implicit net for \"ALUOP\"" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750132063402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gambling_Tec " "Elaborating entity \"Gambling_Tec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750132063434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2_Key Ps2_Key:ps2_inst " "Elaborating entity \"Ps2_Key\" for hierarchy \"Ps2_Key:ps2_inst\"" {  } { { "Gambling_Tec.sv" "ps2_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ps2_Key.sv(54) " "Verilog HDL assignment warning at Ps2_Key.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Ps2_Key.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750132063444 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Ps2_Key.sv(66) " "Verilog HDL assignment warning at Ps2_Key.sv(66): truncated value with size 32 to match size of target (12)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Ps2_Key.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750132063444 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ps2_Key.sv(82) " "Verilog HDL assignment warning at Ps2_Key.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Ps2_Key.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750132063444 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom0\"" {  } { { "Gambling_Tec.sv" "rom0" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063455 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 1023 rom.sv(14) " "Verilog HDL warning at rom.sv(14): number of words (14) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "rom.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/rom.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750132063456 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom.sv(10) " "Net \"mem.data_a\" at rom.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/rom.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750132063456 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom.sv(10) " "Net \"mem.waddr_a\" at rom.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/rom.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750132063456 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom.sv(10) " "Net \"mem.we_a\" at rom.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/rom.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750132063456 "|Gambling_Tec|ROM:rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:process " "Elaborating entity \"CPU\" for hierarchy \"CPU:process\"" {  } { { "Gambling_Tec.sv" "process" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:next_PC_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:next_PC_inst\"" {  } { { "CPU.sv" "next_PC_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Register:PC_Register " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Register:PC_Register\"" {  } { { "CPU.sv" "PC_Register" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:RA1_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:RA1_inst\"" {  } { { "CPU.sv" "RA1_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:process\|Adder:PCPlus4_inst " "Elaborating entity \"Adder\" for hierarchy \"CPU:process\|Adder:PCPlus4_inst\"" {  } { { "CPU.sv" "PCPlus4_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:process\|Register_File:Reg_file_inst " "Elaborating entity \"Register_File\" for hierarchy \"CPU:process\|Register_File:Reg_file_inst\"" {  } { { "CPU.sv" "Reg_file_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:process\|Extender:Extender_ins " "Elaborating entity \"Extender\" for hierarchy \"CPU:process\|Extender:Extender_ins\"" {  } { { "CPU.sv" "Extender_ins" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:process\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU:process\|ALU:ALU_inst\"" {  } { { "CPU.sv" "ALU_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:process\|Control_Unit:CU_Inst " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\"" {  } { { "CPU.sv" "CU_Inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\"" {  } { { "Control_Unit.sv" "decoder_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst\"" {  } { { "Decoder.sv" "pc_logic_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst " "Elaborating entity \"Main_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst\"" {  } { { "Decoder.sv" "main_decoder_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063483 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(78) " "Verilog HDL Case Statement warning at Decoder.sv(78): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750132063483 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst " "Elaborating entity \"ALU_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst\"" {  } { { "Decoder.sv" "alu_decoder_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1 " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1\"" {  } { { "Control_Unit.sv" "Register_Flag1" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 Register.sv(12) " "Verilog HDL assignment warning at Register.sv(12): truncated value with size 10 to match size of target (2)" {  } { { "Register.sv" "" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Register.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750132063487 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check " "Elaborating entity \"Condition_Check\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check\"" {  } { { "Control_Unit.sv" "inst_Condition_Check" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:data_mem_inst " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:data_mem_inst\"" {  } { { "Gambling_Tec.sv" "data_mem_inst" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750132063490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750132063597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 21:47:43 2025 " "Processing ended: Mon Jun 16 21:47:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750132063597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750132063597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750132063597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750132063597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750132064183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750132064505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750132064510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 21:47:44 2025 " "Processing started: Mon Jun 16 21:47:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750132064510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1750132064510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Gambling_Tec Gambling_Tec " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Gambling_Tec Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1750132064510 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Gambling_Tec Gambling_Tec " "Quartus(args): --rtl_sim Gambling_Tec Gambling_Tec" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1750132064510 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1750132064664 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1750132064790 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1750132064792 ""}
{ "Warning" "0" "" "Warning: File Gambling_Tec_run_msim_rtl_verilog.do already exists - backing up current file as Gambling_Tec_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Gambling_Tec_run_msim_rtl_verilog.do already exists - backing up current file as Gambling_Tec_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1750132064837 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/jimmy/GitHub/CE3201_PF/simulation/modelsim/Gambling_Tec_run_msim_rtl_verilog.do" {  } { { "C:/Users/jimmy/GitHub/CE3201_PF/simulation/modelsim/Gambling_Tec_run_msim_rtl_verilog.do" "0" { Text "C:/Users/jimmy/GitHub/CE3201_PF/simulation/modelsim/Gambling_Tec_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/jimmy/GitHub/CE3201_PF/simulation/modelsim/Gambling_Tec_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1750132064894 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1750132064894 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1750132064897 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1750132064897 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec_nativelink_simulation.rpt" {  } { { "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec_nativelink_simulation.rpt" "0" { Text "C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1750132064898 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1750132064898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750132064898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 21:47:44 2025 " "Processing ended: Mon Jun 16 21:47:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750132064898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750132064898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750132064898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750132064898 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750132103028 ""}
