 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: O-2018.06
Date   : Fri Feb 17 20:20:49 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: isstring (input port clocked by clk)
  Endpoint: comp_cs_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  input external delay                     0.00      10.50 r
  isstring (in)                            0.02      10.52 r
  U1565/Y (CLKINVX1)                       0.39      10.90 f
  U1542/Y (NOR2X2)                         0.70      11.60 r
  U1551/Y (AO21X1)                         0.58      12.18 r
  U1674/Y (NOR2X1)                         0.20      12.38 f
  U2537/Y (AO22X1)                         0.37      12.75 f
  U2538/Y (AOI222XL)                       0.63      13.38 r
  U2539/Y (CLKINVX1)                       0.36      13.74 f
  U1217/Y (NOR3X1)                         0.70      14.44 r
  U1312/Y (CLKINVX1)                       0.57      15.01 f
  U1260/Y (NOR2X1)                         0.46      15.47 r
  U1211/Y (CLKINVX1)                       0.59      16.07 f
  U1240/Y (CLKBUFX3)                       0.81      16.88 f
  U1594/Y (OAI211X1)                       0.47      17.35 r
  U1593/Y (CLKINVX1)                       0.28      17.62 f
  U1409/Y (NAND4X1)                        0.28      17.91 r
  U1406/Y (NOR4X1)                         0.19      18.09 f
  U1402/Y (NAND4X1)                        0.44      18.54 r
  U1588/Y (AOI22X1)                        0.21      18.74 f
  U1587/Y (OAI31XL)                        0.50      19.24 r
  comp_cs_reg[0]/D (DFFRX1)                0.00      19.24 r
  data arrival time                                  19.24

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  comp_cs_reg[0]/CK (DFFRX1)               0.00      20.40 r
  library setup time                      -0.30      20.10
  data required time                                 20.10
  -----------------------------------------------------------
  data required time                                 20.10
  data arrival time                                 -19.24
  -----------------------------------------------------------
  slack (MET)                                         0.85


1
