static inline void F_1 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nunsigned long V_4 ;\r\nunsigned int V_5 ;\r\nV_4 = V_1 << V_6 ;\r\nV_4 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_7 :\r\nV_4 |= V_3 << 8 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,0", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\ndefault:\r\nV_5 = V_8 [ V_2 ] . V_5 ;\r\nV_4 &= ~ ( ( 1ul << V_8 [ V_2 ] . V_9 ) - 1 ) ;\r\nV_4 |= V_5 << 12 ;\r\nV_4 |= V_3 << 8 ;\r\nV_4 |= 1 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,1", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_2 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nunsigned long V_4 ;\r\nunsigned int V_5 ;\r\nV_4 = V_1 << V_6 ;\r\nV_4 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_7 :\r\nV_4 |= V_3 << 8 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (0 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\ndefault:\r\nV_5 = V_8 [ V_2 ] . V_5 ;\r\nV_4 &= ~ ( ( 1ul << V_8 [ V_2 ] . V_9 ) - 1 ) ;\r\nV_4 |= V_5 << 12 ;\r\nV_4 |= V_3 << 8 ;\r\nV_4 |= 1 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (1 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_3 ( unsigned long V_1 , int V_2 , int V_3 , int V_10 )\r\n{\r\nunsigned int V_11 = V_10 && F_4 ( V_12 ) ;\r\nint V_13 = ! F_4 ( V_14 ) ;\r\nif ( V_11 )\r\nV_11 = V_8 [ V_2 ] . V_15 ;\r\nif ( V_13 && ! V_11 )\r\nF_5 ( & V_16 ) ;\r\nasm volatile("ptesync": : :"memory");\r\nif ( V_11 ) {\r\nF_2 ( V_1 , V_2 , V_3 ) ;\r\nasm volatile("ptesync": : :"memory");\r\n} else {\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nif ( V_13 && ! V_11 )\r\nF_6 ( & V_16 ) ;\r\n}\r\nstatic inline void F_7 ( struct V_17 * V_18 )\r\n{\r\nunsigned long * V_19 = & V_18 -> V_20 ;\r\nwhile ( 1 ) {\r\nif ( ! F_8 ( V_21 , V_19 ) )\r\nbreak;\r\nwhile( F_9 ( V_21 , V_19 ) )\r\nF_10 () ;\r\n}\r\n}\r\nstatic inline void F_11 ( struct V_17 * V_18 )\r\n{\r\nunsigned long * V_19 = & V_18 -> V_20 ;\r\nF_12 ( V_21 , V_19 ) ;\r\n}\r\nstatic long F_13 ( unsigned long V_22 , unsigned long V_1 ,\r\nunsigned long V_23 , unsigned long V_24 ,\r\nunsigned long V_25 , int V_2 , int V_3 )\r\n{\r\nstruct V_17 * V_18 = V_26 + V_22 ;\r\nunsigned long V_27 , V_28 ;\r\nint V_29 ;\r\nif ( ! ( V_25 & V_30 ) ) {\r\nF_14 ( L_1\r\nL_2 ,\r\nV_22 , V_1 , V_23 , V_24 , V_25 , V_2 ) ;\r\n}\r\nfor ( V_29 = 0 ; V_29 < V_31 ; V_29 ++ ) {\r\nif ( ! ( V_18 -> V_20 & V_32 ) ) {\r\nF_7 ( V_18 ) ;\r\nif ( ! ( V_18 -> V_20 & V_32 ) )\r\nbreak;\r\nF_11 ( V_18 ) ;\r\n}\r\nV_18 ++ ;\r\n}\r\nif ( V_29 == V_31 )\r\nreturn - 1 ;\r\nV_27 = F_15 ( V_1 , V_2 , V_3 ) | V_25 | V_32 ;\r\nV_28 = F_16 ( V_23 , V_2 ) | V_24 ;\r\nif ( ! ( V_25 & V_30 ) ) {\r\nF_14 ( L_3 ,\r\nV_29 , V_27 , V_28 ) ;\r\n}\r\nV_18 -> V_33 = V_28 ;\r\nF_17 () ;\r\nV_18 -> V_20 = V_27 ;\r\n__asm__ __volatile__ ("ptesync" : : : "memory");\r\nreturn V_29 | ( ! ! ( V_25 & V_34 ) << 3 ) ;\r\n}\r\nstatic long F_18 ( unsigned long V_22 )\r\n{\r\nstruct V_17 * V_18 ;\r\nint V_29 ;\r\nint V_35 ;\r\nunsigned long V_27 ;\r\nF_14 ( L_4 , V_22 ) ;\r\nV_35 = F_19 () & 0x7 ;\r\nfor ( V_29 = 0 ; V_29 < V_31 ; V_29 ++ ) {\r\nV_18 = V_26 + V_22 + V_35 ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( ( V_27 & V_32 ) && ! ( V_27 & V_30 ) ) {\r\nF_7 ( V_18 ) ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( ( V_27 & V_32 )\r\n&& ! ( V_27 & V_30 ) )\r\nbreak;\r\nF_11 ( V_18 ) ;\r\n}\r\nV_35 ++ ;\r\nV_35 &= 0x7 ;\r\n}\r\nif ( V_29 == V_31 )\r\nreturn - 1 ;\r\nV_18 -> V_20 = 0 ;\r\nreturn V_29 ;\r\n}\r\nstatic long F_20 ( unsigned long V_36 , unsigned long V_37 ,\r\nunsigned long V_1 , int V_2 , int V_3 ,\r\nint V_10 )\r\n{\r\nstruct V_17 * V_18 = V_26 + V_36 ;\r\nunsigned long V_27 , V_38 ;\r\nint V_39 = 0 ;\r\nV_38 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_14 ( L_5 ,\r\nV_1 , V_38 & V_40 , V_36 , V_37 ) ;\r\nF_7 ( V_18 ) ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( ! F_21 ( V_27 , V_38 ) || ! ( V_27 & V_32 ) ) {\r\nF_14 ( L_6 ) ;\r\nV_39 = - 1 ;\r\n} else {\r\nF_14 ( L_7 ) ;\r\nV_18 -> V_33 = ( V_18 -> V_33 & ~ ( V_41 | V_42 ) ) |\r\n( V_37 & ( V_41 | V_42 | V_43 ) ) ;\r\n}\r\nF_11 ( V_18 ) ;\r\nF_3 ( V_1 , V_2 , V_3 , V_10 ) ;\r\nreturn V_39 ;\r\n}\r\nstatic long F_22 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nstruct V_17 * V_18 ;\r\nunsigned long V_44 ;\r\nunsigned long V_29 ;\r\nlong V_36 ;\r\nunsigned long V_38 , V_27 ;\r\nV_44 = F_23 ( V_1 , V_8 [ V_2 ] . V_9 , V_3 ) ;\r\nV_38 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nV_36 = ( V_44 & V_45 ) * V_31 ;\r\nfor ( V_29 = 0 ; V_29 < V_31 ; V_29 ++ ) {\r\nV_18 = V_26 + V_36 ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( F_21 ( V_27 , V_38 ) && ( V_27 & V_32 ) )\r\nreturn V_36 ;\r\n++ V_36 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_24 ( unsigned long V_37 , unsigned long V_46 ,\r\nint V_2 , int V_3 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_47 ;\r\nlong V_36 ;\r\nstruct V_17 * V_18 ;\r\nV_47 = F_25 ( V_46 , V_3 ) ;\r\nV_1 = F_26 ( V_46 , V_47 , V_3 ) ;\r\nV_36 = F_22 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_36 == - 1 )\r\nF_27 ( L_8 ) ;\r\nV_18 = V_26 + V_36 ;\r\nV_18 -> V_33 = ( V_18 -> V_33 & ~ ( V_41 | V_42 ) ) |\r\n( V_37 & ( V_41 | V_42 ) ) ;\r\nF_3 ( V_1 , V_2 , V_3 , 0 ) ;\r\n}\r\nstatic void F_28 ( unsigned long V_36 , unsigned long V_1 ,\r\nint V_2 , int V_3 , int V_10 )\r\n{\r\nstruct V_17 * V_18 = V_26 + V_36 ;\r\nunsigned long V_27 ;\r\nunsigned long V_38 ;\r\nunsigned long V_48 ;\r\nF_29 ( V_48 ) ;\r\nF_14 ( L_9 , V_1 , V_36 ) ;\r\nV_38 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_7 ( V_18 ) ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( ! F_21 ( V_27 , V_38 ) || ! ( V_27 & V_32 ) )\r\nF_11 ( V_18 ) ;\r\nelse\r\nV_18 -> V_20 = 0 ;\r\nF_3 ( V_1 , V_2 , V_3 , V_10 ) ;\r\nF_30 ( V_48 ) ;\r\n}\r\nstatic void F_31 ( struct V_17 * V_49 , unsigned long V_36 ,\r\nint * V_2 , int * V_3 , unsigned long * V_1 )\r\n{\r\nunsigned long V_50 , V_51 , V_52 ;\r\nunsigned long V_28 = V_49 -> V_33 ;\r\nunsigned long V_27 = V_49 -> V_20 ;\r\nunsigned long V_47 , V_53 ;\r\nint V_29 , V_54 , V_9 , V_5 ;\r\nif ( ! ( V_27 & V_55 ) )\r\nV_54 = V_7 ;\r\nelse {\r\nfor ( V_29 = 0 ; V_29 < V_56 ; V_29 ++ ) {\r\nif ( ( V_28 & F_32 ( V_29 + 1 ) ) == F_32 ( V_29 + 1 ) )\r\nbreak;\r\n}\r\nV_5 = F_32 ( V_29 + 1 ) >> V_57 ;\r\nfor ( V_54 = 0 ; V_54 < V_58 ; V_54 ++ ) {\r\nif ( V_54 == V_7 )\r\ncontinue;\r\nif ( ! V_8 [ V_54 ] . V_9 )\r\ncontinue;\r\nif ( V_5 == V_8 [ V_54 ] . V_5 )\r\nbreak;\r\n}\r\n}\r\n* V_3 = V_27 >> V_59 ;\r\nV_9 = V_8 [ V_54 ] . V_9 ;\r\nV_50 = ( F_33 ( V_27 ) & ~ V_8 [ V_54 ] . V_60 ) ;\r\nV_51 = V_36 / V_31 ;\r\nif ( V_27 & V_34 )\r\nV_51 = ~ V_51 ;\r\nswitch ( * V_3 ) {\r\ncase V_61 :\r\nV_53 = ( V_50 & 0x1f ) << 23 ;\r\nV_47 = V_50 >> 5 ;\r\nif ( V_9 < 23 ) {\r\nV_52 = ( V_47 ^ V_51 ) & V_45 ;\r\nV_53 |= V_52 << V_9 ;\r\n}\r\n* V_1 = V_47 << ( V_62 - V_6 ) | V_53 >> V_6 ;\r\ncase V_63 :\r\nV_53 = ( V_50 & 0x1ffff ) << 23 ;\r\nV_47 = V_50 >> 17 ;\r\nif ( V_9 < 23 ) {\r\nV_52 = ( V_47 ^ ( V_47 << 25 ) ^ V_51 ) & V_45 ;\r\nV_53 |= V_52 << V_9 ;\r\n}\r\n* V_1 = V_47 << ( V_64 - V_6 ) | V_53 >> V_6 ;\r\ndefault:\r\n* V_1 = V_54 = 0 ;\r\n}\r\n* V_2 = V_54 ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nunsigned long V_1 = 0 ;\r\nunsigned long V_36 , V_65 , V_48 ;\r\nstruct V_17 * V_18 = V_26 ;\r\nunsigned long V_27 ;\r\nunsigned long V_66 ;\r\nint V_2 , V_3 ;\r\nV_66 = V_45 + 1 ;\r\nF_29 ( V_48 ) ;\r\nF_5 ( & V_16 ) ;\r\nV_65 = V_66 * V_31 ;\r\nfor ( V_36 = 0 ; V_36 < V_65 ; V_36 ++ , V_18 ++ ) {\r\nV_27 = V_18 -> V_20 ;\r\nif ( V_27 & V_32 ) {\r\nF_31 ( V_18 , V_36 , & V_2 , & V_3 , & V_1 ) ;\r\nV_18 -> V_20 = 0 ;\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nF_6 ( & V_16 ) ;\r\nF_30 ( V_48 ) ;\r\n}\r\nstatic void F_35 ( unsigned long V_67 , int V_10 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_44 , V_68 , V_69 , V_9 , V_36 ;\r\nstruct V_17 * V_18 ;\r\nunsigned long V_27 ;\r\nunsigned long V_38 ;\r\nunsigned long V_48 ;\r\nT_1 V_70 ;\r\nstruct V_71 * V_72 = & F_36 ( V_71 ) ;\r\nunsigned long V_2 = V_72 -> V_2 ;\r\nint V_3 = V_72 -> V_3 ;\r\nint V_29 ;\r\nF_29 ( V_48 ) ;\r\nfor ( V_29 = 0 ; V_29 < V_67 ; V_29 ++ ) {\r\nV_1 = V_72 -> V_1 [ V_29 ] ;\r\nV_70 = V_72 -> V_70 [ V_29 ] ;\r\nF_37 (pte, psize, vpn, index, shift) {\r\nV_44 = F_23 ( V_1 , V_9 , V_3 ) ;\r\nV_69 = F_38 ( V_70 , V_68 ) ;\r\nif ( V_69 & V_73 )\r\nV_44 = ~ V_44 ;\r\nV_36 = ( V_44 & V_45 ) * V_31 ;\r\nV_36 += V_69 & V_74 ;\r\nV_18 = V_26 + V_36 ;\r\nV_38 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_7 ( V_18 ) ;\r\nV_27 = V_18 -> V_20 ;\r\nif ( ! F_21 ( V_27 , V_38 ) ||\r\n! ( V_27 & V_32 ) )\r\nF_11 ( V_18 ) ;\r\nelse\r\nV_18 -> V_20 = 0 ;\r\n} F_39 () ;\r\n}\r\nif ( F_4 ( V_12 ) &&\r\nV_8 [ V_2 ] . V_15 && V_10 ) {\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_29 = 0 ; V_29 < V_67 ; V_29 ++ ) {\r\nV_1 = V_72 -> V_1 [ V_29 ] ;\r\nV_70 = V_72 -> V_70 [ V_29 ] ;\r\nF_37 (pte, psize,\r\nvpn, index, shift) {\r\nF_2 ( V_1 , V_2 , V_3 ) ;\r\n} F_39 () ;\r\n}\r\nasm volatile("ptesync":::"memory");\r\n} else {\r\nint V_13 = ! F_4 ( V_14 ) ;\r\nif ( V_13 )\r\nF_5 ( & V_16 ) ;\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_29 = 0 ; V_29 < V_67 ; V_29 ++ ) {\r\nV_1 = V_72 -> V_1 [ V_29 ] ;\r\nV_70 = V_72 -> V_70 [ V_29 ] ;\r\nF_37 (pte, psize,\r\nvpn, index, shift) {\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\n} F_39 () ;\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nif ( V_13 )\r\nF_6 ( & V_16 ) ;\r\n}\r\nF_30 ( V_48 ) ;\r\n}\r\nvoid T_2 F_40 ( void )\r\n{\r\nV_75 . V_76 = F_28 ;\r\nV_75 . V_77 = F_20 ;\r\nV_75 . V_78 = F_24 ;\r\nV_75 . V_79 = F_13 ;\r\nV_75 . V_80 = F_18 ;\r\nV_75 . V_81 = F_34 ;\r\nV_75 . V_82 = F_35 ;\r\n}
