{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540864176721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540864176727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 20:49:36 2018 " "Processing started: Mon Oct 29 20:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540864176727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864176727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Sender -c UART_Sender " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Sender -c UART_Sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864176727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540864177229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540864177229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_sender/uart_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_sender/uart_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Sender-arch " "Found design unit 1: UART_Sender-arch" {  } { { "../../src/UART_Sender/UART_Sender.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189725 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Sender " "Found entity 1: UART_Sender" {  } { { "../../src/UART_Sender/UART_Sender.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864189725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_sender/uart_sender_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_sender/uart_sender_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Sender_logic-arch " "Found design unit 1: UART_Sender_logic-arch" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189729 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Sender_logic " "Found entity 1: UART_Sender_logic" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864189729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_sender/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_sender/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_rate_generator-arch " "Found design unit 1: Baud_rate_generator-arch" {  } { { "../../src/UART_Sender/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/Baud_rate_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_rate_generator " "Found entity 1: Baud_rate_generator" {  } { { "../../src/UART_Sender/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/Baud_rate_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540864189733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864189733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Sender " "Elaborating entity \"UART_Sender\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540864189769 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_const UART_Sender.vhd(49) " "VHDL Signal Declaration warning at UART_Sender.vhd(49): used explicit default value for signal \"data_const\" because signal was never assigned a value" {  } { { "../../src/UART_Sender/UART_Sender.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540864189770 "|UART_Sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Sender_logic UART_Sender_logic:uart_inst " "Elaborating entity \"UART_Sender_logic\" for hierarchy \"UART_Sender_logic:uart_inst\"" {  } { { "../../src/UART_Sender/UART_Sender.vhd" "uart_inst" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540864189772 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start UART_Sender_logic.vhd(70) " "VHDL Process Statement warning at UART_Sender_logic.vhd(70): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540864189773 "|UART_Sender|UART_Sender_logic:uart_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in UART_Sender_logic.vhd(73) " "VHDL Process Statement warning at UART_Sender_logic.vhd(73): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540864189774 "|UART_Sender|UART_Sender_logic:uart_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tick UART_Sender_logic.vhd(80) " "VHDL Process Statement warning at UART_Sender_logic.vhd(80): signal \"s_tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540864189774 "|UART_Sender|UART_Sender_logic:uart_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tick UART_Sender_logic.vhd(91) " "VHDL Process Statement warning at UART_Sender_logic.vhd(91): signal \"s_tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540864189774 "|UART_Sender|UART_Sender_logic:uart_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tick UART_Sender_logic.vhd(107) " "VHDL Process Statement warning at UART_Sender_logic.vhd(107): signal \"s_tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540864189774 "|UART_Sender|UART_Sender_logic:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rate_generator Baud_rate_generator:BRG " "Elaborating entity \"Baud_rate_generator\" for hierarchy \"Baud_rate_generator:BRG\"" {  } { { "../../src/UART_Sender/UART_Sender.vhd" "BRG" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540864189776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/UART_Sender/UART_Sender_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Sender/UART_Sender_logic.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540864190257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540864190257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540864190359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540864190859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540864190859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540864190909 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540864190909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540864190909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540864190909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540864190947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 20:49:50 2018 " "Processing ended: Mon Oct 29 20:49:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540864190947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540864190947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540864190947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540864190947 ""}
