INFO: [VRFC 10-2263] Analyzing Verilog file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-8497] literal value 'b1000 truncated to fit in 3 bits [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-2938] 'r_Clock' is already implicitly declared on line 51 [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v:61]
