Board: ZCU111
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: IBERT ALL test started...

Info: The test will take 0 hours, 04 minutes, and 40 seconds. 0:04:40

Entering step: 0


Info: This step started at: 2018-02-09 15:38:53

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 945.551 ; gain = 0.551
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 15:39:33 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 15:39:33

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 949.121 ; gain = 0.012
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 15:40:04 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 15:40:04

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.308 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.308
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=307285600
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.312 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.312
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=664504080
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.312 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.312
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1056435200
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.312 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.312
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1473402640
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.313 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.313
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=1855668480
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.313 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.313
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2209593040
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.313 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.313
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2580984960
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.313 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.313
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=2934980240
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.312 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.312
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3331913840
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.296 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.296
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3720292480
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.308 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.308
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4115500720
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.312 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.312
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4473480400
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.312 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.312
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=4934231360
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.312 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.312
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000001
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5342485920
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.312 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.312
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000003
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=5698237120
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.313 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.313
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=6063593680
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.344 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 15:42:36 2018...
step finished 

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y17:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y18:\s+LOGIC.ERRBIT_COUNT=000000000000"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 03 minutes, and 43 seconds. 0:03:43

Info: IBERT ALL test started...

Info: The test will take 0 hours, 04 minutes, and 40 seconds. 0:04:40

Entering step: 0


Info: This step started at: 2018-02-09 17:25:49

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xczu28dr (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 881.949 ; gain = 1.281
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:26:27 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:26:28

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 949.914 ; gain = 0.016
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:26:58 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:26:59

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=NO LINK
Quad_128:MGT_X0Y4: QPLL0_STATUS=NOT LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=0.000
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=001500000005
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=3518437208883200
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=0.000 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=NOT LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=0.000
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=1310720
Quad_128:MGT_X0Y5: TX_PATTERN=
Quad_128:MGT_X0Y5: RX_PATTERN=
Quad_128:MGT_X0Y5: LOOPBACK=Far-End PMA
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=0.000 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=NOT LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=0.000
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1040
Quad_128:MGT_X0Y6: TX_PATTERN=
Quad_128:MGT_X0Y6: RX_PATTERN=
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=NO LINK
Quad_128:MGT_X0Y7: QPLL0_STATUS=NOT LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=0.000
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1680
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=NO LINK
Quad_129:MGT_X0Y8: QPLL0_STATUS=NOT LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=0.000
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=0
Quad_129:MGT_X0Y8: TX_PATTERN=
Quad_129:MGT_X0Y8: RX_PATTERN=
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=NO LINK
Quad_129:MGT_X0Y9: QPLL0_STATUS=NOT LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=0.000
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=1440
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=NO LINK
Quad_129:MGT_X0Y10: QPLL0_STATUS=NOT LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=0.000
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=85899346320
Quad_129:MGT_X0Y10: TX_PATTERN=
Quad_129:MGT_X0Y10: RX_PATTERN=
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=NO LINK
Quad_129:MGT_X0Y11: QPLL0_STATUS=NOT LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=0.000
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=1680
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=NO LINK
Quad_130:MGT_X0Y12: QPLL0_STATUS=NOT LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=0.000
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=280000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=0
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=NO LINK
Quad_130:MGT_X0Y13: QPLL0_STATUS=NOT LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=0.000
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=0
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=Near-End PCS
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=0.000 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=NOT LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=0.000
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=115343360
Quad_130:MGT_X0Y14: TX_PATTERN=
Quad_130:MGT_X0Y14: RX_PATTERN=
Quad_130:MGT_X0Y14: LOOPBACK=Far-End PMA
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=0.000 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=NOT LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=0.000
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=1310720
Quad_130:MGT_X0Y15: TX_PATTERN=
Quad_130:MGT_X0Y15: RX_PATTERN=
Quad_130:MGT_X0Y15: LOOPBACK=Far-End PMA
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=NO LINK
Quad_131:MGT_X0Y16: QPLL0_STATUS=NOT LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=0.000
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000016
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=27033600
Quad_131:MGT_X0Y16: TX_PATTERN=
Quad_131:MGT_X0Y16: RX_PATTERN=
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=NO LINK
Quad_131:MGT_X0Y17: QPLL0_STATUS=NOT LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=0.000
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000120000
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=1771674009600
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=NO LINK
Quad_131:MGT_X0Y18: QPLL0_STATUS=NOT LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=0.000
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=85899346320
Quad_131:MGT_X0Y18: TX_PATTERN=
Quad_131:MGT_X0Y18: RX_PATTERN=
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=0.000 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=NOT LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=0.000
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=110100480
Quad_131:MGT_X0Y19: TX_PATTERN=
Quad_131:MGT_X0Y19: RX_PATTERN=
Quad_131:MGT_X0Y19: LOOPBACK=Far-End PMA
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.438 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:29:30 2018...
step finished 

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y4:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y4:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y4:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y5:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y5:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y5:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y5:\s+LOOPBACK=None"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y6:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y6:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y6:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y7:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y7:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y8:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y8:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y8:\s+RX_RECEIVED_BIT_COUNT=[0]*[1-9]\d*\.?[0]*"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y8:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y8:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y9:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y9:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y10:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y10:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y10:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y10:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y11:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_129:MGT_X0Y11:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y12:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y12:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y12:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y12:\s+RX_RECEIVED_BIT_COUNT=[0]*[1-9]\d*\.?[0]*"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y13:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y13:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y13:\s+RX_RECEIVED_BIT_COUNT=[0]*[1-9]\d*\.?[0]*"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y13:\s+LOOPBACK=None"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y14:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y14:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y14:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y14:\s+LOOPBACK=None"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y15:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y15:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y15:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y15:\s+LOOPBACK=None"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y17:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y17:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y17:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y18:\s+STATUS=\d+\.\d\d\d Gbps"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y18:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y18:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y18:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y19:\s+QPLL0_STATUS=LOCKED"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y19:\s+TX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y19:\s+RX_PATTERN=PRBS\s+\d+\-bit"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y19:\s+LOOPBACK=None"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 03 minutes, and 41 seconds. 0:03:41

Info: IBERT ALL test started...

Info: The test will take 0 hours, 04 minutes, and 40 seconds. 0:04:40

Entering step: 0


Info: This step started at: 2018-02-09 17:30:02

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 881.570 ; gain = 1.164
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:30:39 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:30:40

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 949.020 ; gain = 0.012
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:31:10 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:31:10

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.312 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.312
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=403556800
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.312 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.312
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=814682960
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.312 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.312
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1165643040
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.314 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.314
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1532025200
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.313 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.313
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=1907966000
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.313 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.313
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2250902880
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.313 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.313
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2604679840
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.313 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.313
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=3021005680
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.312 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.312
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000003
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3399303600
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.318 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.318
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3808814000
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.306 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.306
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4160486880
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.312 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.312
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4501358720
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.312 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.312
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000001
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=4863979680
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.309 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.309
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000001
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5229536320
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.312 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.312
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=5581987760
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.312 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.312
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=5954910960
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.367 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:33:42 2018...
step finished 

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_130:MGT_X0Y12:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y16:\s+LOGIC.ERRBIT_COUNT=000000000000"

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_131:MGT_X0Y17:\s+LOGIC.ERRBIT_COUNT=000000000000"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 03 minutes, and 40 seconds. 0:03:40

Info: IBERT ALL test started...

Info: The test will take 0 hours, 04 minutes, and 40 seconds. 0:04:40

Entering step: 0


Info: This step started at: 2018-02-09 17:46:42

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 947.250 ; gain = 0.543
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:47:23 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:47:23

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 949.973 ; gain = 0.012
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:47:54 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:47:55

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPRE {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPOST {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.313 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.313
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=462142000
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.312 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.312
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=831984560
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.313 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.313
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1225567520
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.305 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.305
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1605164400
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.312 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.312
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=2059808160
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.312 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.312
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2429739840
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.314 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.314
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2722281680
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.312 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.312
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=3107083840
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.316 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.316
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3576290320
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.312 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.312
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3970055280
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.313 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.313
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4370527760
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.304 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.304
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4823041920
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.312 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.312
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=5214864400
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.313 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.313
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5594183840
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.323 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.323
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=6067755360
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.313 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.313
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=6460177840
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.656 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:50:28 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 46 seconds. 0:03:46

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 13 minutes, and 08 seconds. 0:13:08

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 35 seconds. 0:00:35

Entering step: 0


Info: This step started at: 2018-02-09 17:51:26

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:51:30

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:51:46 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:51:46

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
047E0093
# if { $IDCODE == "047E0093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:52:04 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 34 seconds. 0:00:34

Info: XM107 CARD TEST test started...

Info: The test will take 0 hours, 00 minutes, and 21 seconds. 0:00:21

Entering step: 0


Info: This step started at: 2018-02-09 17:52:04

Entering step: 1


Info: This step started at: 2018-02-09 17:52:04

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:52:08
 :RWriting: '\x1b'
Writing: '\x08'
[('<setmux:1:75:01>', '', '', ''), ('<readeeprom:1:50:00:40>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IW1\r50\r00\r\tIR1\r50\r40\r\t'
IW15000:PIR15040:P01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031Writing: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\x00:R\r\x08:R\rIW1\r75\r01\r:P\rIW1\r50\r00\r:P\rIR1\r50\r40\r:P\r01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031\rINTERP[\x01\x00\x00\x01\x00\n\x00\x01\t\x00@SamtecFMC+ LoopbackPCBA-194195-012016-11-09 1]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 21 seconds. 0:00:21

Info: ZCU111 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 54 seconds. 0:00:54

Entering step: 0


Info: This step started at: 2018-02-09 17:52:25

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:52:41 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:52:41

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       40000000011378464470A205
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:53:00 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 54 seconds. 0:00:54

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-02-09 17:53:20

Error: Failed to connect to Serial port in step 0 of test 4

step finished 
Exception in thread :
Traceback (most recent call last):
  File "threading.py", line 801, in __bootstrap_inner
  File "com.py", line 156, in run
UnboundLocalError: local variable 'expression' referenced before assignment


Error: 'comm' type in step 0 never found a serial port to connect to in test 4

Entering step: 1


Info: This step started at: 2018-02-09 17:53:20

Error: Stopped because step 0 failed in test 4

Info: Result for step 0: Fail
Info: The test took 0 hours, 00 minutes, and 00 seconds. 0:00:00

Info: Test Level Shifters test started...

Info: The test will take 0 hours, 01 minutes, and 01 seconds. 0:01:01

Entering step: 0


Info: This step started at: 2018-02-09 17:53:20

Error: Failed to connect to Serial port in step 0 of test 5

step finished 
Exception in thread :
Traceback (most recent call last):
  File "threading.py", line 801, in __bootstrap_inner
  File "com.py", line 156, in run
UnboundLocalError: local variable 'expression' referenced before assignment


Error: 'comm' type in step 0 never found a serial port to connect to in test 5

Entering step: 1


Info: This step started at: 2018-02-09 17:53:20

Error: Stopped because step 0 failed in test 5

Info: Result for step 0: Fail
Info: The test took 0 hours, 00 minutes, and 00 seconds. 0:00:00

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-02-09 17:53:20

Entering step: 1


Info: This step started at: 2018-02-09 17:53:20

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:53:24
 Writing: '\x1b'
Writing: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
Writing: 'IW0\r75\r04\r\t'
Writing: 'IW0\r45\r0003\r\t'
Writing: 'IW0\r45\r2014\r\t'
Writing: 'IW0\r45\r24FFFF\r\t'
Writing: 'IW0\r45\r0140\r\t'
Writing: 'DLY\rC350\r\t'
Writing: 'IW0\r45\r21cd1c\r\t'
Writing: 'DLY\rC350\r\t'
Writing: 'IW0\r45\r0180\r\t'
Writing: 'DLY\rC350\r\t'
Writing: 'IW0\r75\r00\r\t'
'\x00\x00'
Entering step: 3


Info: This step started at: 2018-02-09 17:53:44
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]Writing: '\t'
Writing: 'VRN\r\t'
'\x00\x00'
step finished 
the expression:(.*)MSP v1.50 I2C Bridge v1.50

Error: Could not find regular expression in step 0 of test 6 - "(.*)MSP v1.50 I2C Bridge v1.50"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail

Info: The test took 0 hours, 00 minutes, and 30 seconds. 0:00:30

Info: WRITE EEPROM test started...

Info: The test will take 0 hours, 01 minutes, and 15 seconds. 0:01:15

Entering step: 0


Info: This step started at: 2018-02-09 17:53:50

Entering step: 1


Info: This step started at: 2018-02-09 17:53:50

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:53:54
 Writing: '\x1b'
:RWriting: '\x08'
[(u'<setmux:1:74:01>', u'', u'', u''), (u'<writeeeprom:1:54:20:FFFFFFFFFFFF>', u'', u'', u''), (u'<writeeeprom:1:54:20:010203040506>', u'', u'', u''), (u'<setmux:1:74:00>', u'', u'', u'')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r20FFFFFFFFFFFF\r\t'
IW15420FFFFFFFFFFFF:PWriting: 'IW1\r54\r20010203040506\r\t'
IW15420010203040506:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r'
Entering step: 3


Info: This step started at: 2018-02-09 17:54:07
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:00:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:00:303030302d30303030>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\tIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW15400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PIW15410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\r00303030302d30303030\r\t'
IW15400303030302d30303030:PWriting: 'IW1\r74\r00\r\t'
'\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\r'IW17400:P
Entering step: 4


Info: This step started at: 2018-02-09 17:54:21
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:E0:FFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:E0:432020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\re0FFFFFFFFFFFF\r\t'
IW154e0FFFFFFFFFFFF:PWriting: 'IW1\r54\re0432020\r\t'
IW154e0432020:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r'
Entering step: 5


Info: This step started at: 2018-02-09 17:54:35
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:D0:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:D0:5a43553131312020202020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW154d0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\rd05a43553131312020202020\r\t'
IW154d05a43553131312020202020:PWriting: 'IW1\r74\r00\r\t'
'\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\r'IW17400:P
Entering step: 6


Info: This step started at: 2018-02-09 17:54:49
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass

Info: The test took 0 hours, 01 minutes, and 15 seconds. 0:01:15

Info: READ BOARD NAME test started...

Info: The test will take 0 hours, 00 minutes, and 16 seconds. 0:00:16

Entering step: 0


Info: This step started at: 2018-02-09 17:55:06

Entering step: 1


Info: This step started at: 2018-02-09 17:55:06
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 16 seconds. 0:00:16

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 00 seconds. 0:01:00

Entering step: 0


Info: This step started at: 2018-02-09 17:55:23

Error: Failed to connect to Serial port in step 0 of test 9

step finished 
Exception in thread :
Traceback (most recent call last):
  File "threading.py", line 801, in __bootstrap_inner
  File "com.py", line 156, in run
UnboundLocalError: local variable 'expression' referenced before assignment


Error: 'comm' type in step 0 never found a serial port to connect to in test 9

Entering step: 1


Info: This step started at: 2018-02-09 17:55:23

Error: Stopped because step 0 failed in test 9

Info: Result for step 0: Fail
Info: The test took 0 hours, 00 minutes, and 00 seconds. 0:00:00

Info: PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 36 seconds. 0:00:36

Entering step: 0


Info: This step started at: 2018-02-09 17:55:23

Error: Failed to connect to Serial port in step 0 of test 10

step finished 
Exception in thread :
Traceback (most recent call last):
  File "threading.py", line 801, in __bootstrap_inner
  File "com.py", line 156, in run
UnboundLocalError: local variable 'expression' referenced before assignment


Error: 'comm' type in step 0 never found a serial port to connect to in test 10

Entering step: 1


Info: This step started at: 2018-02-09 17:55:23

Error: Stopped because step 0 failed in test 10

Info: Result for step 0: Fail
Info: The test took 0 hours, 00 minutes, and 00 seconds. 0:00:00

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-09 17:55:23

Error: Failed to connect to Serial port in step 0 of test 12

step finished 
Exception in thread :
Traceback (most recent call last):
  File "threading.py", line 801, in __bootstrap_inner
  File "com.py", line 156, in run
UnboundLocalError: local variable 'expression' referenced before assignment


Error: 'comm' type in step 0 never found a serial port to connect to in test 12

Entering step: 1


Info: This step started at: 2018-02-09 17:55:23

Error: Stopped because step 0 failed in test 12

Info: Result for step 0: Fail
Info: The test took 0 hours, 00 minutes, and 00 seconds. 0:00:00

Info: UART 02 TEST test started...

Info: The test will take 0 hours, 00 minutes, and 44 seconds. 0:00:44

Entering step: 0


Info: This step started at: 2018-02-09 17:55:23

Entering step: 1


Info: This step started at: 2018-02-09 17:55:23

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:55:27

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.8MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 30%   10MB   1.7MB/s  00:13 ETA 33%   10MB   1.7MB/s  00:13 ETA 35%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:12 ETA 41%   13MB   1.7MB/s  00:11 ETA 43%   14MB   1.7MB/s  00:11 ETA 46%   15MB   1.7MB/s  00:10 ETA 48%   16MB   1.7MB/s  00:10 ETA 51%   16MB   1.7MB/s  00:09 ETA 53%   17MB   1.7MB/s  00:09 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:06 ETA 71%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 76%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 81%   26MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   31MB   1.7MB/s  00:00 ETA 99%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_uart_2.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf
	section, .text: 0x00000000 - 0x000026ab
	section, .init: 0x000026c0 - 0x000026f3
	section, .fini: 0x00002700 - 0x00002733
	section, .note.gnu.build-id: 0x00002734 - 0x00002757
	section, .rodata: 0x00002758 - 0x000029b7
	section, .rodata1: 0x000029b8 - 0x000029bf
	section, .sdata2: 0x000029c0 - 0x000029bf
	section, .sbss2: 0x000029c0 - 0x000029bf
	section, .data: 0x000029c0 - 0x000032af
	section, .data1: 0x000032b0 - 0x000032bf
	section, .ctors: 0x000032c0 - 0x000032bf
	section, .dtors: 0x000032c0 - 0x000032bf
	section, .eh_frame: 0x000032c0 - 0x000032c3
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************
********************************************************
**                ZCU111 - UART 02 Test               **
********************************************************
********************************************************
Testing UART
115200,8,N,1
Hello world!
UART 02 Test Passed


disconnect

step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 44 seconds. 0:00:44

Info: IBERT ALL test started...

Info: The test will take 0 hours, 03 minutes, and 46 seconds. 0:03:46

Entering step: 0


Info: This step started at: 2018-02-09 17:56:08

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 885.781 ; gain = 0.832
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:56:46 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:56:47

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]

Stopping all tests...

Error: Step 1 timed out in test number 15

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: The test took 0 hours, 00 minutes, and 58 seconds. 0:00:58

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 13 minutes, and 06 seconds. 0:13:06

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 34 seconds. 0:00:34

Entering step: 0


Info: This step started at: 2018-02-09 17:57:09

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:57:11

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:57:27 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:57:27

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
047E0093
# if { $IDCODE == "047E0093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 946.109 ; gain = 0.078
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:57:56 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 45 seconds. 0:00:45

Info: XM107 CARD TEST test started...

Info: The test will take 0 hours, 00 minutes, and 21 seconds. 0:00:21

Entering step: 0


Info: This step started at: 2018-02-09 17:57:56

Entering step: 1


Info: This step started at: 2018-02-09 17:57:56

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:58:00
 :RWriting: '\x1b'
Writing: '\x08'
[('<setmux:1:75:01>', '', '', ''), ('<readeeprom:1:50:00:40>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IW1\r50\r00\r\tIR1\r50\r40\r\t'
IW15000:PIR15040:P01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031Writing: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\x00:R\r\x08:R\rIW1\r75\r01\r:P\rIW1\r50\r00\r:P\rIR1\r50\r40\r:P\r01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031\rINTERP[\x01\x00\x00\x01\x00\n\x00\x01\t\x00@SamtecFMC+ LoopbackPCBA-194195-012016-11-09 1]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 20 seconds. 0:00:20

Info: ZCU111 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 54 seconds. 0:00:54

Entering step: 0


Info: This step started at: 2018-02-09 17:58:17

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:58:33 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 17:58:33

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       40000000011378464470A205
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:58:52 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 53 seconds. 0:00:53

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-02-09 17:59:11

Entering step: 1


Info: This step started at: 2018-02-09 17:59:11

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 17:59:15

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}
step finished 

Error: Could not find regular expression in step 2 of test 4 - "(.*)Successfully\s+downloaded"

Entering step: 3


Info: This step started at: 2018-02-09 17:59:23

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 17:59:40 2018...
step finished 

step finished 
the expression:(.*)YEAR\:MM\:DD\s+HR\:MM\:SS

Error: Could not find regular expression in step 0 of test 4 - "(.*)Last\s+set\s+time\s+for\s+RTC\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)RTC\s+time\s+after\s+set\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)YEAR\:MM\:DD\s+HR\:MM\:SS"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 30 seconds. 0:00:30

Info: Test Level Shifters test started...

Info: The test will take 0 hours, 01 minutes, and 01 seconds. 0:01:01

Entering step: 0


Info: This step started at: 2018-02-09 17:59:42

Entering step: 1


Info: This step started at: 2018-02-09 17:59:42

Entering step: 2


Info: This step started at: 2018-02-09 17:59:42

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 3


Info: This step started at: 2018-02-09 17:59:45
 :RWriting: '\x1b'
Writing: '\x08'
[('', '', '', ''), ('', '', '', '')]Writing: '\t'
:RWriting: '\r\t'
:RWriting: '\r\t'
'\x00:R\r\x08:R\r\r:R\r':R
Entering step: 4


Info: This step started at: 2018-02-09 17:59:52
connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

fpga -file C:/zcu111_bit/tests/ZCU111/bitstream/level_shifters.bit
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA  9%    3MB   1.5MB/s  ??:?? ETA 12%    4MB   1.6MB/s  ??:?? ETA 14%    4MB   1.6MB/s  00:17 ETA 17%    5MB   1.6MB/s  00:17 ETA 19%    6MB   1.6MB/s  00:16 ETA 22%    7MB   1.6MB/s  00:15 ETA 24%    8MB   1.6MB/s  00:15 ETA 27%    9MB   1.6MB/s  00:14 ETA 30%    9MB   1.6MB/s  00:14 ETA 32%   10MB   1.6MB/s  00:13 ETA 35%   11MB   1.6MB/s  00:13 ETA 37%   12MB   1.6MB/s  00:12 ETA 40%   13MB   1.6MB/s  00:12 ETA 42%   14MB   1.6MB/s  00:11 ETA 45%   14MB   1.6MB/s  00:10 ETA 48%   15MB   1.6MB/s  00:10 ETA 50%   16MB   1.6MB/s  00:09 ETA 52%   17MB   1.6MB/s  00:09 ETA 55%   18MB   1.6MB/s  00:08 ETA 58%   19MB   1.6MB/s  00:08 ETA 60%   19MB   1.6MB/s  00:08 ETA 62%   20MB   1.6MB/s  00:07 ETA 65%   21MB   1.6MB/s  00:06 ETA 68%   22MB   1.6MB/s  00:06 ETA 70%   23MB   1.6MB/s  00:05 ETA 73%   24MB   1.6MB/s  00:05 ETA 75%   24MB   1.6MB/s  00:04 ETA 78%   25MB   1.6MB/s  00:04 ETA 80%   26MB   1.6MB/s  00:03 ETA 83%   27MB   1.6MB/s  00:03 ETA 86%   28MB   1.6MB/s  00:02 ETA 88%   29MB   1.6MB/s  00:02 ETA 90%   29MB   1.6MB/s  00:01 ETA 93%   30MB   1.6MB/s  00:01 ETA 95%   31MB   1.6MB/s  00:00 ETA 98%   32MB   1.6MB/s  00:00 ETA100%   32MB   1.6MB/s  00:20    

source C:/zcu111_bit/tests/ZCU111/tcl/level_shifters_psu_init.tcl

psu_init

psu_ps_pl_isolation_removal

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

dow C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
	section, .text: 0xfffc0000 - 0xfffc482b
	section, .init: 0xfffc4840 - 0xfffc4873
	section, .fini: 0xfffc4880 - 0xfffc48b3
	section, .note.gnu.build-id: 0xfffc48b4 - 0xfffc48d7
	section, .rodata: 0xfffc48d8 - 0xfffc4c07
	section, .rodata1: 0xfffc4c08 - 0xfffc4c3f
	section, .sdata2: 0xfffc4c40 - 0xfffc4c3f
	section, .sbss2: 0xfffc4c40 - 0xfffc4c3f
	section, .data: 0xfffc4c40 - 0xfffc553f
	section, .data1: 0xfffc5540 - 0xfffc553f
	section, .ctors: 0xfffc5540 - 0xfffc553f
	section, .dtors: 0xfffc5540 - 0xfffc553f
	section, .eh_frame: 0xfffc5540 - 0xfffc5543
	section, .mmu_tbl0: 0xfffc6000 - 0xfffc600f
	section, .mmu_tbl1: 0xfffc7000 - 0xfffc8fff
	section, .mmu_tbl2: 0xfffc9000 - 0xfffccfff
	section, .preinit_array: 0xfffcd000 - 0xfffccfff
	section, .init_array: 0xfffcd000 - 0xfffcd007
	section, .fini_array: 0xfffcd008 - 0xfffcd047
	section, .sdata: 0xfffcd048 - 0xfffcd07f
	section, .sbss: 0xfffcd080 - 0xfffcd07f
	section, .tdata: 0xfffcd080 - 0xfffcd07f
	section, .tbss: 0xfffcd080 - 0xfffcd07f
	section, .bss: 0xfffcd080 - 0xfffcd0ff
	section, .heap: 0xfffcd100 - 0xfffcd4ff
	section, .stack: 0xfffcd500 - 0xfffce8ff
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf

con

after 1000
Instructions:
Type the MIO two digit number and then type the value you wish to set it to.
Follow this by the 'return' key to signify the end of the command (or reset)
Example "340\r" or "341\r" will set MIO 34 accordingly
There are 8 available MIOs:
32, 33, 34, 35, 36, 37, 38, and 13

Now listening to UART Commands for Level Shifters...

step finished 

Entering step: 5


Info: This step started at: 2018-02-09 18:00:16
Writing: '\x1b'
Writing: '\x08'
[('', 'GPD\r24\r00', '', ''), ('', 'GPD\r25\r00', '', '')]Writing: '\t'
:RWriting: 'GPD\r24\r00\r\t'
GPD2400:PWriting: 'GPD\r25\r00\r\t'
'\x00:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\r'GPD2500:P
Entering step: 6


Info: This step started at: 2018-02-09 18:00:22

Entering step: 7


Info: This step started at: 2018-02-09 18:00:23
Writing: '320\r331\r340\r351\r360\r371\r380\r131\r'
Writing: '\x1b'
320 - Success
331 - Success
340 - Success
351 - Success
360 - Success
371 - Success
380 - Success
131 - Success
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P2AWriting: 'GPR\r24\r\t'
GPR24:P00Writing: 'GPR\r25\r\t'
GPR25:P01'\x00:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r'
Entering step: 8


Info: This step started at: 2018-02-09 18:00:31
Writing: '321\r330\r341\r350\r361\r370\r381\r130\r'

Entering step: 9


Info: This step started at: 2018-02-09 18:00:32
321 - Success
330 - Success
341 - Success
350 - Success
361 - Success
370 - Success
381 - Success
130 - Success
Writing: '\x1b'
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P15Writing: 'GPR\r24\r\t'
GPR24:P01Writing: 'GPR\r25\r\t'
GPR25:P00'\x00:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r\x08:R\rGPR\r11\r:P\r15\rGPR\r24\r:P\r01\rGPR\r25\r:P\r00\r'
step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
Info: Result for step 9: Pass

Info: The test took 0 hours, 01 minutes, and 02 seconds. 0:01:02

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-02-09 18:00:44

Entering step: 1


Info: This step started at: 2018-02-09 18:00:44

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:00:48
 Writing: '\x1b'
:RWriting: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\x00:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 3


Info: This step started at: 2018-02-09 18:01:08
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]Writing: '\t'
:RWriting: 'VRN\r\t'
'\x00\x00:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\r'VRN:PMSP v1.50 I2C Bridge v1.50
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 30 seconds. 0:00:30

Info: WRITE EEPROM test started...

Info: The test will take 0 hours, 01 minutes, and 15 seconds. 0:01:15

Entering step: 0


Info: This step started at: 2018-02-09 18:01:14

Entering step: 1


Info: This step started at: 2018-02-09 18:01:14

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:01:18
 :RWriting: '\x1b'
Writing: '\x08'
[(u'<setmux:1:74:01>', u'', u'', u''), (u'<writeeeprom:1:54:20:FFFFFFFFFFFF>', u'', u'', u''), (u'<writeeeprom:1:54:20:010203040506>', u'', u'', u''), (u'<setmux:1:74:00>', u'', u'', u'')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r20FFFFFFFFFFFF\r\t'
IW15420FFFFFFFFFFFF:PWriting: 'IW1\r54\r20010203040506\r\t'
IW15420010203040506:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r'
Entering step: 3


Info: This step started at: 2018-02-09 18:01:31
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:00:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:00:303030302d30303030>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\tIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW15400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PIW15410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\r00303030302d30303030\r\t'
IW15400303030302d30303030:PWriting: 'IW1\r74\r00\r\t'
'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\r'IW17400:P
Entering step: 4


Info: This step started at: 2018-02-09 18:01:45
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:E0:FFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:E0:432020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\re0FFFFFFFFFFFF\r\t'
IW154e0FFFFFFFFFFFF:PWriting: 'IW1\r54\re0432020\r\t'
IW154e0432020:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r'
Entering step: 5


Info: This step started at: 2018-02-09 18:01:59
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:D0:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:D0:5a43553131312020202020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW154d0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\rd05a43553131312020202020\r\t'
IW154d05a43553131312020202020:PWriting: 'IW1\r74\r00\r\t'
'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\r'IW17400:P
Entering step: 6


Info: This step started at: 2018-02-09 18:02:13
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass

Info: The test took 0 hours, 01 minutes, and 15 seconds. 0:01:15

Info: READ BOARD NAME test started...

Info: The test will take 0 hours, 00 minutes, and 16 seconds. 0:00:16

Entering step: 0


Info: This step started at: 2018-02-09 18:02:30

Entering step: 1


Info: This step started at: 2018-02-09 18:02:30
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 16 seconds. 0:00:16

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 00 seconds. 0:01:00

Entering step: 0


Info: This step started at: 2018-02-09 18:02:47

Entering step: 1


Info: This step started at: 2018-02-09 18:02:47

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing
step finished 

Error: Could not find regular expression in step 1 of test 9 - "(.*)FPGA\s+is\s+configured"

Error: Could not find regular expression in step 1 of test 9 - "(.*)DONE\s+\(Bits \[5\]\)\:\s+1"

Error: Could not find regular expression in step 1 of test 9 - "(.*)Successfully\s+downloaded"

Entering step: 2


Info: This step started at: 2018-02-09 18:02:57
Writing: '33'

Entering step: 3


Info: This step started at: 2018-02-09 18:03:02
Writing: 'AA'

Entering step: 4


Info: This step started at: 2018-02-09 18:03:07
Writing: 'DD'

Entering step: 5


Info: This step started at: 2018-02-09 18:03:12
Writing: 'GG'

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 9 - "(.*)All\s+Tests\s+Complete:\s+IIC\s+PASSED"

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PL\s+BRAM\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)PMOD\s+Test\s+passed"

Error: Could not find regular expression in step 0 of test 9 - "(.*)System\s+Monitor\s+Example\s+passed!"

Error: Could not find regular expression in step 0 of test 9 - "(.*)The\s+Current\s+Temperature\s+is\s+[3-6]\d.\d\d\d\s+Centigrades"

Info: Result for step 0: Fail
Info: Result for step 1: Fail
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail

Info: The test took 0 hours, 00 minutes, and 31 seconds. 0:00:31

Info: PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 36 seconds. 0:00:36

Entering step: 0


Info: This step started at: 2018-02-09 18:03:18

Entering step: 1


Info: This step started at: 2018-02-09 18:03:18

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

after 1000

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

after 1000

dow {C:/zcu111_bit/tests/ZCU111/../elf/zynq_mp_dram_test.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf
	section, .text: 0xfffc0000 - 0xfffdc4cf
	section, .boot: 0xffff0000 - 0xffff0b87
	section, .init: 0xffff0bc0 - 0xffff0bf3
	section, .fini: 0xffff0c00 - 0xffff0c33
	section, .note.gnu.build-id: 0xfffdc4d0 - 0xfffdc4f3
	section, .rodata: 0xfffdc4f8 - 0xfffdee1f
	section, .rodata1: 0xfffdee20 - 0xfffdee3f
	section, .sdata2: 0xfffdee40 - 0xfffdee3f
	section, .sbss2: 0xfffdee40 - 0xfffdee3f
	section, .data: 0xfffdee40 - 0xfffe09f7
	section, .data1: 0xfffe09f8 - 0xfffe09ff
	section, .ctors: 0xfffe0a00 - 0xfffe09ff
	section, .dtors: 0xfffe0a00 - 0xfffe09ff
	section, .eh_frame: 0xfffe0a00 - 0xfffe0a03
	section, .mmu_tbl0: 0xfffe1000 - 0xfffe100f
	section, .mmu_tbl1: 0xfffe2000 - 0xfffe3fff
	section, .mmu_tbl2: 0xfffe4000 - 0xfffe7fff
	section, .preinit_array: 0xfffe8000 - 0xfffe7fff
	section, .init_array: 0xfffe8000 - 0xfffe8007
	section, .fini_array: 0xfffe8008 - 0xfffe8047
	section, .sdata: 0xfffe8048 - 0xfffe807f
	section, .sbss: 0xfffe8080 - 0xfffe807f
	section, .tdata: 0xfffe8080 - 0xfffe807f
	section, .tbss: 0xfffe8080 - 0xfffe807f
	section, .bss: 0xfffe8080 - 0xfffe963f
	section, .heap: 0xffff0c34 - 0xffff2c3f
	section, .stack: 0xffff2c40 - 0xffff5c3f
  0%    0MB   0.0MB/s  ??:?? ETA 49%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xffff0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53) 
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 64,   D-cache is enable,   Verbose Mode is OFF

 Enter 'h' to print help menu
 Enter Test Option: 

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:03:33
Writing: '2\n'
2
Starting Memory Test '2' - Testing 64MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.33838
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------

memtest_all: PASSED
error_counter = 0x0000000000000000

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 35 seconds. 0:00:35

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-09 18:03:54

Entering step: 1


Info: This step started at: 2018-02-09 18:03:54

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:03:58

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.7MB/s  ??:?? ETA 13%    4MB   1.7MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 62%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-02-09 18:04:37
autonegotiation complete 
link speed for phy address 12: 1000
DHCP Timeout
Configuring default IP of 192.168.1.10
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
TCP echo server started @ port 7

Entering step: 4


Info: This step started at: 2018-02-09 18:04:53

Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64

Ping statistics for 192.168.1.10:
    Packets: Sent = 4, Received = 4, Lost = 0 (0% loss),
Approximate round trip times in milli-seconds:
    Minimum = 0ms, Maximum = 0ms, Average = 0ms
step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 01 minutes, and 03 seconds. 0:01:03

Info: UART 02 TEST test started...

Info: The test will take 0 hours, 00 minutes, and 44 seconds. 0:00:44

Entering step: 0


Info: This step started at: 2018-02-09 18:04:58

Entering step: 1


Info: This step started at: 2018-02-09 18:04:58

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:05:02

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 47%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 52%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:06 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 82%   27MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 97%   32MB   1.7MB/s  00:00 ETA 99%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_uart_2.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf
	section, .text: 0x00000000 - 0x000026ab
	section, .init: 0x000026c0 - 0x000026f3
	section, .fini: 0x00002700 - 0x00002733
	section, .note.gnu.build-id: 0x00002734 - 0x00002757
	section, .rodata: 0x00002758 - 0x000029b7
	section, .rodata1: 0x000029b8 - 0x000029bf
	section, .sdata2: 0x000029c0 - 0x000029bf
	section, .sbss2: 0x000029c0 - 0x000029bf
	section, .data: 0x000029c0 - 0x000032af
	section, .data1: 0x000032b0 - 0x000032bf
	section, .ctors: 0x000032c0 - 0x000032bf
	section, .dtors: 0x000032c0 - 0x000032bf
	section, .eh_frame: 0x000032c0 - 0x000032c3
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************
********************************************************
**                ZCU111 - UART 02 Test               **
********************************************************
********************************************************
Testing UART
115200,8,N,1
Hello world!
UART 02 Test Passed


disconnect


step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 44 seconds. 0:00:44

Info: IBERT ALL test started...

Info: The test will take 0 hours, 03 minutes, and 46 seconds. 0:03:46

Entering step: 0


Info: This step started at: 2018-02-09 18:05:43

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]

Error: Step 0 timed out in test number 15

Entering step: 1


Info: This step started at: 2018-02-09 18:10:41

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
WARNING: [Labtoolstcl 44-158] No matching hw_sio_commons were found.
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:11:00 2018...

Entering step: 2


Info: This step started at: 2018-02-09 18:11:20

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# set xil_newLinks [list]
WARNING: [Labtoolstcl 44-158] No matching hw_sio_txs were found.
WARNING: [Labtoolstcl 44-158] No matching hw_sio_rxs were found.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:11:38 2018...

Error: Could not find regular expression in step 2 of test 15 - "(.*)Quad_128:MGT_X0Y4:\s+STATUS=\d+\.\d\d\d Gbps"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 06 minutes, and 21 seconds. 0:06:21

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-02-09 18:12:13

Entering step: 1


Info: This step started at: 2018-02-09 18:12:13

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:12:17

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
step finished 

Error: Could not find regular expression in step 2 of test 4 - "(.*)Successfully\s+downloaded"

Entering step: 3


Info: This step started at: 2018-02-09 18:12:22

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:12:38 2018...
step finished 

step finished 
the expression:(.*)YEAR\:MM\:DD\s+HR\:MM\:SS

Error: Could not find regular expression in step 0 of test 4 - "(.*)Last\s+set\s+time\s+for\s+RTC\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)RTC\s+time\s+after\s+set\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)YEAR\:MM\:DD\s+HR\:MM\:SS"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 26 seconds. 0:00:26

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 00 seconds. 0:01:00

Entering step: 0


Info: This step started at: 2018-02-09 18:12:54

Entering step: 1


Info: This step started at: 2018-02-09 18:12:54

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.8MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 85%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 98%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/ipi_app.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf
	section, .text: 0x00000000 - 0x0001f0cb
	section, .init: 0x0001f100 - 0x0001f133
	section, .fini: 0x0001f140 - 0x0001f173
	section, .note.gnu.build-id: 0x0001f174 - 0x0001f197
	section, .rodata: 0x0001f198 - 0x00023577
	section, .rodata1: 0x00023578 - 0x0002357f
	section, .sdata2: 0x00023580 - 0x0002357f
	section, .sbss2: 0x00023580 - 0x0002357f
	section, .data: 0x00023580 - 0x0002596f
	section, .data1: 0x00025970 - 0x0002597f
	section, .ctors: 0x00025980 - 0x0002597f
	section, .dtors: 0x00025980 - 0x0002597f
	section, .eh_frame: 0x00025980 - 0x00025983
	section, .mmu_tbl0: 0x00026000 - 0x0002600f
	section, .mmu_tbl1: 0x00027000 - 0x00028fff
	section, .mmu_tbl2: 0x00029000 - 0x0002cfff
	section, .preinit_array: 0x0002d000 - 0x0002cfff
	section, .init_array: 0x0002d000 - 0x0002d007
	section, .fini_array: 0x0002d008 - 0x0002d047
	section, .sdata: 0x0002d048 - 0x0002d07f
	section, .sbss: 0x0002d080 - 0x0002d07f
	section, .tdata: 0x0002d080 - 0x0002d07f
	section, .tbss: 0x0002d080 - 0x0002d07f
	section, .bss: 0x0002d080 - 0x0003263f
	section, .heap: 0x00032640 - 0x0003463f
	section, .stack: 0x00034640 - 0x0003763f
  0%    0MB   0.0MB/s  ??:?? ETA 62%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
**   Zynq UltraScale+ MB ZCU111 Evaluation Kit IPI Test  **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:13:33
Writing: '33'
3

*************************************************************
** ZCU111 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU111 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU111 USER Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from USER Si570

ReadBuffer[00] = 0xA0
ReadBuffer[01] = 0x42
ReadBuffer[02] = 0xF4
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x7B
ReadBuffer[05] = 0x18
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 USER Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 MGT Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from MGT Si570

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0xC2
ReadBuffer[02] = 0xBC
ReadBuffer[03] = 0x4D
ReadBuffer[04] = 0x87
ReadBuffer[05] = 0x51
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 MGT Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 Si5382 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from Si5382

ReadBuffer[00] = 0x00
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 Si5382 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 FMCP HPSC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMCP HPSC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x0A
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF4
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x09
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x40
ReadBuffer[12] = 0xEC
ReadBuffer[13] = 0x87
ReadBuffer[14] = 0xC6
ReadBuffer[15] = 0x53


ZCU111 FMCP HPSC IIC EEPROM Test PASSED

*************************************************************
** ZCU111 DDR4 SPD IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4 SPD

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x01
ReadBuffer[02] = 0x02
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 DDR4 SPD IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-02-09 18:13:38
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU111 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB01FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 4


Info: This step started at: 2018-02-09 18:13:43
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU111 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - PASSED
PMOD: Writing and Reading all 1's            - PASSED
PMOD: Writing and Reading 0x55555555 pattern - PASSED
PMOD: Writing and Reading 0xAAAAAAAA pattern - PASSED

Completed PMOD Loopback Write and Read Tests

PMOD Test passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-02-09 18:13:48
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU111 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 35.504 Centigrades.
The Maximum Temperature is 35.504 Centigrades. 
The Minimum Temperature is 35.198 Centigrades. 

The Current VCCINT is 0.853 Volts. 
The Maximum VCCINT is 0.853 Volts. 
The Minimum VCCINT is 0.851 Volts. 

The Current VCCAUX is 1.792 Volts. 
The Maximum VCCAUX is 1.793 Volts. 
The Minimum VCCAUX is 1.792 Volts. 

The Current VPVN   is 0.001 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 01 minutes, and 01 seconds. 0:01:01

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-02-09 18:14:42

Entering step: 1


Info: This step started at: 2018-02-09 18:14:42

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:14:46

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 29%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 52%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 70%   23MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 85%   28MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 93%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 98%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x0000322b
	section, .init: 0x00003240 - 0x00003273
	section, .fini: 0x00003280 - 0x000032b3
	section, .note.gnu.build-id: 0x000032b4 - 0x000032d7
	section, .rodata: 0x000032d8 - 0x0000362f
	section, .rodata1: 0x00003630 - 0x0000363f
	section, .sdata2: 0x00003640 - 0x0000363f
	section, .sbss2: 0x00003640 - 0x0000363f
	section, .data: 0x00003640 - 0x00003f3f
	section, .data1: 0x00003f40 - 0x00003f3f
	section, .ctors: 0x00003f40 - 0x00003f3f
	section, .dtors: 0x00003f40 - 0x00003f3f
	section, .eh_frame: 0x00003f40 - 0x00003f43
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

Day Convention : 0-Fri, 1-Sat, 2-Sun, 3-Mon, 4-Tue, 5-Wed, 6-Thur
Last set time for RTC is..
YEAR:MM:DD HR:MM:SS 	 2048:02:08 21:30:59	 Day = 1

Current RTC time is..
YEAR:MM:DD HR:MM:SS 	 2048:02:08 23:37:48	 Day = 1

Setting Time = 2016:10:17 00:00:00
RTC time after set is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:00	 Day = 3

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-02-09 18:15:25

RTC time after delay_1 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:02	 Day = 3

RTC time after delay_2 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:04	 Day = 3
Successfully ran RTC Set time Example Test

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:15:41 2018...
step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 59 seconds. 0:00:59

Info: IBERT ALL test started...

Info: The test will take 0 hours, 03 minutes, and 46 seconds. 0:03:46

Entering step: 0


Info: This step started at: 2018-02-09 18:16:51

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 886.191 ; gain = 0.672
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:17:29 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 18:17:30

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 950.609 ; gain = 0.012
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:18:01 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 18:18:01

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPRE {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPOST {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.313 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.313
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=345764160
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.312 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.312
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=719318400
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.313 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.313
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1062115120
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.312 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.312
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1461838400
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.313 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.313
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=1838992000
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.316 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.316
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2217015200
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.329 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.329
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2622245760
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.330 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.330
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=3046713360
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.316 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.316
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3417092720
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.327 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.327
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3797270880
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.302 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.302
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4170493920
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.312 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.312
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4616844080
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.312 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.312
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=4970742400
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.317 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.317
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5372065040
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.312 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.312
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=5748177440
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.313 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.313
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=6140115760
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A038A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.273 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 18:20:33 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 42 seconds. 0:03:42
