# v_basic_uart
Just a basic uart implementation in Veriloge I made when I was in undergrad
