<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>05.Verilog HDL程序设计和描述方式 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.3a290750.js" as="script"><link rel="preload" href="/assets/js/2.b05449e5.js" as="script"><link rel="preload" href="/assets/js/13.80088742.js" as="script"><link rel="prefetch" href="/assets/js/10.7bedbb9d.js"><link rel="prefetch" href="/assets/js/11.c4a64ff8.js"><link rel="prefetch" href="/assets/js/12.c26fc478.js"><link rel="prefetch" href="/assets/js/14.f040223f.js"><link rel="prefetch" href="/assets/js/15.48d3e6c5.js"><link rel="prefetch" href="/assets/js/16.1b5f662e.js"><link rel="prefetch" href="/assets/js/17.ad532bcc.js"><link rel="prefetch" href="/assets/js/18.fe8e06de.js"><link rel="prefetch" href="/assets/js/19.c41767b8.js"><link rel="prefetch" href="/assets/js/20.71a3ca98.js"><link rel="prefetch" href="/assets/js/21.9b25aa7a.js"><link rel="prefetch" href="/assets/js/22.87cdd6e9.js"><link rel="prefetch" href="/assets/js/23.487d7c23.js"><link rel="prefetch" href="/assets/js/24.5b971d39.js"><link rel="prefetch" href="/assets/js/25.ad3be1af.js"><link rel="prefetch" href="/assets/js/26.f11368bd.js"><link rel="prefetch" href="/assets/js/27.c815b4b9.js"><link rel="prefetch" href="/assets/js/28.d1c18619.js"><link rel="prefetch" href="/assets/js/29.42b00224.js"><link rel="prefetch" href="/assets/js/3.d6f5b5d5.js"><link rel="prefetch" href="/assets/js/30.de4b9514.js"><link rel="prefetch" href="/assets/js/31.f4535328.js"><link rel="prefetch" href="/assets/js/32.781c8b02.js"><link rel="prefetch" href="/assets/js/33.d0c4de9e.js"><link rel="prefetch" href="/assets/js/34.8568a40f.js"><link rel="prefetch" href="/assets/js/35.faf47001.js"><link rel="prefetch" href="/assets/js/36.717efebc.js"><link rel="prefetch" href="/assets/js/37.e21014bd.js"><link rel="prefetch" href="/assets/js/38.f1426c4e.js"><link rel="prefetch" href="/assets/js/39.a6572ba5.js"><link rel="prefetch" href="/assets/js/4.07797cc4.js"><link rel="prefetch" href="/assets/js/40.4d69959d.js"><link rel="prefetch" href="/assets/js/41.cbfa8ffb.js"><link rel="prefetch" href="/assets/js/42.21d70e72.js"><link rel="prefetch" href="/assets/js/43.375d479e.js"><link rel="prefetch" href="/assets/js/44.d78001d9.js"><link rel="prefetch" href="/assets/js/45.1dedb06b.js"><link rel="prefetch" href="/assets/js/46.3f621853.js"><link rel="prefetch" href="/assets/js/47.23312609.js"><link rel="prefetch" href="/assets/js/48.2afd87ef.js"><link rel="prefetch" href="/assets/js/49.2628b9b8.js"><link rel="prefetch" href="/assets/js/5.7fea844f.js"><link rel="prefetch" href="/assets/js/50.6a0f7298.js"><link rel="prefetch" href="/assets/js/51.17b80b11.js"><link rel="prefetch" href="/assets/js/52.8a152a85.js"><link rel="prefetch" href="/assets/js/6.a9b65ad5.js"><link rel="prefetch" href="/assets/js/7.5cadde86.js"><link rel="prefetch" href="/assets/js/8.854aa86e.js"><link rel="prefetch" href="/assets/js/9.537c0f11.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" aria-current="page" class="active sidebar-link">05.Verilog HDL程序设计和描述方式</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_05/#一、数据流建模" class="sidebar-link">一、数据流建模</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_05/#二、行为级建模" class="sidebar-link">二、行为级建模</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_05/#三、-结构化建模是啥" class="sidebar-link">三、 结构化建模是啥？</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_05/#总结" class="sidebar-link">总结</a></li></ul></li></ul></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-02</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">05.Verilog HDL程序设计和描述方式<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-hdl程序设计"><a href="#verilog-hdl程序设计" class="header-anchor">#</a> <strong>Verilog HDL程序设计</strong></h1> <h2 id="一、数据流建模"><a href="#一、数据流建模" class="header-anchor">#</a> 一、数据流建模</h2> <h4 id="_1-数据流建模是啥"><a href="#_1-数据流建模是啥" class="header-anchor">#</a> <strong>1. 数据流建模是啥？</strong></h4> <p><strong>核心思想</strong>：用“电线连接”的方式描述电路，直接表示信号如何从输入流动到输出。
<strong>类比</strong>：就像画电路图，用导线把各个元件连起来，比如 <code>A和B接个与门，输出Y</code>。</p> <h4 id="_2-核心工具-连续赋值语句-assign"><a href="#_2-核心工具-连续赋值语句-assign" class="header-anchor">#</a> <strong>2. 核心工具：连续赋值语句（<code>assign</code>）</strong></h4> <p><strong>作用</strong>：告诉Verilog“这根线（wire）的值等于某个表达式的结果”。</p> <h5 id="_2-1-显式连续赋值"><a href="#_2-1-显式连续赋值" class="header-anchor">#</a> <strong>2.1 显式连续赋值</strong></h5> <ul><li><p><strong>语法</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> Y<span class="token punctuation">;</span>          <span class="token comment">// 先声明线网</span>
<span class="token keyword">assign</span> Y <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span> <span class="token comment">// 再用assign赋值</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>带延迟的例子</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> <span class="token number">#3</span> Y <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span> <span class="token comment">// 计算A&amp;B后，延迟3个单位时间再赋值给Y</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul> <h5 id="_2-2-隐式连续赋值"><a href="#_2-2-隐式连续赋值" class="header-anchor">#</a> <strong>2.2 隐式连续赋值</strong></h5> <ul><li><p><strong>语法</strong>（声明时直接赋值）：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> Y <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span>      <span class="token comment">// 声明时直接赋值</span>
<span class="token keyword">wire</span> #<span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">,</span><span class="token number">3</span><span class="token punctuation">,</span><span class="token number">4</span><span class="token punctuation">)</span> Z <span class="token operator">=</span> X<span class="token punctuation">;</span> <span class="token comment">// 带延迟（上升2，下降3，关断4）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>带驱动强度的例子</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> Y <span class="token operator">=</span> A <span class="token operator">|</span> B<span class="token punctuation">;</span> <span class="token comment">// 输出1时强驱动，0时弱驱动</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul> <hr> <h4 id="_3-连续赋值的特点"><a href="#_3-连续赋值的特点" class="header-anchor">#</a> <strong>3. 连续赋值的特点</strong></h4> <ol><li><p><strong>目标必须是<code>wire</code></strong>：</p> <ul><li><p>不能给<code>reg</code>类型赋值！</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> Y<span class="token punctuation">;</span>    <span class="token comment">// 正确</span>
<span class="token keyword">reg</span> Y<span class="token punctuation">;</span>     <span class="token comment">// 错误！assign不能用于reg</span>
<span class="token keyword">assign</span> Y <span class="token operator">=</span> A<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul></li> <li><p><strong>实时更新</strong>：</p> <ul><li><p>只要右边的信号（如<code>A</code>或<code>B</code>）变化，立刻重新计算并赋值。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> Y <span class="token operator">=</span> A <span class="token operator">+</span> B<span class="token punctuation">;</span> <span class="token comment">// A或B一变，Y立刻更新</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul></li> <li><p><strong>并行执行</strong>：</p> <ul><li><p>所有<code>assign</code>语句同时工作，和代码顺序无关。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> Y <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z <span class="token operator">=</span> C <span class="token operator">|</span> D<span class="token punctuation">;</span> <span class="token comment">// 这两行并行执行</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li> <li><p><strong>延迟是“惯性延时”</strong>：</p> <ul><li><p>短于延迟的脉冲会被过滤掉。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> <span class="token number">#5</span> Y <span class="token operator">=</span> A<span class="token punctuation">;</span> <span class="token comment">// 如果A的脉冲宽度&lt;5，Y不会变化</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul></li></ol> <hr> <h4 id="_4-实际代码示例"><a href="#_4-实际代码示例" class="header-anchor">#</a> <strong>4. 实际代码示例</strong></h4> <h5 id="_4-1-显式赋值-带延迟"><a href="#_4-1-显式赋值-带延迟" class="header-anchor">#</a> <strong>4.1 显式赋值（带延迟）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">example1</span><span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Y<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span><span class="token number">2</span><span class="token punctuation">,</span><span class="token number">4</span><span class="token punctuation">)</span> Y <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span> <span class="token comment">// 上升延迟3，下降2，关断4</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div><h5 id="_4-2-隐式赋值-带驱动强度"><a href="#_4-2-隐式赋值-带驱动强度" class="header-anchor">#</a> <strong>4.2 隐式赋值（带驱动强度）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">example2</span><span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> M<span class="token punctuation">,</span> N<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> W<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">(</span><span class="token keyword">strong0</span><span class="token punctuation">,</span> <span class="token keyword">weak1</span><span class="token punctuation">)</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> W <span class="token operator">=</span> <span class="token punctuation">(</span>M <span class="token operator">^</span> N<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>M <span class="token operator">|</span> N<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div><hr> <h4 id="_5-常见问题"><a href="#_5-常见问题" class="header-anchor">#</a> <strong>5. 常见问题</strong></h4> <ol><li><p><strong>什么时候用连续赋值？</strong></p> <ul><li>描述组合逻辑（如与门、加法器、多路选择器）。</li> <li>不适合时序逻辑（如触发器要用<code>always</code>块）。</li></ul></li> <li><p><strong>忘记写<code>assign</code>会怎样？</strong></p> <ul><li><p>直接写 <code>wire Y = A;</code> 是隐式赋值，合法。</p></li> <li><p>但分开写时漏掉<code>assign</code>会报错：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> Y<span class="token punctuation">;</span>
Y <span class="token operator">=</span> A<span class="token punctuation">;</span> <span class="token comment">// 错误！缺少assign</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li> <li><p><strong>能用在<code>always</code>块里吗？</strong></p> <ul><li><strong>不能！</strong> <code>assign</code>是并行语句，<code>always</code>是过程块，两者不兼容。</li></ul></li></ol> <h2 id="二、行为级建模"><a href="#二、行为级建模" class="header-anchor">#</a> 二、行为级建模</h2> <h4 id="_1-行为级建模是啥"><a href="#_1-行为级建模是啥" class="header-anchor">#</a> <strong>1. 行为级建模是啥？</strong></h4> <p><strong>核心思想</strong>：用&quot;软件思维&quot;描述硬件行为，重点关注电路做什么（功能），而不是具体怎么连线。
<strong>类比</strong>：就像写剧本告诉演员怎么演，而不是设计舞台的每个螺丝钉。</p> <h4 id="_2-核心工具-过程块-always-initial"><a href="#_2-核心工具-过程块-always-initial" class="header-anchor">#</a> <strong>2. 核心工具：过程块（always/initial）</strong></h4> <h5 id="_2-1-initial块-一次性剧本"><a href="#_2-1-initial块-一次性剧本" class="header-anchor">#</a> <strong>2.1 initial块 - 一次性剧本</strong></h5> <ul><li><p><strong>特点</strong>：只执行一次，主要用于仿真初始化。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">begin</span>
  clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>      <span class="token comment">// 初始时钟为0</span>
  reset <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>    <span class="token comment">// 复位信号置1</span>
  <span class="token number">#50</span> reset <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span><span class="token comment">// 50单位时间后取消复位</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <h5 id="_2-2-always块-循环剧本"><a href="#_2-2-always块-循环剧本" class="header-anchor">#</a> <strong>2.2 always块 - 循环剧本</strong></h5> <ul><li><p><strong>特点</strong>：不断重复执行，是硬件行为的核心描述方式。</p></li> <li><p><strong>敏感列表</strong>：决定何时触发：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 组合逻辑：输入变化就执行</span>
<span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> sel<span class="token punctuation">)</span> 

<span class="token comment">// 时序逻辑：时钟边沿触发</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <h4 id="_3-过程赋值-硬件界的-变量赋值"><a href="#_3-过程赋值-硬件界的-变量赋值" class="header-anchor">#</a> <strong>3. 过程赋值：硬件界的&quot;变量赋值&quot;</strong></h4> <h5 id="_3-1-阻塞赋值-顺序执行"><a href="#_3-1-阻塞赋值-顺序执行" class="header-anchor">#</a> <strong>3.1 阻塞赋值（=） - 顺序执行</strong></h5> <ul><li><p><strong>特点</strong>：像普通编程语言，一步完成计算和赋值。</p></li> <li><p><strong>适用场景</strong>：组合逻辑设计。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  temp <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>  <span class="token comment">// 立即计算并赋值</span>
  y <span class="token operator">=</span> temp <span class="token operator">|</span> c<span class="token punctuation">;</span>  <span class="token comment">// 使用更新后的temp</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li></ul> <h5 id="_3-2-非阻塞赋值-并行执行"><a href="#_3-2-非阻塞赋值-并行执行" class="header-anchor">#</a> <strong>3.2 非阻塞赋值（&lt;=） - 并行执行</strong></h5> <ul><li><p><strong>特点</strong>：先计算右边，等时间步结束才统一赋值。</p></li> <li><p><strong>适用场景</strong>：时序逻辑设计（触发器）。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  q1 <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>   <span class="token comment">// 这三个赋值</span>
  q2 <span class="token operator">&lt;=</span> q1<span class="token punctuation">;</span>  <span class="token comment">// 是同时进行的</span>
  q3 <span class="token operator">&lt;=</span> q2<span class="token punctuation">;</span>  <span class="token comment">// 构成移位寄存器</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <hr> <h4 id="_4-流程控制-硬件版的-if-else"><a href="#_4-流程控制-硬件版的-if-else" class="header-anchor">#</a> <strong>4. 流程控制：硬件版的&quot;if-else&quot;</strong></h4> <h5 id="_4-1-if-else语句"><a href="#_4-1-if-else语句" class="header-anchor">#</a> <strong>4.1 if-else语句</strong></h5> <ul><li><p><strong>特点</strong>：带优先级的选择结构。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token important">always @</span><span class="token punctuation">(</span>sel <span class="token keyword">or</span> a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span>
    y <span class="token operator">=</span> a<span class="token punctuation">;</span>    <span class="token comment">// sel为1选a</span>
  <span class="token keyword">else</span> 
    y <span class="token operator">=</span> b<span class="token punctuation">;</span>    <span class="token comment">// 否则选b</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br></div></div></li></ul> <h5 id="_4-2-case语句"><a href="#_4-2-case语句" class="header-anchor">#</a> <strong>4.2 case语句</strong></h5> <ul><li><p><strong>特点</strong>：多路分支，无优先级。</p></li> <li><p><strong>特殊形式</strong>：</p> <ul><li><code>casez</code>：忽略z(高阻)和?（无关位）</li> <li><code>casex</code>：忽略x(未知)、z和?</li></ul></li> <li><p><strong>示例</strong>（BCD译码器）：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token function">case</span><span class="token punctuation">(</span>num<span class="token punctuation">)</span>
  <span class="token number">4'd0</span><span class="token punctuation">:</span> seg <span class="token operator">=</span> <span class="token number">7'b1111110</span><span class="token punctuation">;</span>  <span class="token comment">// 显示数字0</span>
  <span class="token number">4'd1</span><span class="token punctuation">:</span> seg <span class="token operator">=</span> <span class="token number">7'b0110000</span><span class="token punctuation">;</span>  <span class="token comment">// 显示数字1</span>
  <span class="token keyword">default</span><span class="token punctuation">:</span> seg <span class="token operator">=</span> <span class="token number">7'bx</span><span class="token punctuation">;</span>     <span class="token comment">// 其他情况输出未知</span>
<span class="token keyword">endcase</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <hr> <h4 id="_5-循环语句-硬件也能-循环"><a href="#_5-循环语句-硬件也能-循环" class="header-anchor">#</a> <strong>5. 循环语句：硬件也能&quot;循环&quot;？</strong></h4> <h5 id="_5-1-for循环-可综合的循环"><a href="#_5-1-for循环-可综合的循环" class="header-anchor">#</a> <strong>5.1 for循环 - 可综合的循环</strong></h5> <ul><li><p><strong>特点</strong>：编译时会展开为硬件结构。</p></li> <li><p><strong>示例</strong>（位反转）：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token function">for</span><span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span><span class="token number">8</span><span class="token punctuation">;</span> i<span class="token operator">=</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span>
  rev<span class="token punctuation">[</span><span class="token number">7</span><span class="token operator">-</span>i<span class="token punctuation">]</span> <span class="token operator">=</span> data<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>  <span class="token comment">// 生成8个并行的连线</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul> <h5 id="_5-2-其他循环-仿真用"><a href="#_5-2-其他循环-仿真用" class="header-anchor">#</a> <strong>5.2 其他循环（仿真用）</strong></h5> <ul><li><p><code>forever</code>：无限循环（如生成时钟）</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">forever</span> <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>  <span class="token comment">// 每10ns翻转</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><code>repeat</code>：固定次数循环</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token function">repeat</span><span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">)</span> @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 等待5个时钟周期</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul> <hr> <h4 id="_6-关键注意事项"><a href="#_6-关键注意事项" class="header-anchor">#</a> <strong>6. 关键注意事项</strong></h4> <ol><li><p><strong>reg不一定生成寄存器</strong>：</p> <ul><li>在always块中用<code>=</code>赋值可能生成组合逻辑</li> <li>只有时钟触发的<code>&lt;=</code>才会生成触发器</li></ul></li> <li><p><strong>敏感列表要完整</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 组合逻辑必须列出所有输入！</span>
<span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> sel<span class="token punctuation">)</span> <span class="token comment">// 漏掉sel会导致bug</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>避免锁存器</strong>：</p> <ul><li>if缺少else分支</li> <li>case缺少default</li> <li>解决办法：确保所有路径都有赋值</li></ul></li></ol> <h2 id="三、-结构化建模是啥"><a href="#三、-结构化建模是啥" class="header-anchor">#</a> <strong>三、 结构化建模是啥？</strong></h2> <p><strong>核心思想</strong>：像搭积木一样用现成的模块/门电路来构建系统，直接对应硬件层次结构，说白了就是面向对象设计。</p> <p><strong>类比</strong>：</p> <ul><li>模块级：用现成的CPU、内存等大组件拼电脑</li> <li>门级：用与门、或门等小零件搭电路</li> <li>开关级：用晶体管构建最基础的逻辑门</li></ul> <h4 id="_2-模块级建模-调用现成模块"><a href="#_2-模块级建模-调用现成模块" class="header-anchor">#</a> <strong>2. 模块级建模：调用现成模块</strong></h4> <h5 id="_2-1-基本调用方式"><a href="#_2-1-基本调用方式" class="header-anchor">#</a> <strong>2.1 基本调用方式</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 定义子模块（积木）</span>
<span class="token keyword">module</span> <span class="token function">AND_gate</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> y <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// 顶层模块（拼积木）</span>
<span class="token keyword">module</span> <span class="token function">TOP</span><span class="token punctuation">(</span><span class="token keyword">input</span> x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> <span class="token keyword">output</span> z<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> w<span class="token punctuation">;</span>
  <span class="token comment">// 实例化子模块（两种方式）</span>
  AND_gate <span class="token function">U1</span><span class="token punctuation">(</span>x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> w<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 方式1：按顺序连接</span>
  AND_gate <span class="token function">U2</span><span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>w<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>x1<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">y</span><span class="token punctuation">(</span>z<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 方式2：按名称连接（推荐！）</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br></div></div><h5 id="_2-2-参数化模块"><a href="#_2-2-参数化模块" class="header-anchor">#</a> <strong>2.2 参数化模块</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH<span class="token operator">=</span><span class="token number">4</span><span class="token punctuation">)</span> 
  <span class="token function">Adder</span><span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> sum <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// 调用时修改参数</span>
Adder #<span class="token punctuation">(</span><span class="token number">8</span><span class="token punctuation">)</span> <span class="token function">U3</span><span class="token punctuation">(</span>a_8bit<span class="token punctuation">,</span> b_8bit<span class="token punctuation">,</span> sum_8bit<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 8位加法器</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div><h4 id="_3-门级建模-调用基本逻辑门"><a href="#_3-门级建模-调用基本逻辑门" class="header-anchor">#</a> <strong>3. 门级建模：调用基本逻辑门</strong></h4> <h5 id="_3-1-verilog内置门类型"><a href="#_3-1-verilog内置门类型" class="header-anchor">#</a> <strong>3.1 Verilog内置门类型</strong></h5> <table><thead><tr><th style="text-align:left;">门类型</th> <th style="text-align:left;">关键字</th> <th style="text-align:left;">示例</th></tr></thead> <tbody><tr><td style="text-align:left;">与门</td> <td style="text-align:left;">and</td> <td style="text-align:left;"><code>and U1(out, a, b);</code></td></tr> <tr><td style="text-align:left;">或门</td> <td style="text-align:left;">or</td> <td style="text-align:left;"><code>or U2(out, a, b, c);</code></td></tr> <tr><td style="text-align:left;">非门</td> <td style="text-align:left;">not</td> <td style="text-align:left;"><code>not U3(out, in);</code></td></tr> <tr><td style="text-align:left;">三态缓冲器</td> <td style="text-align:left;">bufif1</td> <td style="text-align:left;"><code>bufif1 U4(out, in, ctrl);</code></td></tr></tbody></table> <h5 id="_3-2-实际案例-2-4译码器"><a href="#_3-2-实际案例-2-4译码器" class="header-anchor">#</a> <strong>3.2 实际案例：2-4译码器</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">decoder</span><span class="token punctuation">(</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">,</span>
  <span class="token keyword">input</span> en<span class="token punctuation">,</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> not_sel0<span class="token punctuation">,</span> not_sel1<span class="token punctuation">;</span>
  
  <span class="token comment">// 基本门调用</span>
  <span class="token keyword">not</span> <span class="token function">U1</span><span class="token punctuation">(</span>not_sel0<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">not</span> <span class="token function">U2</span><span class="token punctuation">(</span>not_sel1<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  
  <span class="token keyword">nand</span> <span class="token function">U3</span><span class="token punctuation">(</span>y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> en<span class="token punctuation">,</span> not_sel1<span class="token punctuation">,</span> not_sel0<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nand</span> <span class="token function">U4</span><span class="token punctuation">(</span>y<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> en<span class="token punctuation">,</span> not_sel1<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nand</span> <span class="token function">U5</span><span class="token punctuation">(</span>y<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> en<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> not_sel0<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nand</span> <span class="token function">U6</span><span class="token punctuation">(</span>y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> en<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br></div></div><hr> <h4 id="_4-开关级建模-晶体管级描述"><a href="#_4-开关级建模-晶体管级描述" class="header-anchor">#</a> <strong>4. 开关级建模：晶体管级描述</strong></h4> <h5 id="_4-1-mos开关类型"><a href="#_4-1-mos开关类型" class="header-anchor">#</a> <strong>4.1 MOS开关类型</strong></h5> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">关键字</th> <th style="text-align:left;">功能</th></tr></thead> <tbody><tr><td style="text-align:left;">NMOS</td> <td style="text-align:left;">nmos</td> <td style="text-align:left;">控制=1时导通</td></tr> <tr><td style="text-align:left;">PMOS</td> <td style="text-align:left;">pmos</td> <td style="text-align:left;">控制=0时导通</td></tr> <tr><td style="text-align:left;">CMOS</td> <td style="text-align:left;">cmos</td> <td style="text-align:left;">双控制（nctrl和pctrl互补）</td></tr> <tr><td style="text-align:left;">双向开关</td> <td style="text-align:left;">tran</td> <td style="text-align:left;">两端直接连通</td></tr></tbody></table> <h5 id="_4-2-cmos与非门实现"><a href="#_4-2-cmos与非门实现" class="header-anchor">#</a> <strong>4.2 CMOS与非门实现</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">NAND</span><span class="token punctuation">(</span>
  <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
  <span class="token keyword">output</span> y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">supply1</span> VDD<span class="token punctuation">;</span>  <span class="token comment">// 电源</span>
  <span class="token keyword">supply0</span> GND<span class="token punctuation">;</span>  <span class="token comment">// 地</span>
  
  <span class="token keyword">pmos</span> <span class="token function">P1</span><span class="token punctuation">(</span>y<span class="token punctuation">,</span> VDD<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">pmos</span> <span class="token function">P2</span><span class="token punctuation">(</span>y<span class="token punctuation">,</span> VDD<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nmos</span> <span class="token function">N1</span><span class="token punctuation">(</span>y<span class="token punctuation">,</span> mid<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nmos</span> <span class="token function">N2</span><span class="token punctuation">(</span>mid<span class="token punctuation">,</span> GND<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br></div></div><h4 id="_5-关键注意事项"><a href="#_5-关键注意事项" class="header-anchor">#</a> <strong>5. 关键注意事项</strong></h4> <ol><li><p><strong>端口连接陷阱</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 危险！容易接反</span>
Sub_module <span class="token function">U1</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>  
<span class="token comment">// 安全推荐</span>
Sub_module <span class="token function">U1</span><span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">port_a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">port_b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li> <li><p><strong>参数传递优先级</strong>：</p> <ul><li><code>#(参数)</code>直接传递 &gt; <code>defparam</code>语句</li></ul></li> <li><p><strong>开关级设计限制</strong>：</p> <ul><li>通常只用于ASIC设计</li> <li>FPGA综合经常忽略开关级细节</li></ul></li></ol> <hr> <h3 id="总结"><a href="#总结" class="header-anchor">#</a> <strong>总结</strong></h3> <ul><li><strong>核心价值</strong>：
<ul><li>模块化设计：提高代码复用性</li> <li>贴近物理实现：适合性能优化</li> <li>混合使用：高层用行为级，底层用结构化</li></ul></li> <li><strong>典型应用</strong>：
<ul><li>数字IP核集成（如调用现成的存储器、PLL）</li> <li>标准单元库开发</li> <li>晶体管级电路设计</li></ul></li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/09/08, 22:27:47</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_04/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">04.Verilog HDL模块</div></a> <a href="/pages/Verilog_06/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">06.Verilog HDL程序设计思想概览</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_04/" class="prev">04.Verilog HDL模块</a></span> <span class="next"><a href="/pages/Verilog_06/">06.Verilog HDL程序设计思想概览</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.3a290750.js" defer></script><script src="/assets/js/2.b05449e5.js" defer></script><script src="/assets/js/13.80088742.js" defer></script>
  </body>
</html>
