<?xml version="1.0" encoding="UTF-8"?>
<CodeBlocks_project_file>
	<FileVersion major="1" minor="6"/>
	<Project>
		<Option title="abc"/>
		<Option makefile_is_custom="1"/>
		<Option compiler="gcc"/>
		<Option virtualFolders="CMake Files\;CMake Files\ODIN_II\;CMake Files\cmake\;CMake Files\cmake\modules\;CMake Files\libs\;CMake Files\libs\libarchfpga\;CMake Files\libs\libvtrutil\;CMake Files\libs\liblog\;CMake Files\libs\libpugiutil\;CMake Files\libs\libeasygl\;CMake Files\libs\libeasygl\cmake\;CMake Files\libs\libeasygl\cmake\modules\;CMake Files\libs\EXTERNAL\;CMake Files\libs\EXTERNAL\libpugixml\;CMake Files\libs\EXTERNAL\libcatch\;CMake Files\libs\EXTERNAL\libargparse\;CMake Files\libs\EXTERNAL\libsdcparse\;CMake Files\libs\EXTERNAL\libsdcparse\cmake\;CMake Files\libs\EXTERNAL\libsdcparse\cmake\modules\;CMake Files\libs\EXTERNAL\libblifparse\;CMake Files\libs\EXTERNAL\libblifparse\cmake\;CMake Files\libs\EXTERNAL\libblifparse\cmake\modules\;CMake Files\libs\EXTERNAL\libtatum\;CMake Files\libs\EXTERNAL\libtatum\libtatum\;CMake Files\libs\EXTERNAL\libtatum\cmake\;CMake Files\libs\EXTERNAL\libtatum\cmake\modules\;CMake Files\vpr\;CMake Files\abc\;CMake Files\ace2\;"/>
		<Build>
			<Target title="all">
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option type="4"/>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 all"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="abc">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/abc" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="1"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 abc"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="abc/fast">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/abc" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="1"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 abc/fast"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libabc">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/libabc.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 libabc"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libabc/fast">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/libabc.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 libabc/fast"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libabc-pic">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/libabc-pic.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 libabc-pic"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libabc-pic/fast">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/libabc-pic.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 libabc-pic/fast"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/abc/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
		</Build>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigCuts.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigDup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigFanout.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigFrames.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigInter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigJust.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigMffc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigObj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigOper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigOrder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigPack.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigPart.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigPartReg.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigPartSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigRepr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigRet.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigRetF.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigScl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigShow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigSplit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigTiming.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigTsim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/aig/aigWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaAgi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaAig.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaAiger.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaAigerExt.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaBalAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaBalLut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaBalMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaBidec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCCof.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCSat2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCSatOld.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCTas.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaClp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCof.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCone.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaDup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEdge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEmbed.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEnable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEquiv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEra.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEra2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaEsop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaExist.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaFalse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaFanout.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaForce.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaFrames.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaFront.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaFx.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaGig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaGlitch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaHash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIff.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIiff.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIiff.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIso.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIso2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaIso3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaJf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaKf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaLf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMini.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaMuxes.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaNf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaOf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaPack.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaPat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaPf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaQbf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaResub.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaRetime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaRex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSat3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSatEdge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSatLE.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSatLut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSatMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSatoko.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaScl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaScript.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaShow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaShrink.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaShrink6.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaShrink7.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSim2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSpeedup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSplit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaStg.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaStr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSupMin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSupp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSweeper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaSwitch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaTim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaTis.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaTsim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaUnate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/gia/giaUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopBalance.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopObj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopOper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/hop/hopUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ioa/ioaReadAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ioa/ioaUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ioa/ioaWriteAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyBalance.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyCutTrav.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyFanout.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyFastMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyFraig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyHaig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyMulti.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyObj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyOper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyResyn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyRwr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivySeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyShow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/ivy/ivyUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigCone.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigConstr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigConstr2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigDual.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigDup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigInd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigIoa.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigIso.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigIsoFast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigIsoSlow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigMiter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigOutDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigPhase.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigRetFwd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigRetMin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigRetStep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigScl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigSimFast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigSimMv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigSimSeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigStrSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigSwitch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigSynch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigTempor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigTrans.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/aig/saig/saigWnd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcBarBuf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcBlifMv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcFanOrder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcFanio.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcFunc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcHie.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcHieCec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcHieGia.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcHieNew.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcLatch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcMinBase.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcNames.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcNetlist.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcNtk.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcObj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcRefs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcShow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcSop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abc/abcUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcAttach.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcAuto.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcBalance.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcBidec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcBm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcBmc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcCas.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcCascade.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcCollapse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDar.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDebug.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDetect.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDress.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDress2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDress3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcEco.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcExact.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcExtract.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcFraig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcFx.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcFxu.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcGen.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcHaig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcIf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcIfMux.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcIfif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcIvy.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcLog.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcLut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcLutmin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMini.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMiter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcMulti.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcNpn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcNpnSave.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcNtbdd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcOdc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcOrder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcPart.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcPrint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcProve.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcQbf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcQuant.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcReach.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRec3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcReconv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRefactor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRenode.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcReorder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRestruct.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcResub.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRewrite.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRpo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcRr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSaucy.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcScorr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSense.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSpeedup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcStrash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcSymm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcTim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcTiming.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcUnate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcUnreach.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcVerify.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/abci/abcXsim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbAbc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbFunc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbMfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbPush.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbSets.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbSets.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/acb/acbUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacBac.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacBlast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacNtk.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacPrsBuild.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacPrsTrans.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacPtr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacPtrAbc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacReadBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacReadSmt.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacReadVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacWriteBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacWriteSmt.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/bac/bacWriteVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaBlast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaCba.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaNtk.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaReadBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaReadVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaWriteBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cba/cbaWriteVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmd.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdAlias.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdAuto.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdFlag.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdHist.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdLoad.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdPlugin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdStarter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/cmd/cmdUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exor.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exorBits.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exorCubes.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exorLink.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exorList.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/exor/exorUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/io.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioJson.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadAiger.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBaf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBblif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBench.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBlifAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadBlifMv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadEdif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadEqn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadPla.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadPlaMo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioReadVerilog.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteAiger.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBaf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBblif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBench.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBlif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBlifMv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteBook.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteDot.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteEqn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteGml.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteList.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWritePla.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteSmv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/io/ioWriteVerilog.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/libSupport.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/main.c">
			<Option target="abc"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/main.h">
			<Option target="abc"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/mainFrame.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/mainInit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/mainLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/mainReal.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/main/mainUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaHash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaSimple.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/pla/plaWrite.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/test/test.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/ver/verCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/ver/verFormula.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/ver/verParse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/ver/verStream.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcAbc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcAbs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcAbs2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcBlast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcGraft.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcJson.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcNdr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcNtk.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcPth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcReadSmt.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcReadVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcShow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcStdin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcUif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/base/wlc/wlcWriteVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/bbr/bbrCex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/bbr/bbrImage.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/bbr/bbrNtbdd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/bbr/bbrReach.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cas/casCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cas/casDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAPI.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddAbs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddApply.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddFind.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddInv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddIte.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddNeg.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAddWalsh.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAndAbs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddAnneal.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddApa.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddApprox.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddBddAbs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddBddCorr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddBddIte.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddBridge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddCache.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddClip.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddCof.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddCompose.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddDecomp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddEssent.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddExact.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddExport.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddGenCof.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddGenetic.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddGroup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddHarwell.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddInit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddInteract.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddLCache.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddLevelQ.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddLinear.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddLiteral.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddMatMult.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddPriority.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddRef.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddReorder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSign.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSolve.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSplit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSubsetHB.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSubsetSP.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddSymmetry.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddWindow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddCount.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddFuncs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddGroup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddIsop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddLin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddMisc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddPort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddReord.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddSetop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddSymm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/cudd/cuddZddUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdLocal.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdProc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/dsd/dsdTree.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/epd/epd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/epd/epd.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddAuto.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddCas.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddImage.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddKmap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddMisc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddSymm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddThresh.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddTime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/extrab/extraBddUnate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Cluster.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Constr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Core.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Group.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Hint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Man.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Matrix.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Pivot.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Reach.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb1Sched.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Bad.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Core.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Driver.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Dump.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Flow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb2Image.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb3Image.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb3Nonlin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb4Cex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb4Image.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb4Nonlin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/llb/llb4Sweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/mtr/mtrBasic.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/mtr/mtrGroup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoProfile.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoShuffle.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoSift.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoSwap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoTransfer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bdd/reo/reoUnits.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/bdc/bdcCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/bdc/bdcDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/bdc/bdcSpfd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/bdc/bdcTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/dec/decAbc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/dec/decFactor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/dec/decMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/dec/decPrint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/dec/decUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/cloud.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/cloud.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitBdd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitCloud.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitFactor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitGraph.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitHop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitIsop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitPla.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitSop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/kit/kitTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/lucky.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/lucky.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckyFast16.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckyFast6.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckyRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckySimple.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckySwap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/lucky/luckySwapIJ.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/rpo/rpo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/rpo/rpo.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/rsb/rsbDec6.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/bool/rsb/rsbMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapGraph.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapLiberty.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapMatch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapOutput.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapParse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapPerm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapRule.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/amap/amapUniq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covBuild.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covMinEsop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covMinMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covMinSop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/cov/covMinUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifCache.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifCom.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifData2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDec07.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDec08.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDec10.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDec16.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDec75.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDelay.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifLibBox.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifLibLut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifMatch2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifReduce.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifSelect.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifSeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifTest.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifTime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifTune.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/if/ifUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapper.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperCreate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperCutUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperMatch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperRefs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperSuper.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperSwitch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperTime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperTree.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mapper/mapperVec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mio.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mio.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioFunc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioParse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioSop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mio/mioUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmAbc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmGates.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmMig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmMig.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmPre.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/mpm/mpmUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/scl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/scl.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclBufSize.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclBuffer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclDnsize.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclLibScl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclLibUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclLiberty.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclLoad.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclSize.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclSize.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclUpsize.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/scl/sclUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/super/super.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/super/super.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/super/superAnd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/map/super/superGate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bar/bar.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bar/bar.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bbl/bblif.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bbl/bblif.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/blocksort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/bzlib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/bzlib.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/compress.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/crctable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/decompress.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/huffman.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/bzlib/randtable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilBitMatrix.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilCube.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilEnum.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilFile.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilMemory.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilMisc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilPerm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilProgress.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilReader.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilSupp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/extra/extraUtilUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mem/mem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mem/mem.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcCompare.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcContain.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcCover.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcCube.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcDivide.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcDivisor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcList.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcLits.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcOpAlg.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcOpBool.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcPrint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcSort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/mvc/mvcUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/nm/nmApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/nm/nmTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/parse/parseEqn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/parse/parseStack.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/st/st.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/st/st.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/st/stmm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/st/stmm.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/tim/timBox.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/tim/timDump.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/tim/timMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/tim/timTime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/tim/timTrav.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilBridge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilCex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilCex.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilColor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilFile.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilIsop.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilNam.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilNam.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilSignal.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilSignal.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/util/utilSort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/adler32.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/compress_.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/crc32.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/crc32.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/deflate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/deflate.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/gzclose.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/gzlib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/gzread.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/gzwrite.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/infback.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inffast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inffast.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inflate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inflate.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inftrees.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/inftrees.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/trees.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/trees.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/uncompr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/zutil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/misc/zlib/zutil.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cgt/cgtAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cgt/cgtCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cgt/cgtDecide.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cgt/cgtMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cgt/cgtSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/csw/cswCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/csw/cswCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/csw/cswMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/csw/cswTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutNode.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutOracle.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutPre22.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutSeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/cut/cutTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darBalance.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darData.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darPrec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darRefact.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dar/darScript.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauDivs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauEnum.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauGia.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauNonDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dau/dauTree.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dsc/dsc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/dsc/dsc.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fret/fretFlow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fret/fretInit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fret/fretMain.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fret/fretTime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxch/Fxch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxch/Fxch.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxch/FxchDiv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxch/FxchMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxch/FxchSCHashTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxu.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxu.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuCreate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuHeapD.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuHeapS.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuList.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuMatrix.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuPair.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuPrint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuReduce.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuSelect.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuSingle.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/fxu/fxuUpdate.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkAbcDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkAbcDsd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkAbcMux.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkAbcUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkMulti.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkMux.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/lpk/lpkSets.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsDiv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsInter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsResub.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsStrash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/mfs/mfsWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkBidec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkDfs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkFanio.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkFlow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkMerge.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkMerge.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkObj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkSpeedup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkStrash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkTiming.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/nwk/nwkUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resDivs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resFilter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resStrash.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/res/resWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retArea.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retDelay.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retFlow.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retIncrem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retInit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/ret/retLvalue.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrEva.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrExp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrPrint.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwr/rwrUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwt/rwtDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwt/rwtMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/rwt/rwtUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbd.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdCut2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdLut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdPath.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sbd/sbdWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmArea.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmDec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmLib.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmMit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmNtk.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmTim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sfm/sfmWin.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSupp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSwitch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSym.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSymSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSymSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simSymStr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/opt/sim/simUtils.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absDup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absGla.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absGlaOld.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absIter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absOldCex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absOldRef.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absOldSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absOldSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absOut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absPth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absRef.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absRef.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absRefSelect.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absRpm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absRpmOld.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/abs/absVta.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acec2Mult.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecBo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecCl.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecCo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecCover.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecFadds.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecMult.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecNorm.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecOrder.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecPa.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecPo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecPolyn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecPool.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecRe.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecSt.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecTree.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/acec/acecXor.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecCec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecChoice.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecClass.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecCorr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecIso.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecPat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSatG.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSeq.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSolve.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSplit.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/cec/cecSynth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchChoice.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchClass.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchSimSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/dch/dchSweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraBmc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraCec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraClass.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraClau.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraClaus.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraHot.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraImp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraInd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraIndVer.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraLcr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraPart.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraSec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fra/fraSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigCanon.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigFanout.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigFeed.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigNode.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigPrime.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigTable.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/fraig/fraigVec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intCheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intContain.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intCtrex.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intDup.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intFrames.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intInter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intM114.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/int/intUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/arenaViolation.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/combination.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/disjunctiveMonotone.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/kLiveConstraints.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/kliveness.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/liveness.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/liveness_sim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/ltl_parser.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/live/monotone.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrIncr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrInv.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrTsim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrTsim2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrTsim3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/pdr/pdrUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssc/sscClass.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssc/sscCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssc/sscSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssc/sscSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssc/sscUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswAig.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswBmc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswClass.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswCnf.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswConstr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswDyn.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswFilter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswIslands.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswLcorr.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswPairs.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswPart.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswRarity.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswSemi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswSim.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswSimSat.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswSweep.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/proof/ssw/sswUnique.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmc.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmc2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmc3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmcAnd.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmcG.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmcS.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcBmci.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexCare.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexDepth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexMin1.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexMin2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcCexTools.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcChain.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcClp.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcEco.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcExpand.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcFault.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcFx.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcGen.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcICheck.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcInse.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcLoad.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMaj.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMaj2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMaj3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMaxi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMesh.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMesh2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcMulti.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bmc/bmcUnroll.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satInter.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satInterA.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satInterB.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satInterP.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satMem.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satProof.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver2.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver2.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver2i.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver3.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satSolver3.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satStore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satStore.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satTrace.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satTruth.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satTruth.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/bsat/satUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfCut.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfData.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfFast.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfMan.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfMap.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfPost.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfUtil.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/cnf/cnfWrite.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/csat/csat_apis.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/csat/csat_apis.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/AbcGlucose.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/AbcGlucose.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/AbcGlucoseCmd.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/Glucose.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/Options.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/Options.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/SimpSolver.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/SimpSolver.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/System.cpp">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/glucose/System.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatActivity.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatClause.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatClauseVec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatMem.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatOrderH.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatQueue.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatRead.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatSolverApi.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatSolverCore.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatSolverIo.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatSolverSearch.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatSort.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/msat/msatVec.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/satoko/cnf_reader.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/satoko/solver.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/satoko/solver.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/satoko/solver_api.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/xsat/xsatCnfReader.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/xsat/xsatSolver.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/xsat/xsatSolver.h">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src/sat/xsat/xsatSolverAPI.c">
			<Option target="libabc"/>
			<Option target="libabc-pic"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/CMakeLists.txt">
			<Option virtualFolder="CMake Files\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/CMakeLists.txt">
			<Option virtualFolder="CMake Files\ODIN_II\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake/modules/FilesToDirs.cmake">
			<Option virtualFolder="CMake Files\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libarchfpga\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libvtrutil\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\liblog\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libpugiutil\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libeasygl\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/cmake/modules/FindCairo.cmake">
			<Option virtualFolder="CMake Files\libs\libeasygl\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/cmake/modules/FindFontconfig.cmake">
			<Option virtualFolder="CMake Files\libs\libeasygl\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libpugixml\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libcatch/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libcatch\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libargparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libsdcparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse/cmake/modules/HeadersToIncludeDirs.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libsdcparse\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libblifparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse/cmake/modules/HeadersToIncludeDirs.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libblifparse\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/libtatum/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\libtatum\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/cmake/modules/FindTBB.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/vpr/CMakeLists.txt">
			<Option virtualFolder="CMake Files\vpr\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/CMakeLists.txt">
			<Option virtualFolder="CMake Files\abc\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ace2/CMakeLists.txt">
			<Option virtualFolder="CMake Files\ace2\"/>
		</Unit>
	</Project>
</CodeBlocks_project_file>
