{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655088963207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655088963208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 19:56:03 2022 " "Processing started: Sun Jun 12 19:56:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655088963208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088963208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRX_CPU -c TRX_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRX_CPU -c TRX_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088963208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655088963556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655088963556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRX_CPU " "Found entity 1: TRX_CPU" {  } { { "TRX_CPU.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/TRX_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655088969099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clockedsr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clockedsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockedSR " "Found entity 1: ClockedSR" {  } { { "output_files/ClockedSR.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/ClockedSR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655088969100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/8bitmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/8bitmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitMem " "Found entity 1: 8BitMem" {  } { { "output_files/8BitMem.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/8BitMem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655088969101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/trx_ram_4byte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/trx_ram_4byte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRX_RAM_4Byte " "Found entity 1: TRX_RAM_4Byte" {  } { { "output_files/TRX_RAM_4Byte.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/TRX_RAM_4Byte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655088969102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/select4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/select4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Select4 " "Found entity 1: Select4" {  } { { "output_files/Select4.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/Select4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655088969103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRX_CPU " "Elaborating entity \"TRX_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655088969126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRX_RAM_4Byte TRX_RAM_4Byte:inst6 " "Elaborating entity \"TRX_RAM_4Byte\" for hierarchy \"TRX_RAM_4Byte:inst6\"" {  } { { "TRX_CPU.bdf" "inst6" { Schematic "C:/Users/trick/Documents/Quartus/TRX/TRX_CPU.bdf" { { 232 600 792 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655088969127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8BitMem TRX_RAM_4Byte:inst6\|8BitMem:inst18 " "Elaborating entity \"8BitMem\" for hierarchy \"TRX_RAM_4Byte:inst6\|8BitMem:inst18\"" {  } { { "output_files/TRX_RAM_4Byte.bdf" "inst18" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/TRX_RAM_4Byte.bdf" { { 336 1056 1280 480 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655088969128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select4 TRX_RAM_4Byte:inst6\|Select4:inst17 " "Elaborating entity \"Select4\" for hierarchy \"TRX_RAM_4Byte:inst6\|Select4:inst17\"" {  } { { "output_files/TRX_RAM_4Byte.bdf" "inst17" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/TRX_RAM_4Byte.bdf" { { 16 704 840 144 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655088969128 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "output_files/Select4.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/Select4.bdf" { { 336 656 704 368 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1655088969129 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TRX_RAM_4Byte:inst6\|8BitMem:inst18\|inst9 TRX_RAM_4Byte:inst6\|8BitMem:inst18\|inst " "Converted the fan-out from the tri-state buffer \"TRX_RAM_4Byte:inst6\|8BitMem:inst18\|inst9\" to the node \"TRX_RAM_4Byte:inst6\|8BitMem:inst18\|inst\" into an OR gate" {  } { { "output_files/8BitMem.bdf" "" { Schematic "C:/Users/trick/Documents/Quartus/TRX/output_files/8BitMem.bdf" { { 384 584 632 416 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1655088969396 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1655088969396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655088969454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655088969663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655088969663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655088969682 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655088969682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655088969682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655088969682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655088969695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 19:56:09 2022 " "Processing ended: Sun Jun 12 19:56:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655088969695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655088969695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655088969695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655088969695 ""}
