
Projekt_zaliczeniowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a98  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08009c98  08009c98  0000ac98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a19c  0800a19c  0000c1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a19c  0800a19c  0000b19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1a4  0800a1a4  0000c1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1a4  0800a1a4  0000b1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1a8  0800a1a8  0000b1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800a1ac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  200001f4  0800a3a0  0000c1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800a3a0  0000c57c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017cb4  00000000  00000000  0000c222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000371f  00000000  00000000  00023ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000275f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e6b  00000000  00000000  000288e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b084  00000000  00000000  00029753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a543  00000000  00000000  000547d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010116f  00000000  00000000  0006ed1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0016fe89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e44  00000000  00000000  0016ff48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00175d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000010  00000000  00000000  00175dfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	08009c80 	.word	0x08009c80

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	08009c80 	.word	0x08009c80

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af02      	add	r7, sp, #8
 8000a0a:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6818      	ldr	r0, [r3, #0]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	791b      	ldrb	r3, [r3, #4]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	f107 020f 	add.w	r2, r7, #15
 8000a22:	9300      	str	r3, [sp, #0]
 8000a24:	2301      	movs	r3, #1
 8000a26:	f001 fbf9 	bl	800221c <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 8000a2a:	2310      	movs	r3, #16
 8000a2c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6818      	ldr	r0, [r3, #0]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	791b      	ldrb	r3, [r3, #4]
 8000a36:	4619      	mov	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	f107 020f 	add.w	r2, r7, #15
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	2301      	movs	r3, #1
 8000a44:	f001 fbea 	bl	800221c <HAL_I2C_Master_Transmit>
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <BH1750_ReadIlluminance_lux>:
 * @note Uses blocking mode I2C receiving routine.
 * @param[in] hbh1750 : BH1750 digital light sensor handler
 * @return Measurement result in lux [lx]
 */
float BH1750_ReadIlluminance_lux(BH1750_HandleTypeDef* hbh1750)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af02      	add	r7, sp, #8
 8000a56:	6078      	str	r0, [r7, #4]
  uint8_t rxarray[BH1750_DATA_SIZE];

  HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, rxarray, BH1750_DATA_SIZE, hbh1750->Timeout);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6818      	ldr	r0, [r3, #0]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	791b      	ldrb	r3, [r3, #4]
 8000a60:	4619      	mov	r1, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	f107 020c 	add.w	r2, r7, #12
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	f001 fced 	bl	800244c <HAL_I2C_Master_Receive>
  hbh1750->Readout = ((rxarray[BH1750_DATA_MSB]<<8) | rxarray[BH1750_DATA_LSB]) / 1.2f; // @see BH1750 technical note p. 10;
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	021b      	lsls	r3, r3, #8
 8000a76:	7b7a      	ldrb	r2, [r7, #13]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	ee07 3a90 	vmov	s15, r3
 8000a7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a82:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000aa4 <BH1750_ReadIlluminance_lux+0x54>
 8000a86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	edc3 7a03 	vstr	s15, [r3, #12]

  return hbh1750->Readout;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	ee07 3a90 	vmov	s15, r3
}
 8000a98:	eeb0 0a67 	vmov.f32	s0, s15
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	3f99999a 	.word	0x3f99999a

08000aa8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08c      	sub	sp, #48	@ 0x30
 8000aac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
 8000abc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000abe:	4b77      	ldr	r3, [pc, #476]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a76      	ldr	r2, [pc, #472]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b74      	ldr	r3, [pc, #464]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0304 	and.w	r3, r3, #4
 8000ad2:	61bb      	str	r3, [r7, #24]
 8000ad4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad6:	4b71      	ldr	r3, [pc, #452]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a70      	ldr	r2, [pc, #448]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b6e      	ldr	r3, [pc, #440]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b6b      	ldr	r3, [pc, #428]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a6a      	ldr	r2, [pc, #424]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b68      	ldr	r3, [pc, #416]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	4b65      	ldr	r3, [pc, #404]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a64      	ldr	r2, [pc, #400]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b62      	ldr	r3, [pc, #392]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	4a5e      	ldr	r2, [pc, #376]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b24:	f043 0308 	orr.w	r3, r3, #8
 8000b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2a:	4b5c      	ldr	r3, [pc, #368]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b36:	4b59      	ldr	r3, [pc, #356]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a58      	ldr	r2, [pc, #352]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b56      	ldr	r3, [pc, #344]	@ (8000c9c <MX_GPIO_Init+0x1f4>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b54:	4852      	ldr	r0, [pc, #328]	@ (8000ca0 <MX_GPIO_Init+0x1f8>)
 8000b56:	f001 faab 	bl	80020b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2140      	movs	r1, #64	@ 0x40
 8000b5e:	4851      	ldr	r0, [pc, #324]	@ (8000ca4 <MX_GPIO_Init+0x1fc>)
 8000b60:	f001 faa6 	bl	80020b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 031c 	add.w	r3, r7, #28
 8000b78:	4619      	mov	r1, r3
 8000b7a:	484b      	ldr	r0, [pc, #300]	@ (8000ca8 <MX_GPIO_Init+0x200>)
 8000b7c:	f001 f8ec 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000b80:	2332      	movs	r3, #50	@ 0x32
 8000b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b90:	230b      	movs	r3, #11
 8000b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4843      	ldr	r0, [pc, #268]	@ (8000ca8 <MX_GPIO_Init+0x200>)
 8000b9c:	f001 f8dc 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ba0:	2386      	movs	r3, #134	@ 0x86
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bac:	2303      	movs	r3, #3
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bb0:	230b      	movs	r3, #11
 8000bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	4619      	mov	r1, r3
 8000bba:	483c      	ldr	r0, [pc, #240]	@ (8000cac <MX_GPIO_Init+0x204>)
 8000bbc:	f001 f8cc 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bc0:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000bc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4831      	ldr	r0, [pc, #196]	@ (8000ca0 <MX_GPIO_Init+0x1f8>)
 8000bda:	f001 f8bd 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000bde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf0:	230b      	movs	r3, #11
 8000bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000bf4:	f107 031c 	add.w	r3, r7, #28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4829      	ldr	r0, [pc, #164]	@ (8000ca0 <MX_GPIO_Init+0x1f8>)
 8000bfc:	f001 f8ac 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c00:	2340      	movs	r3, #64	@ 0x40
 8000c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c10:	f107 031c 	add.w	r3, r7, #28
 8000c14:	4619      	mov	r1, r3
 8000c16:	4823      	ldr	r0, [pc, #140]	@ (8000ca4 <MX_GPIO_Init+0x1fc>)
 8000c18:	f001 f89e 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c1c:	2380      	movs	r3, #128	@ 0x80
 8000c1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 031c 	add.w	r3, r7, #28
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <MX_GPIO_Init+0x1fc>)
 8000c30:	f001 f892 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c34:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c46:	230a      	movs	r3, #10
 8000c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4816      	ldr	r0, [pc, #88]	@ (8000cac <MX_GPIO_Init+0x204>)
 8000c52:	f001 f881 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000c56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000c64:	f107 031c 	add.w	r3, r7, #28
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4810      	ldr	r0, [pc, #64]	@ (8000cac <MX_GPIO_Init+0x204>)
 8000c6c:	f001 f874 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c70:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c82:	230b      	movs	r3, #11
 8000c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c86:	f107 031c 	add.w	r3, r7, #28
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4805      	ldr	r0, [pc, #20]	@ (8000ca4 <MX_GPIO_Init+0x1fc>)
 8000c8e:	f001 f863 	bl	8001d58 <HAL_GPIO_Init>

}
 8000c92:	bf00      	nop
 8000c94:	3730      	adds	r7, #48	@ 0x30
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020400 	.word	0x40020400
 8000ca4:	40021800 	.word	0x40021800
 8000ca8:	40020800 	.word	0x40020800
 8000cac:	40020000 	.word	0x40020000

08000cb0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d28 <MX_I2C1_Init+0x78>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d2c <MX_I2C1_Init+0x7c>)
 8000cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd8:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cde:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cea:	480e      	ldr	r0, [pc, #56]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cec:	f001 f9fa 	bl	80020e4 <HAL_I2C_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cf6:	f000 fb0b 	bl	8001310 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4809      	ldr	r0, [pc, #36]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cfe:	f001 ff41 	bl	8002b84 <HAL_I2CEx_ConfigAnalogFilter>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d08:	f000 fb02 	bl	8001310 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000d10:	f001 ff83 	bl	8002c1a <HAL_I2CEx_ConfigDigitalFilter>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d1a:	f000 faf9 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000210 	.word	0x20000210
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	20303e5d 	.word	0x20303e5d

08000d30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b0ae      	sub	sp, #184	@ 0xb8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	2290      	movs	r2, #144	@ 0x90
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f006 fcf5 	bl	8007740 <memset>
  if(i2cHandle->Instance==I2C1)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a22      	ldr	r2, [pc, #136]	@ (8000de4 <HAL_I2C_MspInit+0xb4>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d13c      	bne.n	8000dda <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d60:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d64:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f002 fcd4 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000d7a:	f000 fac9 	bl	8001310 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a19      	ldr	r2, [pc, #100]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000d84:	f043 0302 	orr.w	r3, r3, #2
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d9e:	2312      	movs	r3, #18
 8000da0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000daa:	2303      	movs	r3, #3
 8000dac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000db0:	2304      	movs	r3, #4
 8000db2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480b      	ldr	r0, [pc, #44]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000dbe:	f000 ffcb 	bl	8001d58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc6:	4a08      	ldr	r2, [pc, #32]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000dc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dda:	bf00      	nop
 8000ddc:	37b8      	adds	r7, #184	@ 0xb8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40005400 	.word	0x40005400
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40020400 	.word	0x40020400

08000df0 <LED_PWM_Init>:
  * @brief Initialize PWM LED control
  * @param[in] hled   : LED PWM handler
  * @retval None
  */
void LED_PWM_Init(LED_PWM_Handle_TypeDef* hled)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (hled->Output.Duty) : (100.0f - hled->Output.Duty);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	7b1b      	ldrb	r3, [r3, #12]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d103      	bne.n	8000e08 <LED_PWM_Init+0x18>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e06:	e006      	b.n	8000e16 <LED_PWM_Init+0x26>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e0e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000e2c <LED_PWM_Init+0x3c>
 8000e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hled->Output));
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fa94 	bl	800134c <PWM_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	42c80000 	.word	0x42c80000

08000e30 <LED_PWM_WriteDuty>:
  * @param[in/out] hled   : LED PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void LED_PWM_WriteDuty(LED_PWM_Handle_TypeDef* hled, float duty)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	ed87 0a00 	vstr	s0, [r7]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (duty) : (100.0f - duty);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	7b1b      	ldrb	r3, [r3, #12]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d006      	beq.n	8000e52 <LED_PWM_WriteDuty+0x22>
 8000e44:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000e78 <LED_PWM_WriteDuty+0x48>
 8000e48:	edd7 7a00 	vldr	s15, [r7]
 8000e4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e50:	e001      	b.n	8000e56 <LED_PWM_WriteDuty+0x26>
 8000e52:	edd7 7a00 	vldr	s15, [r7]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hled->Output), hled->Output.Duty);
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e64:	eeb0 0a67 	vmov.f32	s0, s15
 8000e68:	4610      	mov	r0, r2
 8000e6a:	f000 fa87 	bl	800137c <PWM_WriteDuty>
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	42c80000 	.word	0x42c80000

08000e7c <_write>:
}/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
  return (HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e90:	68b9      	ldr	r1, [r7, #8]
 8000e92:	4807      	ldr	r0, [pc, #28]	@ (8000eb0 <_write+0x34>)
 8000e94:	f004 fa62 	bl	800535c <HAL_UART_Transmit>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <_write+0x26>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	e001      	b.n	8000ea6 <_write+0x2a>
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200003a4 	.word	0x200003a4

08000eb4 <_read>:

int _read(int file, char *ptr, int len)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint8_t ch = 0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	75fb      	strb	r3, [r7, #23]
  // Odbierz 1 bajt z UART3
  if (HAL_UART_Receive(&huart3, &ch, 1, HAL_MAX_DELAY) == HAL_OK)
 8000ec4:	f107 0117 	add.w	r1, r7, #23
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ecc:	2201      	movs	r2, #1
 8000ece:	4814      	ldr	r0, [pc, #80]	@ (8000f20 <_read+0x6c>)
 8000ed0:	f004 facd 	bl	800546e <HAL_UART_Receive>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d11b      	bne.n	8000f12 <_read+0x5e>
  {
    // Echo: odelij znak z powrotem do konsoli, aby widzia co piszesz
    HAL_UART_Transmit(&huart3, &ch, 1, HAL_MAX_DELAY);
 8000eda:	f107 0117 	add.w	r1, r7, #23
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	480e      	ldr	r0, [pc, #56]	@ (8000f20 <_read+0x6c>)
 8000ee6:	f004 fa39 	bl	800535c <HAL_UART_Transmit>

    // Zamiana Carriage Return (\r) na Line Feed (\n) dla potrzeb scanf
    if (ch == '\r')
 8000eea:	7dfb      	ldrb	r3, [r7, #23]
 8000eec:	2b0d      	cmp	r3, #13
 8000eee:	d10b      	bne.n	8000f08 <_read+0x54>
    {
      ch = '\n';
 8000ef0:	230a      	movs	r3, #10
 8000ef2:	75fb      	strb	r3, [r7, #23]
      uint8_t lf = '\n';
 8000ef4:	230a      	movs	r3, #10
 8000ef6:	75bb      	strb	r3, [r7, #22]
      HAL_UART_Transmit(&huart3, &lf, 1, HAL_MAX_DELAY); // Wylij te \n dla czytelnoci w konsoli
 8000ef8:	f107 0116 	add.w	r1, r7, #22
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295
 8000f00:	2201      	movs	r2, #1
 8000f02:	4807      	ldr	r0, [pc, #28]	@ (8000f20 <_read+0x6c>)
 8000f04:	f004 fa2a 	bl	800535c <HAL_UART_Transmit>
    }

    *ptr = ch;
 8000f08:	7dfa      	ldrb	r2, [r7, #23]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	701a      	strb	r2, [r3, #0]
    return 1; // Zwr informacj o przeczytaniu jednego znaku
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e001      	b.n	8000f16 <_read+0x62>
  }
  return -1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200003a4 	.word	0x200003a4

08000f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08c      	sub	sp, #48	@ 0x30
 8000f28:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f2a:	f000 fda6 	bl	8001a7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2e:	f000 f967 	bl	8001200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f32:	f7ff fdb9 	bl	8000aa8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f36:	f000 fce7 	bl	8001908 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8000f3a:	f000 fb9d 	bl	8001678 <MX_TIM7_Init>
  MX_TIM9_Init();
 8000f3e:	f000 fbd1 	bl	80016e4 <MX_TIM9_Init>
  MX_TIM11_Init();
 8000f42:	f000 fc31 	bl	80017a8 <MX_TIM11_Init>
  MX_I2C1_Init();
 8000f46:	f7ff feb3 	bl	8000cb0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BH1750_Init(&hbh1750A);
 8000f4a:	4898      	ldr	r0, [pc, #608]	@ (80011ac <main+0x288>)
 8000f4c:	f7ff fd5a 	bl	8000a04 <BH1750_Init>
    LED_PWM_Init(&hld1);
 8000f50:	4897      	ldr	r0, [pc, #604]	@ (80011b0 <main+0x28c>)
 8000f52:	f7ff ff4d 	bl	8000df0 <LED_PWM_Init>
    LED_PWM_WriteDuty(&hld1, 0.0f);
 8000f56:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 80011b4 <main+0x290>
 8000f5a:	4895      	ldr	r0, [pc, #596]	@ (80011b0 <main+0x28c>)
 8000f5c:	f7ff ff68 	bl	8000e30 <LED_PWM_WriteDuty>

    PID_Config_Init();
 8000f60:	f000 f9dc 	bl	800131c <PID_Config_Init>

    // --- KONFIGURACJA TIMERA 7 NA 150 MS ---
    // Zakadajc zegar 96 MHz (z Twojego pliku main.c):
    // 96 MHz / (9599 + 1) = 10 kHz (Taktowanie licznika co 0.1 ms)
    // 10 kHz / (1499 + 1) = 6.66 Hz -> Okres ok. 150 ms
    __HAL_TIM_SET_PRESCALER(&htim7, 9599);
 8000f64:	4b94      	ldr	r3, [pc, #592]	@ (80011b8 <main+0x294>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f242 527f 	movw	r2, #9599	@ 0x257f
 8000f6c:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim7, 1499);
 8000f6e:	4b92      	ldr	r3, [pc, #584]	@ (80011b8 <main+0x294>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000f76:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f78:	4b8f      	ldr	r3, [pc, #572]	@ (80011b8 <main+0x294>)
 8000f7a:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000f7e:	60da      	str	r2, [r3, #12]

    // Wyzerowanie licznika i start w trybie przerwa (IT)
    __HAL_TIM_SET_COUNTER(&htim7, 0);
 8000f80:	4b8d      	ldr	r3, [pc, #564]	@ (80011b8 <main+0x294>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2200      	movs	r2, #0
 8000f86:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start_IT(&htim7);
 8000f88:	488b      	ldr	r0, [pc, #556]	@ (80011b8 <main+0x294>)
 8000f8a:	f003 f847 	bl	800401c <HAL_TIM_Base_Start_IT>

    printf("\r\n=== REGULATOR PID (Przerwania TIM7) ===\r\n");
 8000f8e:	488b      	ldr	r0, [pc, #556]	@ (80011bc <main+0x298>)
 8000f90:	f006 faf6 	bl	8007580 <puts>
    printf("Probkowanie: stale, sprzetowe 150ms.\r\n");
 8000f94:	488a      	ldr	r0, [pc, #552]	@ (80011c0 <main+0x29c>)
 8000f96:	f006 faf3 	bl	8007580 <puts>
    printf("Komendy: s150 [Enter]\r\nCMD> ");
 8000f9a:	488a      	ldr	r0, [pc, #552]	@ (80011c4 <main+0x2a0>)
 8000f9c:	f006 fa88 	bl	80074b0 <iprintf>

    // Reset bufora
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4888      	ldr	r0, [pc, #544]	@ (80011c8 <main+0x2a4>)
 8000fa6:	f006 fbcb 	bl	8007740 <memset>
    rx_index = 0;
 8000faa:	4b88      	ldr	r3, [pc, #544]	@ (80011cc <main+0x2a8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
    /* USER CODE END 2 */

    /* USER CODE BEGIN WHILE */
    uint8_t rx_byte = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	71fb      	strb	r3, [r7, #7]

      while (1)
      {
          // --- 1. OBSUGA KOMEND (UART) ---
          // To dzieje si "w wolnym czasie", nie blokuje regulatora
          if (HAL_UART_Receive(&huart3, &rx_byte, 1, 0) == HAL_OK)
 8000fb4:	1df9      	adds	r1, r7, #7
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4885      	ldr	r0, [pc, #532]	@ (80011d0 <main+0x2ac>)
 8000fbc:	f004 fa57 	bl	800546e <HAL_UART_Receive>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d162      	bne.n	800108c <main+0x168>
          {
              if (rx_byte == '\r' || rx_byte == '\n') // ENTER
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b0d      	cmp	r3, #13
 8000fca:	d002      	beq.n	8000fd2 <main+0xae>
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b0a      	cmp	r3, #10
 8000fd0:	d134      	bne.n	800103c <main+0x118>
              {
                  if (rx_index > 0)
 8000fd2:	4b7e      	ldr	r3, [pc, #504]	@ (80011cc <main+0x2a8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	dd58      	ble.n	800108c <main+0x168>
                  {
                      rx_buffer[rx_index] = 0;
 8000fda:	4b7c      	ldr	r3, [pc, #496]	@ (80011cc <main+0x2a8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a7a      	ldr	r2, [pc, #488]	@ (80011c8 <main+0x2a4>)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	54d1      	strb	r1, [r2, r3]
                      if (rx_buffer[0] == 's' || rx_buffer[0] == 'S')
 8000fe4:	4b78      	ldr	r3, [pc, #480]	@ (80011c8 <main+0x2a4>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b73      	cmp	r3, #115	@ 0x73
 8000fea:	d003      	beq.n	8000ff4 <main+0xd0>
 8000fec:	4b76      	ldr	r3, [pc, #472]	@ (80011c8 <main+0x2a4>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b53      	cmp	r3, #83	@ 0x53
 8000ff2:	d11f      	bne.n	8001034 <main+0x110>
                      {
                          float val = atof(&rx_buffer[1]);
 8000ff4:	4877      	ldr	r0, [pc, #476]	@ (80011d4 <main+0x2b0>)
 8000ff6:	f004 ffa1 	bl	8005f3c <atof>
 8000ffa:	eeb0 7b40 	vmov.f64	d7, d0
 8000ffe:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001002:	edc7 7a07 	vstr	s15, [r7, #28]
                          if (val < 0) val = 0;
 8001006:	edd7 7a07 	vldr	s15, [r7, #28]
 800100a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800100e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001012:	d502      	bpl.n	800101a <main+0xf6>
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
                          target_lux = val;
 800101a:	4a6f      	ldr	r2, [pc, #444]	@ (80011d8 <main+0x2b4>)
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	6013      	str	r3, [r2, #0]
                          printf("\r\n[PID] Nowy Cel: %.1f lux\r\nCMD> ", target_lux);
 8001020:	4b6d      	ldr	r3, [pc, #436]	@ (80011d8 <main+0x2b4>)
 8001022:	edd3 7a00 	vldr	s15, [r3]
 8001026:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800102a:	ec53 2b17 	vmov	r2, r3, d7
 800102e:	486b      	ldr	r0, [pc, #428]	@ (80011dc <main+0x2b8>)
 8001030:	f006 fa3e 	bl	80074b0 <iprintf>
                      }
                      rx_index = 0;
 8001034:	4b65      	ldr	r3, [pc, #404]	@ (80011cc <main+0x2a8>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
                  if (rx_index > 0)
 800103a:	e027      	b.n	800108c <main+0x168>
                  }
              }
              else if (rx_byte == 8 || rx_byte == 127) // Backspace
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	2b08      	cmp	r3, #8
 8001040:	d002      	beq.n	8001048 <main+0x124>
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	2b7f      	cmp	r3, #127	@ 0x7f
 8001046:	d10f      	bne.n	8001068 <main+0x144>
              {
                  if (rx_index > 0) {
 8001048:	4b60      	ldr	r3, [pc, #384]	@ (80011cc <main+0x2a8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	dd1d      	ble.n	800108c <main+0x168>
                      rx_index--;
 8001050:	4b5e      	ldr	r3, [pc, #376]	@ (80011cc <main+0x2a8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	4a5d      	ldr	r2, [pc, #372]	@ (80011cc <main+0x2a8>)
 8001058:	6013      	str	r3, [r2, #0]
                      HAL_UART_Transmit(&huart3, (uint8_t*)"\b \b", 3, 10);
 800105a:	230a      	movs	r3, #10
 800105c:	2203      	movs	r2, #3
 800105e:	4960      	ldr	r1, [pc, #384]	@ (80011e0 <main+0x2bc>)
 8001060:	485b      	ldr	r0, [pc, #364]	@ (80011d0 <main+0x2ac>)
 8001062:	f004 f97b 	bl	800535c <HAL_UART_Transmit>
                  if (rx_index > 0) {
 8001066:	e011      	b.n	800108c <main+0x168>
                  }
              }
              else
              {
                  if (rx_index < 30) {
 8001068:	4b58      	ldr	r3, [pc, #352]	@ (80011cc <main+0x2a8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b1d      	cmp	r3, #29
 800106e:	dc0d      	bgt.n	800108c <main+0x168>
                      rx_buffer[rx_index++] = rx_byte;
 8001070:	4b56      	ldr	r3, [pc, #344]	@ (80011cc <main+0x2a8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	4955      	ldr	r1, [pc, #340]	@ (80011cc <main+0x2a8>)
 8001078:	600a      	str	r2, [r1, #0]
 800107a:	79f9      	ldrb	r1, [r7, #7]
 800107c:	4a52      	ldr	r2, [pc, #328]	@ (80011c8 <main+0x2a4>)
 800107e:	54d1      	strb	r1, [r2, r3]
                      HAL_UART_Transmit(&huart3, &rx_byte, 1, 10);
 8001080:	1df9      	adds	r1, r7, #7
 8001082:	230a      	movs	r3, #10
 8001084:	2201      	movs	r2, #1
 8001086:	4852      	ldr	r0, [pc, #328]	@ (80011d0 <main+0x2ac>)
 8001088:	f004 f968 	bl	800535c <HAL_UART_Transmit>
                  }
              }
          }

          // --- 2. REGULACJA (Wyzwalana przez Timer) ---
          if (pid_trigger == 1)
 800108c:	4b55      	ldr	r3, [pc, #340]	@ (80011e4 <main+0x2c0>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b01      	cmp	r3, #1
 8001094:	d18e      	bne.n	8000fb4 <main+0x90>
          {
              // Czycimy flag - czekamy na kolejne przerwanie
              pid_trigger = 0;
 8001096:	4b53      	ldr	r3, [pc, #332]	@ (80011e4 <main+0x2c0>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]

              // A. Pomiar
              current_lux = BH1750_ReadIlluminance_lux(&hbh1750A);
 800109c:	4843      	ldr	r0, [pc, #268]	@ (80011ac <main+0x288>)
 800109e:	f7ff fcd7 	bl	8000a50 <BH1750_ReadIlluminance_lux>
 80010a2:	eef0 7a40 	vmov.f32	s15, s0
 80010a6:	4b50      	ldr	r3, [pc, #320]	@ (80011e8 <main+0x2c4>)
 80010a8:	edc3 7a00 	vstr	s15, [r3]

              // B. Obliczenie PID
              float error = target_lux - current_lux;
 80010ac:	4b4a      	ldr	r3, [pc, #296]	@ (80011d8 <main+0x2b4>)
 80010ae:	ed93 7a00 	vldr	s14, [r3]
 80010b2:	4b4d      	ldr	r3, [pc, #308]	@ (80011e8 <main+0x2c4>)
 80010b4:	edd3 7a00 	vldr	s15, [r3]
 80010b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010bc:	edc7 7a06 	vstr	s15, [r7, #24]
 80010c0:	4b4a      	ldr	r3, [pc, #296]	@ (80011ec <main+0x2c8>)
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	ed93 7a00 	vldr	s14, [r3]
 80010ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	edd3 7a03 	vldr	s15, [r3, #12]
 80010e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80010e6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80010f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	68da      	ldr	r2, [r3, #12]
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001120:	68bb      	ldr	r3, [r7, #8]
              float correction = arm_pid_f32(&PID1, error);
 8001122:	617b      	str	r3, [r7, #20]

              // C. Aktualizacja PWM (Metoda przyrostowa)
              current_pwm += correction;
 8001124:	4b32      	ldr	r3, [pc, #200]	@ (80011f0 <main+0x2cc>)
 8001126:	ed93 7a00 	vldr	s14, [r3]
 800112a:	edd7 7a05 	vldr	s15, [r7, #20]
 800112e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001132:	4b2f      	ldr	r3, [pc, #188]	@ (80011f0 <main+0x2cc>)
 8001134:	edc3 7a00 	vstr	s15, [r3]

              if (current_pwm > 100.0f) current_pwm = 100.0f;
 8001138:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <main+0x2cc>)
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80011f4 <main+0x2d0>
 8001142:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114a:	dd02      	ble.n	8001152 <main+0x22e>
 800114c:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <main+0x2cc>)
 800114e:	4a2a      	ldr	r2, [pc, #168]	@ (80011f8 <main+0x2d4>)
 8001150:	601a      	str	r2, [r3, #0]
              if (current_pwm < 0.0f) current_pwm = 0.0f;
 8001152:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <main+0x2cc>)
 8001154:	edd3 7a00 	vldr	s15, [r3]
 8001158:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800115c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001160:	d503      	bpl.n	800116a <main+0x246>
 8001162:	4b23      	ldr	r3, [pc, #140]	@ (80011f0 <main+0x2cc>)
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	601a      	str	r2, [r3, #0]

              LED_PWM_WriteDuty(&hld1, current_pwm);
 800116a:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <main+0x2cc>)
 800116c:	edd3 7a00 	vldr	s15, [r3]
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	480e      	ldr	r0, [pc, #56]	@ (80011b0 <main+0x28c>)
 8001176:	f7ff fe5b 	bl	8000e30 <LED_PWM_WriteDuty>

              // D. Diagnostyka (Dla spenienia pkt 5 zaoe)
              // Ref: Cel, Meas: Pomiar, PWM: Sterowanie
              printf("Ref:%.1f, Meas:%.1f, PWM:%.1f%%\r\n", target_lux, current_lux, current_pwm);
 800117a:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <main+0x2b4>)
 800117c:	edd3 7a00 	vldr	s15, [r3]
 8001180:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001184:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <main+0x2c4>)
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800118e:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <main+0x2cc>)
 8001190:	edd3 6a00 	vldr	s13, [r3]
 8001194:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001198:	ed8d 6b02 	vstr	d6, [sp, #8]
 800119c:	ed8d 7b00 	vstr	d7, [sp]
 80011a0:	ec53 2b15 	vmov	r2, r3, d5
 80011a4:	4815      	ldr	r0, [pc, #84]	@ (80011fc <main+0x2d8>)
 80011a6:	f006 f983 	bl	80074b0 <iprintf>
          if (HAL_UART_Receive(&huart3, &rx_byte, 1, 0) == HAL_OK)
 80011aa:	e703      	b.n	8000fb4 <main+0x90>
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000010 	.word	0x20000010
 80011b4:	00000000 	.word	0x00000000
 80011b8:	200002c0 	.word	0x200002c0
 80011bc:	08009ca0 	.word	0x08009ca0
 80011c0:	08009ccc 	.word	0x08009ccc
 80011c4:	08009cf4 	.word	0x08009cf4
 80011c8:	20000274 	.word	0x20000274
 80011cc:	20000294 	.word	0x20000294
 80011d0:	200003a4 	.word	0x200003a4
 80011d4:	20000275 	.word	0x20000275
 80011d8:	20000264 	.word	0x20000264
 80011dc:	08009d14 	.word	0x08009d14
 80011e0:	08009c9c 	.word	0x08009c9c
 80011e4:	20000270 	.word	0x20000270
 80011e8:	20000268 	.word	0x20000268
 80011ec:	20000298 	.word	0x20000298
 80011f0:	2000026c 	.word	0x2000026c
 80011f4:	42c80000 	.word	0x42c80000
 80011f8:	42c80000 	.word	0x42c80000
 80011fc:	08009d38 	.word	0x08009d38

08001200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b094      	sub	sp, #80	@ 0x50
 8001204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001206:	f107 031c 	add.w	r3, r7, #28
 800120a:	2234      	movs	r2, #52	@ 0x34
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f006 fa96 	bl	8007740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001214:	f107 0308 	add.w	r3, r7, #8
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001224:	f001 fd46 	bl	8002cb4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001228:	4b2c      	ldr	r3, [pc, #176]	@ (80012dc <SystemClock_Config+0xdc>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	4a2b      	ldr	r2, [pc, #172]	@ (80012dc <SystemClock_Config+0xdc>)
 800122e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001232:	6413      	str	r3, [r2, #64]	@ 0x40
 8001234:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <SystemClock_Config+0xdc>)
 8001236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001240:	4b27      	ldr	r3, [pc, #156]	@ (80012e0 <SystemClock_Config+0xe0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001248:	4a25      	ldr	r2, [pc, #148]	@ (80012e0 <SystemClock_Config+0xe0>)
 800124a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <SystemClock_Config+0xe0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800125c:	2301      	movs	r3, #1
 800125e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001260:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001264:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001266:	2302      	movs	r3, #2
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800126a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800126e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001270:	2304      	movs	r3, #4
 8001272:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001274:	2360      	movs	r3, #96	@ 0x60
 8001276:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001278:	2302      	movs	r3, #2
 800127a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800127c:	2304      	movs	r3, #4
 800127e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001280:	2302      	movs	r3, #2
 8001282:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	4618      	mov	r0, r3
 800128a:	f001 fd73 	bl	8002d74 <HAL_RCC_OscConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001294:	f000 f83c 	bl	8001310 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001298:	f001 fd1c 	bl	8002cd4 <HAL_PWREx_EnableOverDrive>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80012a2:	f000 f835 	bl	8001310 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a6:	230f      	movs	r3, #15
 80012a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2302      	movs	r3, #2
 80012ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	2103      	movs	r1, #3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f002 f804 	bl	80032d0 <HAL_RCC_ClockConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80012ce:	f000 f81f 	bl	8001310 <Error_Handler>
  }
}
 80012d2:	bf00      	nop
 80012d4:	3750      	adds	r7, #80	@ 0x50
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000

080012e4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d102      	bne.n	80012fc <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        pid_trigger = 1; // Ustaw flag "Czas na PID!"
 80012f6:	4b05      	ldr	r3, [pc, #20]	@ (800130c <HAL_TIM_PeriodElapsedCallback+0x28>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
    }
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	40001400 	.word	0x40001400
 800130c:	20000270 	.word	0x20000270

08001310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001314:	b672      	cpsid	i
}
 8001316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <Error_Handler+0x8>

0800131c <PID_Config_Init>:
#define PID_KD  0.0f   // Zero

arm_pid_instance_f32 PID1;

void PID_Config_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  PID1.Kp = PID_KP;
 8001320:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <PID_Config_Init+0x28>)
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <PID_Config_Init+0x2c>)
 8001324:	619a      	str	r2, [r3, #24]
  PID1.Ki = PID_KI;
 8001326:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <PID_Config_Init+0x28>)
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  PID1.Kd = PID_KD;
 800132e:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <PID_Config_Init+0x28>)
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	621a      	str	r2, [r3, #32]

  // Uywamy oryginalnej funkcji bibliotecznej, tak jak chciae
  arm_pid_init_f32(&PID1, 1);
 8001336:	2101      	movs	r1, #1
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <PID_Config_Init+0x28>)
 800133a:	f004 fde1 	bl	8005f00 <arm_pid_init_f32>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000298 	.word	0x20000298
 8001348:	3dcccccd 	.word	0x3dcccccd

0800134c <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 0a67 	vmov.f32	s0, s15
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 f80c 	bl	800137c <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f002 ff2e 	bl	80041d0 <HAL_TIM_PWM_Start>
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8001388:	edd7 7a00 	vldr	s15, [r7]
 800138c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	d503      	bpl.n	800139e <PWM_WriteDuty+0x22>
    duty = 0.0;
 8001396:	f04f 0300 	mov.w	r3, #0
 800139a:	603b      	str	r3, [r7, #0]
 800139c:	e00a      	b.n	80013b4 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 800139e:	edd7 7a00 	vldr	s15, [r7]
 80013a2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001460 <PWM_WriteDuty+0xe4>
 80013a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	dd01      	ble.n	80013b4 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80013b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001464 <PWM_WriteDuty+0xe8>)
 80013b2:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c2:	3301      	adds	r3, #1
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013cc:	edd7 7a00 	vldr	s15, [r7]
 80013d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001460 <PWM_WriteDuty+0xe4>
 80013d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e0:	ee17 3a90 	vmov	r3, s15
 80013e4:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d105      	bne.n	80013fa <PWM_WriteDuty+0x7e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80013f8:	e02c      	b.n	8001454 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d105      	bne.n	800140e <PWM_WriteDuty+0x92>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800140c:	e022      	b.n	8001454 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b08      	cmp	r3, #8
 8001414:	d105      	bne.n	8001422 <PWM_WriteDuty+0xa6>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001420:	e018      	b.n	8001454 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b0c      	cmp	r3, #12
 8001428:	d105      	bne.n	8001436 <PWM_WriteDuty+0xba>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001434:	e00e      	b.n	8001454 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b10      	cmp	r3, #16
 800143c:	d105      	bne.n	800144a <PWM_WriteDuty+0xce>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001448:	e004      	b.n	8001454 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	42c80000 	.word	0x42c80000
 8001464:	42c80000 	.word	0x42c80000

08001468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_MspInit+0x44>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	4a0e      	ldr	r2, [pc, #56]	@ (80014ac <HAL_MspInit+0x44>)
 8001474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001478:	6413      	str	r3, [r2, #64]	@ 0x40
 800147a:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <HAL_MspInit+0x44>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <HAL_MspInit+0x44>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148a:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <HAL_MspInit+0x44>)
 800148c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001490:	6453      	str	r3, [r2, #68]	@ 0x44
 8001492:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <HAL_MspInit+0x44>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <NMI_Handler+0x4>

080014b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <MemManage_Handler+0x4>

080014c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001506:	f000 faf5 	bl	8001af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001516:	f002 ff55 	bl	80043c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000358 	.word	0x20000358

08001524 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001528:	4802      	ldr	r0, [pc, #8]	@ (8001534 <TIM7_IRQHandler+0x10>)
 800152a:	f002 ff4b 	bl	80043c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200002c0 	.word	0x200002c0

08001538 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return 1;
 800153c:	2301      	movs	r3, #1
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <_kill>:

int _kill(int pid, int sig)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001552:	f006 f959 	bl	8007808 <__errno>
 8001556:	4603      	mov	r3, r0
 8001558:	2216      	movs	r2, #22
 800155a:	601a      	str	r2, [r3, #0]
  return -1;
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001560:	4618      	mov	r0, r3
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <_exit>:

void _exit (int status)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001570:	f04f 31ff 	mov.w	r1, #4294967295
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ffe7 	bl	8001548 <_kill>
  while (1) {}    /* Make sure we hang here */
 800157a:	bf00      	nop
 800157c:	e7fd      	b.n	800157a <_exit+0x12>

0800157e <_close>:
  }
  return len;
}

int _close(int file)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
}
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015a6:	605a      	str	r2, [r3, #4]
  return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <_isatty>:

int _isatty(int file)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015be:	2301      	movs	r3, #1
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f0:	4a14      	ldr	r2, [pc, #80]	@ (8001644 <_sbrk+0x5c>)
 80015f2:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <_sbrk+0x60>)
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015fc:	4b13      	ldr	r3, [pc, #76]	@ (800164c <_sbrk+0x64>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d102      	bne.n	800160a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001604:	4b11      	ldr	r3, [pc, #68]	@ (800164c <_sbrk+0x64>)
 8001606:	4a12      	ldr	r2, [pc, #72]	@ (8001650 <_sbrk+0x68>)
 8001608:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800160a:	4b10      	ldr	r3, [pc, #64]	@ (800164c <_sbrk+0x64>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	429a      	cmp	r2, r3
 8001616:	d207      	bcs.n	8001628 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001618:	f006 f8f6 	bl	8007808 <__errno>
 800161c:	4603      	mov	r3, r0
 800161e:	220c      	movs	r2, #12
 8001620:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
 8001626:	e009      	b.n	800163c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001628:	4b08      	ldr	r3, [pc, #32]	@ (800164c <_sbrk+0x64>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800162e:	4b07      	ldr	r3, [pc, #28]	@ (800164c <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	4a05      	ldr	r2, [pc, #20]	@ (800164c <_sbrk+0x64>)
 8001638:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800163a:	68fb      	ldr	r3, [r7, #12]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20080000 	.word	0x20080000
 8001648:	00000400 	.word	0x00000400
 800164c:	200002bc 	.word	0x200002bc
 8001650:	20000580 	.word	0x20000580

08001654 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <SystemInit+0x20>)
 800165a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800165e:	4a05      	ldr	r2, [pc, #20]	@ (8001674 <SystemInit+0x20>)
 8001660:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001664:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <MX_TIM7_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim11;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001688:	4b14      	ldr	r3, [pc, #80]	@ (80016dc <MX_TIM7_Init+0x64>)
 800168a:	4a15      	ldr	r2, [pc, #84]	@ (80016e0 <MX_TIM7_Init+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 800168e:	4b13      	ldr	r3, [pc, #76]	@ (80016dc <MX_TIM7_Init+0x64>)
 8001690:	226b      	movs	r2, #107	@ 0x6b
 8001692:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <MX_TIM7_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 800169a:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <MX_TIM7_Init+0x64>)
 800169c:	f241 3287 	movw	r2, #4999	@ 0x1387
 80016a0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <MX_TIM7_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016a8:	480c      	ldr	r0, [pc, #48]	@ (80016dc <MX_TIM7_Init+0x64>)
 80016aa:	f002 fc5f 	bl	8003f6c <HAL_TIM_Base_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016b4:	f7ff fe2c 	bl	8001310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_TIM7_Init+0x64>)
 80016c6:	f003 fd4f 	bl	8005168 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80016d0:	f7ff fe1e 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200002c0 	.word	0x200002c0
 80016e0:	40001400 	.word	0x40001400

080016e4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08c      	sub	sp, #48	@ 0x30
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0320 	add.w	r3, r7, #32
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
 8001704:	611a      	str	r2, [r3, #16]
 8001706:	615a      	str	r2, [r3, #20]
 8001708:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800170a:	4b25      	ldr	r3, [pc, #148]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 800170c:	4a25      	ldr	r2, [pc, #148]	@ (80017a4 <MX_TIM9_Init+0xc0>)
 800170e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 108-1;
 8001710:	4b23      	ldr	r3, [pc, #140]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001712:	226b      	movs	r2, #107	@ 0x6b
 8001714:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001716:	4b22      	ldr	r3, [pc, #136]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 800171c:	4b20      	ldr	r3, [pc, #128]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 800171e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001722:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001724:	4b1e      	ldr	r3, [pc, #120]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172a:	4b1d      	ldr	r3, [pc, #116]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 800172c:	2200      	movs	r2, #0
 800172e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001730:	481b      	ldr	r0, [pc, #108]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001732:	f002 fc1b 	bl	8003f6c <HAL_TIM_Base_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800173c:	f7ff fde8 	bl	8001310 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001744:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001746:	f107 0320 	add.w	r3, r7, #32
 800174a:	4619      	mov	r1, r3
 800174c:	4814      	ldr	r0, [pc, #80]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 800174e:	f003 f855 	bl	80047fc <HAL_TIM_ConfigClockSource>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001758:	f7ff fdda 	bl	8001310 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800175c:	4810      	ldr	r0, [pc, #64]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 800175e:	f002 fcd5 	bl	800410c <HAL_TIM_PWM_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001768:	f7ff fdd2 	bl	8001310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800176c:	2360      	movs	r3, #96	@ 0x60
 800176e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	2204      	movs	r2, #4
 8001780:	4619      	mov	r1, r3
 8001782:	4807      	ldr	r0, [pc, #28]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001784:	f002 ff26 	bl	80045d4 <HAL_TIM_PWM_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800178e:	f7ff fdbf 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001792:	4803      	ldr	r0, [pc, #12]	@ (80017a0 <MX_TIM9_Init+0xbc>)
 8001794:	f000 f880 	bl	8001898 <HAL_TIM_MspPostInit>

}
 8001798:	bf00      	nop
 800179a:	3730      	adds	r7, #48	@ 0x30
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	2000030c 	.word	0x2000030c
 80017a4:	40014000 	.word	0x40014000

080017a8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017ae:	4a0e      	ldr	r2, [pc, #56]	@ (80017e8 <MX_TIM11_Init+0x40>)
 80017b0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 108-1;
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017b4:	226b      	movs	r2, #107	@ 0x6b
 80017b6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100-1;
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017c0:	2263      	movs	r2, #99	@ 0x63
 80017c2:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <MX_TIM11_Init+0x3c>)
 80017d2:	f002 fbcb 	bl	8003f6c <HAL_TIM_Base_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM11_Init+0x38>
  {
    Error_Handler();
 80017dc:	f7ff fd98 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000358 	.word	0x20000358
 80017e8:	40014800 	.word	0x40014800

080017ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a23      	ldr	r2, [pc, #140]	@ (8001888 <HAL_TIM_Base_MspInit+0x9c>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d114      	bne.n	8001828 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80017fe:	4b23      	ldr	r3, [pc, #140]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	4a22      	ldr	r2, [pc, #136]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001804:	f043 0320 	orr.w	r3, r3, #32
 8001808:	6413      	str	r3, [r2, #64]	@ 0x40
 800180a:	4b20      	ldr	r3, [pc, #128]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	f003 0320 	and.w	r3, r3, #32
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	697b      	ldr	r3, [r7, #20]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	2037      	movs	r0, #55	@ 0x37
 800181c:	f000 fa65 	bl	8001cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001820:	2037      	movs	r0, #55	@ 0x37
 8001822:	f000 fa7e 	bl	8001d22 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001826:	e02a      	b.n	800187e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM9)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <HAL_TIM_Base_MspInit+0xa4>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10c      	bne.n	800184c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001832:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001836:	4a15      	ldr	r2, [pc, #84]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183c:	6453      	str	r3, [r2, #68]	@ 0x44
 800183e:	4b13      	ldr	r3, [pc, #76]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]
}
 800184a:	e018      	b.n	800187e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM11)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a10      	ldr	r2, [pc, #64]	@ (8001894 <HAL_TIM_Base_MspInit+0xa8>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d113      	bne.n	800187e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001856:	4b0d      	ldr	r3, [pc, #52]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185a:	4a0c      	ldr	r2, [pc, #48]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 800185c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001860:	6453      	str	r3, [r2, #68]	@ 0x44
 8001862:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <HAL_TIM_Base_MspInit+0xa0>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2100      	movs	r1, #0
 8001872:	201a      	movs	r0, #26
 8001874:	f000 fa39 	bl	8001cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001878:	201a      	movs	r0, #26
 800187a:	f000 fa52 	bl	8001d22 <HAL_NVIC_EnableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40001400 	.word	0x40001400
 800188c:	40023800 	.word	0x40023800
 8001890:	40014000 	.word	0x40014000
 8001894:	40014800 	.word	0x40014800

08001898 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a11      	ldr	r2, [pc, #68]	@ (80018fc <HAL_TIM_MspPostInit+0x64>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d11b      	bne.n	80018f2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <HAL_TIM_MspPostInit+0x68>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	4a10      	ldr	r2, [pc, #64]	@ (8001900 <HAL_TIM_MspPostInit+0x68>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <HAL_TIM_MspPostInit+0x68>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018d2:	2308      	movs	r3, #8
 80018d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018da:	2302      	movs	r3, #2
 80018dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2300      	movs	r3, #0
 80018e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80018e2:	2303      	movs	r3, #3
 80018e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	4619      	mov	r1, r3
 80018ec:	4805      	ldr	r0, [pc, #20]	@ (8001904 <HAL_TIM_MspPostInit+0x6c>)
 80018ee:	f000 fa33 	bl	8001d58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3720      	adds	r7, #32
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40014000 	.word	0x40014000
 8001900:	40023800 	.word	0x40023800
 8001904:	40020000 	.word	0x40020000

08001908 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 800190e:	4a15      	ldr	r2, [pc, #84]	@ (8001964 <MX_USART3_UART_Init+0x5c>)
 8001910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001938:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800193e:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001940:	2200      	movs	r2, #0
 8001942:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 8001946:	2200      	movs	r2, #0
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_USART3_UART_Init+0x58>)
 800194c:	f003 fcb8 	bl	80052c0 <HAL_UART_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001956:	f7ff fcdb 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200003a4 	.word	0x200003a4
 8001964:	40004800 	.word	0x40004800

08001968 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b0ae      	sub	sp, #184	@ 0xb8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	2290      	movs	r2, #144	@ 0x90
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f005 fed9 	bl	8007740 <memset>
  if(uartHandle->Instance==USART3)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a22      	ldr	r2, [pc, #136]	@ (8001a1c <HAL_UART_MspInit+0xb4>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d13c      	bne.n	8001a12 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800199c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800199e:	2300      	movs	r3, #0
 80019a0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4618      	mov	r0, r3
 80019a8:	f001 feb8 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80019b2:	f7ff fcad 	bl	8001310 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c2:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ce:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	4a13      	ldr	r2, [pc, #76]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019d4:	f043 0308 	orr.w	r3, r3, #8
 80019d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019da:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <HAL_UART_MspInit+0xb8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80019e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a00:	2307      	movs	r3, #7
 8001a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a06:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	@ (8001a24 <HAL_UART_MspInit+0xbc>)
 8001a0e:	f000 f9a3 	bl	8001d58 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a12:	bf00      	nop
 8001a14:	37b8      	adds	r7, #184	@ 0xb8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40004800 	.word	0x40004800
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40020c00 	.word	0x40020c00

08001a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a2c:	f7ff fe12 	bl	8001654 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a30:	480c      	ldr	r0, [pc, #48]	@ (8001a64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a32:	490d      	ldr	r1, [pc, #52]	@ (8001a68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a34:	4a0d      	ldr	r2, [pc, #52]	@ (8001a6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a38:	e002      	b.n	8001a40 <LoopCopyDataInit>

08001a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3e:	3304      	adds	r3, #4

08001a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a44:	d3f9      	bcc.n	8001a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a46:	4a0a      	ldr	r2, [pc, #40]	@ (8001a70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a48:	4c0a      	ldr	r4, [pc, #40]	@ (8001a74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a4c:	e001      	b.n	8001a52 <LoopFillZerobss>

08001a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a50:	3204      	adds	r2, #4

08001a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a54:	d3fb      	bcc.n	8001a4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a56:	f005 fedd 	bl	8007814 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5a:	f7ff fa63 	bl	8000f24 <main>
  bx  lr    
 8001a5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a60:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a68:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001a6c:	0800a1ac 	.word	0x0800a1ac
  ldr r2, =_sbss
 8001a70:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001a74:	2000057c 	.word	0x2000057c

08001a78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a78:	e7fe      	b.n	8001a78 <ADC_IRQHandler>

08001a7a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7e:	2003      	movs	r0, #3
 8001a80:	f000 f928 	bl	8001cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a84:	2000      	movs	r0, #0
 8001a86:	f000 f805 	bl	8001a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8a:	f7ff fced 	bl	8001468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <HAL_InitTick+0x54>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <HAL_InitTick+0x58>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 f943 	bl	8001d3e <HAL_SYSTICK_Config>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e00e      	b.n	8001ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b0f      	cmp	r3, #15
 8001ac6:	d80a      	bhi.n	8001ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad0:	f000 f90b 	bl	8001cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad4:	4a06      	ldr	r2, [pc, #24]	@ (8001af0 <HAL_InitTick+0x5c>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
 8001adc:	e000      	b.n	8001ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000020 	.word	0x20000020
 8001aec:	20000028 	.word	0x20000028
 8001af0:	20000024 	.word	0x20000024

08001af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_IncTick+0x20>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_IncTick+0x24>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4413      	add	r3, r2
 8001b04:	4a04      	ldr	r2, [pc, #16]	@ (8001b18 <HAL_IncTick+0x24>)
 8001b06:	6013      	str	r3, [r2, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	20000028 	.word	0x20000028
 8001b18:	2000042c 	.word	0x2000042c

08001b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <HAL_GetTick+0x14>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	2000042c 	.word	0x2000042c

08001b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <__NVIC_SetPriorityGrouping+0x40>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b50:	4013      	ands	r3, r2
 8001b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b5c:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <__NVIC_SetPriorityGrouping+0x44>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b62:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <__NVIC_SetPriorityGrouping+0x40>)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	60d3      	str	r3, [r2, #12]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000ed00 	.word	0xe000ed00
 8001b78:	05fa0000 	.word	0x05fa0000

08001b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b80:	4b04      	ldr	r3, [pc, #16]	@ (8001b94 <__NVIC_GetPriorityGrouping+0x18>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	0a1b      	lsrs	r3, r3, #8
 8001b86:	f003 0307 	and.w	r3, r3, #7
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	db0b      	blt.n	8001bc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	f003 021f 	and.w	r2, r3, #31
 8001bb0:	4907      	ldr	r1, [pc, #28]	@ (8001bd0 <__NVIC_EnableIRQ+0x38>)
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb6:	095b      	lsrs	r3, r3, #5
 8001bb8:	2001      	movs	r0, #1
 8001bba:	fa00 f202 	lsl.w	r2, r0, r2
 8001bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000e100 	.word	0xe000e100

08001bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	6039      	str	r1, [r7, #0]
 8001bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	db0a      	blt.n	8001bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	490c      	ldr	r1, [pc, #48]	@ (8001c20 <__NVIC_SetPriority+0x4c>)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	0112      	lsls	r2, r2, #4
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bfc:	e00a      	b.n	8001c14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4908      	ldr	r1, [pc, #32]	@ (8001c24 <__NVIC_SetPriority+0x50>)
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	3b04      	subs	r3, #4
 8001c0c:	0112      	lsls	r2, r2, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	440b      	add	r3, r1
 8001c12:	761a      	strb	r2, [r3, #24]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	e000e100 	.word	0xe000e100
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b089      	sub	sp, #36	@ 0x24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f1c3 0307 	rsb	r3, r3, #7
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	bf28      	it	cs
 8001c46:	2304      	movcs	r3, #4
 8001c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	2b06      	cmp	r3, #6
 8001c50:	d902      	bls.n	8001c58 <NVIC_EncodePriority+0x30>
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	3b03      	subs	r3, #3
 8001c56:	e000      	b.n	8001c5a <NVIC_EncodePriority+0x32>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c70:	f04f 31ff 	mov.w	r1, #4294967295
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	43d9      	mvns	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c80:	4313      	orrs	r3, r2
         );
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3724      	adds	r7, #36	@ 0x24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ca0:	d301      	bcc.n	8001ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e00f      	b.n	8001cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <SysTick_Config+0x40>)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3b01      	subs	r3, #1
 8001cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cae:	210f      	movs	r1, #15
 8001cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb4:	f7ff ff8e 	bl	8001bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <SysTick_Config+0x40>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cbe:	4b04      	ldr	r3, [pc, #16]	@ (8001cd0 <SysTick_Config+0x40>)
 8001cc0:	2207      	movs	r2, #7
 8001cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	e000e010 	.word	0xe000e010

08001cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff ff29 	bl	8001b34 <__NVIC_SetPriorityGrouping>
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b086      	sub	sp, #24
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	607a      	str	r2, [r7, #4]
 8001cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cfc:	f7ff ff3e 	bl	8001b7c <__NVIC_GetPriorityGrouping>
 8001d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	68b9      	ldr	r1, [r7, #8]
 8001d06:	6978      	ldr	r0, [r7, #20]
 8001d08:	f7ff ff8e 	bl	8001c28 <NVIC_EncodePriority>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff ff5d 	bl	8001bd4 <__NVIC_SetPriority>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	4603      	mov	r3, r0
 8001d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff31 	bl	8001b98 <__NVIC_EnableIRQ>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff ffa2 	bl	8001c90 <SysTick_Config>
 8001d4c:	4603      	mov	r3, r0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b089      	sub	sp, #36	@ 0x24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
 8001d76:	e175      	b.n	8002064 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d78:	2201      	movs	r2, #1
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	f040 8164 	bne.w	800205e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d005      	beq.n	8001dae <HAL_GPIO_Init+0x56>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f003 0303 	and.w	r3, r3, #3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d130      	bne.n	8001e10 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001de4:	2201      	movs	r2, #1
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f003 0201 	and.w	r2, r3, #1
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d017      	beq.n	8001e4c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d123      	bne.n	8001ea0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	08da      	lsrs	r2, r3, #3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3208      	adds	r2, #8
 8001e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	220f      	movs	r2, #15
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	691a      	ldr	r2, [r3, #16]
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	08da      	lsrs	r2, r3, #3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3208      	adds	r2, #8
 8001e9a:	69b9      	ldr	r1, [r7, #24]
 8001e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 0203 	and.w	r2, r3, #3
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 80be 	beq.w	800205e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	4b66      	ldr	r3, [pc, #408]	@ (800207c <HAL_GPIO_Init+0x324>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	4a65      	ldr	r2, [pc, #404]	@ (800207c <HAL_GPIO_Init+0x324>)
 8001ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eee:	4b63      	ldr	r3, [pc, #396]	@ (800207c <HAL_GPIO_Init+0x324>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001efa:	4a61      	ldr	r2, [pc, #388]	@ (8002080 <HAL_GPIO_Init+0x328>)
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	089b      	lsrs	r3, r3, #2
 8001f00:	3302      	adds	r3, #2
 8001f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f003 0303 	and.w	r3, r3, #3
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	220f      	movs	r2, #15
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a58      	ldr	r2, [pc, #352]	@ (8002084 <HAL_GPIO_Init+0x32c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d037      	beq.n	8001f96 <HAL_GPIO_Init+0x23e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a57      	ldr	r2, [pc, #348]	@ (8002088 <HAL_GPIO_Init+0x330>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d031      	beq.n	8001f92 <HAL_GPIO_Init+0x23a>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a56      	ldr	r2, [pc, #344]	@ (800208c <HAL_GPIO_Init+0x334>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d02b      	beq.n	8001f8e <HAL_GPIO_Init+0x236>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a55      	ldr	r2, [pc, #340]	@ (8002090 <HAL_GPIO_Init+0x338>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d025      	beq.n	8001f8a <HAL_GPIO_Init+0x232>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a54      	ldr	r2, [pc, #336]	@ (8002094 <HAL_GPIO_Init+0x33c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d01f      	beq.n	8001f86 <HAL_GPIO_Init+0x22e>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a53      	ldr	r2, [pc, #332]	@ (8002098 <HAL_GPIO_Init+0x340>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d019      	beq.n	8001f82 <HAL_GPIO_Init+0x22a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a52      	ldr	r2, [pc, #328]	@ (800209c <HAL_GPIO_Init+0x344>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d013      	beq.n	8001f7e <HAL_GPIO_Init+0x226>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a51      	ldr	r2, [pc, #324]	@ (80020a0 <HAL_GPIO_Init+0x348>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00d      	beq.n	8001f7a <HAL_GPIO_Init+0x222>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a50      	ldr	r2, [pc, #320]	@ (80020a4 <HAL_GPIO_Init+0x34c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d007      	beq.n	8001f76 <HAL_GPIO_Init+0x21e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a4f      	ldr	r2, [pc, #316]	@ (80020a8 <HAL_GPIO_Init+0x350>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d101      	bne.n	8001f72 <HAL_GPIO_Init+0x21a>
 8001f6e:	2309      	movs	r3, #9
 8001f70:	e012      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f72:	230a      	movs	r3, #10
 8001f74:	e010      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f76:	2308      	movs	r3, #8
 8001f78:	e00e      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f7a:	2307      	movs	r3, #7
 8001f7c:	e00c      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f7e:	2306      	movs	r3, #6
 8001f80:	e00a      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f82:	2305      	movs	r3, #5
 8001f84:	e008      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f86:	2304      	movs	r3, #4
 8001f88:	e006      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e004      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e002      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <HAL_GPIO_Init+0x240>
 8001f96:	2300      	movs	r3, #0
 8001f98:	69fa      	ldr	r2, [r7, #28]
 8001f9a:	f002 0203 	and.w	r2, r2, #3
 8001f9e:	0092      	lsls	r2, r2, #2
 8001fa0:	4093      	lsls	r3, r2
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001fa8:	4935      	ldr	r1, [pc, #212]	@ (8002080 <HAL_GPIO_Init+0x328>)
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	3302      	adds	r3, #2
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fda:	4a34      	ldr	r2, [pc, #208]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fe0:	4b32      	ldr	r3, [pc, #200]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	4313      	orrs	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002004:	4a29      	ldr	r2, [pc, #164]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800200a:	4b28      	ldr	r3, [pc, #160]	@ (80020ac <HAL_GPIO_Init+0x354>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	43db      	mvns	r3, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4013      	ands	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4313      	orrs	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800202e:	4a1f      	ldr	r2, [pc, #124]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002034:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <HAL_GPIO_Init+0x354>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002058:	4a14      	ldr	r2, [pc, #80]	@ (80020ac <HAL_GPIO_Init+0x354>)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3301      	adds	r3, #1
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	2b0f      	cmp	r3, #15
 8002068:	f67f ae86 	bls.w	8001d78 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3724      	adds	r7, #36	@ 0x24
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800
 8002080:	40013800 	.word	0x40013800
 8002084:	40020000 	.word	0x40020000
 8002088:	40020400 	.word	0x40020400
 800208c:	40020800 	.word	0x40020800
 8002090:	40020c00 	.word	0x40020c00
 8002094:	40021000 	.word	0x40021000
 8002098:	40021400 	.word	0x40021400
 800209c:	40021800 	.word	0x40021800
 80020a0:	40021c00 	.word	0x40021c00
 80020a4:	40022000 	.word	0x40022000
 80020a8:	40022400 	.word	0x40022400
 80020ac:	40013c00 	.word	0x40013c00

080020b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
 80020bc:	4613      	mov	r3, r2
 80020be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020c0:	787b      	ldrb	r3, [r7, #1]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80020cc:	e003      	b.n	80020d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80020ce:	887b      	ldrh	r3, [r7, #2]
 80020d0:	041a      	lsls	r2, r3, #16
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	619a      	str	r2, [r3, #24]
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e08b      	b.n	800220e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d106      	bne.n	8002110 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7fe fe10 	bl	8000d30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2224      	movs	r2, #36	@ 0x24
 8002114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f022 0201 	bic.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002134:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002144:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d107      	bne.n	800215e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	e006      	b.n	800216c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800216a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b02      	cmp	r3, #2
 8002172:	d108      	bne.n	8002186 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	e007      	b.n	8002196 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6859      	ldr	r1, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <HAL_I2C_Init+0x134>)
 80021a2:	430b      	orrs	r3, r1
 80021a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691a      	ldr	r2, [r3, #16]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69d9      	ldr	r1, [r3, #28]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1a      	ldr	r2, [r3, #32]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 0201 	orr.w	r2, r2, #1
 80021ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2220      	movs	r2, #32
 80021fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	02008000 	.word	0x02008000

0800221c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af02      	add	r7, sp, #8
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	461a      	mov	r2, r3
 8002228:	460b      	mov	r3, r1
 800222a:	817b      	strh	r3, [r7, #10]
 800222c:	4613      	mov	r3, r2
 800222e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b20      	cmp	r3, #32
 800223a:	f040 80fd 	bne.w	8002438 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_I2C_Master_Transmit+0x30>
 8002248:	2302      	movs	r3, #2
 800224a:	e0f6      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002254:	f7ff fc62 	bl	8001b1c <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2319      	movs	r3, #25
 8002260:	2201      	movs	r2, #1
 8002262:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 fa0a 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e0e1      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2221      	movs	r2, #33	@ 0x21
 800227a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2210      	movs	r2, #16
 8002282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	893a      	ldrh	r2, [r7, #8]
 8002296:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2bff      	cmp	r3, #255	@ 0xff
 80022a6:	d906      	bls.n	80022b6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	22ff      	movs	r2, #255	@ 0xff
 80022ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80022ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	e007      	b.n	80022c6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80022c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022c4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d024      	beq.n	8002318 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d2:	781a      	ldrb	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f6:	3b01      	subs	r3, #1
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002302:	b2db      	uxtb	r3, r3
 8002304:	3301      	adds	r3, #1
 8002306:	b2da      	uxtb	r2, r3
 8002308:	8979      	ldrh	r1, [r7, #10]
 800230a:	4b4e      	ldr	r3, [pc, #312]	@ (8002444 <HAL_I2C_Master_Transmit+0x228>)
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fc05 	bl	8002b20 <I2C_TransferConfig>
 8002316:	e066      	b.n	80023e6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800231c:	b2da      	uxtb	r2, r3
 800231e:	8979      	ldrh	r1, [r7, #10]
 8002320:	4b48      	ldr	r3, [pc, #288]	@ (8002444 <HAL_I2C_Master_Transmit+0x228>)
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 fbfa 	bl	8002b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800232c:	e05b      	b.n	80023e6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	6a39      	ldr	r1, [r7, #32]
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 f9fd 	bl	8002732 <I2C_WaitOnTXISFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e07b      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002346:	781a      	ldrb	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800235c:	b29b      	uxth	r3, r3
 800235e:	3b01      	subs	r3, #1
 8002360:	b29a      	uxth	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d034      	beq.n	80023e6 <HAL_I2C_Master_Transmit+0x1ca>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002380:	2b00      	cmp	r3, #0
 8002382:	d130      	bne.n	80023e6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	2200      	movs	r2, #0
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f000 f976 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e04d      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	2bff      	cmp	r3, #255	@ 0xff
 80023a6:	d90e      	bls.n	80023c6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	22ff      	movs	r2, #255	@ 0xff
 80023ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	8979      	ldrh	r1, [r7, #10]
 80023b6:	2300      	movs	r3, #0
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 fbae 	bl	8002b20 <I2C_TransferConfig>
 80023c4:	e00f      	b.n	80023e6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	8979      	ldrh	r1, [r7, #10]
 80023d8:	2300      	movs	r3, #0
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 fb9d 	bl	8002b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d19e      	bne.n	800232e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	6a39      	ldr	r1, [r7, #32]
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 f9e3 	bl	80027c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e01a      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2220      	movs	r2, #32
 800240a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6859      	ldr	r1, [r3, #4]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <HAL_I2C_Master_Transmit+0x22c>)
 8002418:	400b      	ands	r3, r1
 800241a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2220      	movs	r2, #32
 8002420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002434:	2300      	movs	r3, #0
 8002436:	e000      	b.n	800243a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002438:	2302      	movs	r3, #2
  }
}
 800243a:	4618      	mov	r0, r3
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	80002000 	.word	0x80002000
 8002448:	fe00e800 	.word	0xfe00e800

0800244c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b088      	sub	sp, #32
 8002450:	af02      	add	r7, sp, #8
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	461a      	mov	r2, r3
 8002458:	460b      	mov	r3, r1
 800245a:	817b      	strh	r3, [r7, #10]
 800245c:	4613      	mov	r3, r2
 800245e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b20      	cmp	r3, #32
 800246a:	f040 80db 	bne.w	8002624 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002474:	2b01      	cmp	r3, #1
 8002476:	d101      	bne.n	800247c <HAL_I2C_Master_Receive+0x30>
 8002478:	2302      	movs	r3, #2
 800247a:	e0d4      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002484:	f7ff fb4a 	bl	8001b1c <HAL_GetTick>
 8002488:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2319      	movs	r3, #25
 8002490:	2201      	movs	r2, #1
 8002492:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002496:	68f8      	ldr	r0, [r7, #12]
 8002498:	f000 f8f2 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e0bf      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2222      	movs	r2, #34	@ 0x22
 80024aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2210      	movs	r2, #16
 80024b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	893a      	ldrh	r2, [r7, #8]
 80024c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2200      	movs	r2, #0
 80024cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	2bff      	cmp	r3, #255	@ 0xff
 80024d6:	d90e      	bls.n	80024f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2201      	movs	r2, #1
 80024dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	8979      	ldrh	r1, [r7, #10]
 80024e6:	4b52      	ldr	r3, [pc, #328]	@ (8002630 <HAL_I2C_Master_Receive+0x1e4>)
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f000 fb16 	bl	8002b20 <I2C_TransferConfig>
 80024f4:	e06d      	b.n	80025d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002504:	b2da      	uxtb	r2, r3
 8002506:	8979      	ldrh	r1, [r7, #10]
 8002508:	4b49      	ldr	r3, [pc, #292]	@ (8002630 <HAL_I2C_Master_Receive+0x1e4>)
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 fb05 	bl	8002b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002516:	e05c      	b.n	80025d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	6a39      	ldr	r1, [r7, #32]
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 f993 	bl	8002848 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e07c      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	1c5a      	adds	r2, r3, #1
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002554:	b29b      	uxth	r3, r3
 8002556:	3b01      	subs	r3, #1
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d034      	beq.n	80025d2 <HAL_I2C_Master_Receive+0x186>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800256c:	2b00      	cmp	r3, #0
 800256e:	d130      	bne.n	80025d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	6a3b      	ldr	r3, [r7, #32]
 8002576:	2200      	movs	r2, #0
 8002578:	2180      	movs	r1, #128	@ 0x80
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 f880 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e04d      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800258e:	b29b      	uxth	r3, r3
 8002590:	2bff      	cmp	r3, #255	@ 0xff
 8002592:	d90e      	bls.n	80025b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	22ff      	movs	r2, #255	@ 0xff
 8002598:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	8979      	ldrh	r1, [r7, #10]
 80025a2:	2300      	movs	r3, #0
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 fab8 	bl	8002b20 <I2C_TransferConfig>
 80025b0:	e00f      	b.n	80025d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	8979      	ldrh	r1, [r7, #10]
 80025c4:	2300      	movs	r3, #0
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 faa7 	bl	8002b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d19d      	bne.n	8002518 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	6a39      	ldr	r1, [r7, #32]
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 f8ed 	bl	80027c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e01a      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2220      	movs	r2, #32
 80025f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6859      	ldr	r1, [r3, #4]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <HAL_I2C_Master_Receive+0x1e8>)
 8002604:	400b      	ands	r3, r1
 8002606:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	e000      	b.n	8002626 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002624:	2302      	movs	r3, #2
  }
}
 8002626:	4618      	mov	r0, r3
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	80002400 	.word	0x80002400
 8002634:	fe00e800 	.word	0xfe00e800

08002638 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b02      	cmp	r3, #2
 800264c:	d103      	bne.n	8002656 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b01      	cmp	r3, #1
 8002662:	d007      	beq.n	8002674 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	699a      	ldr	r2, [r3, #24]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	619a      	str	r2, [r3, #24]
  }
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002690:	e03b      	b.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	6839      	ldr	r1, [r7, #0]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f962 	bl	8002960 <I2C_IsErrorOccurred>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e041      	b.n	800272a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d02d      	beq.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ae:	f7ff fa35 	bl	8001b1c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d122      	bne.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699a      	ldr	r2, [r3, #24]
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	4013      	ands	r3, r2
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	461a      	mov	r2, r3
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d113      	bne.n	800270a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f043 0220 	orr.w	r2, r3, #32
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e00f      	b.n	800272a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	699a      	ldr	r2, [r3, #24]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	4013      	ands	r3, r2
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	bf0c      	ite	eq
 800271a:	2301      	moveq	r3, #1
 800271c:	2300      	movne	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	429a      	cmp	r2, r3
 8002726:	d0b4      	beq.n	8002692 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b084      	sub	sp, #16
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800273e:	e033      	b.n	80027a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f90b 	bl	8002960 <I2C_IsErrorOccurred>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e031      	b.n	80027b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275a:	d025      	beq.n	80027a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800275c:	f7ff f9de 	bl	8001b1c <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	429a      	cmp	r2, r3
 800276a:	d302      	bcc.n	8002772 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d11a      	bne.n	80027a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b02      	cmp	r3, #2
 800277e:	d013      	beq.n	80027a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002784:	f043 0220 	orr.w	r2, r3, #32
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2220      	movs	r2, #32
 8002790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e007      	b.n	80027b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d1c4      	bne.n	8002740 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027cc:	e02f      	b.n	800282e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	68b9      	ldr	r1, [r7, #8]
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 f8c4 	bl	8002960 <I2C_IsErrorOccurred>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e02d      	b.n	800283e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e2:	f7ff f99b 	bl	8001b1c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d302      	bcc.n	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d11a      	bne.n	800282e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	f003 0320 	and.w	r3, r3, #32
 8002802:	2b20      	cmp	r3, #32
 8002804:	d013      	beq.n	800282e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	f043 0220 	orr.w	r2, r3, #32
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e007      	b.n	800283e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0320 	and.w	r3, r3, #32
 8002838:	2b20      	cmp	r3, #32
 800283a:	d1c8      	bne.n	80027ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002858:	e071      	b.n	800293e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f87e 	bl	8002960 <I2C_IsErrorOccurred>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	f003 0320 	and.w	r3, r3, #32
 8002878:	2b20      	cmp	r3, #32
 800287a:	d13b      	bne.n	80028f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800287c:	7dfb      	ldrb	r3, [r7, #23]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d138      	bne.n	80028f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b04      	cmp	r3, #4
 800288e:	d105      	bne.n	800289c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	2b10      	cmp	r3, #16
 80028a8:	d121      	bne.n	80028ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2210      	movs	r2, #16
 80028b0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2204      	movs	r2, #4
 80028b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2220      	movs	r2, #32
 80028be:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6859      	ldr	r1, [r3, #4]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	4b24      	ldr	r3, [pc, #144]	@ (800295c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80028cc:	400b      	ands	r3, r1
 80028ce:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2220      	movs	r2, #32
 80028d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	75fb      	strb	r3, [r7, #23]
 80028ec:	e002      	b.n	80028f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80028f4:	f7ff f912 	bl	8001b1c <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	429a      	cmp	r2, r3
 8002902:	d302      	bcc.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d119      	bne.n	800293e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800290a:	7dfb      	ldrb	r3, [r7, #23]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d116      	bne.n	800293e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b04      	cmp	r3, #4
 800291c:	d00f      	beq.n	800293e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f043 0220 	orr.w	r2, r3, #32
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2220      	movs	r2, #32
 800292e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	f003 0304 	and.w	r3, r3, #4
 8002948:	2b04      	cmp	r3, #4
 800294a:	d002      	beq.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800294c:	7dfb      	ldrb	r3, [r7, #23]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d083      	beq.n	800285a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002952:	7dfb      	ldrb	r3, [r7, #23]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	fe00e800 	.word	0xfe00e800

08002960 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	@ 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b00      	cmp	r3, #0
 800298a:	d068      	beq.n	8002a5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2210      	movs	r2, #16
 8002992:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002994:	e049      	b.n	8002a2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299c:	d045      	beq.n	8002a2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800299e:	f7ff f8bd 	bl	8001b1c <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	68ba      	ldr	r2, [r7, #8]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d302      	bcc.n	80029b4 <I2C_IsErrorOccurred+0x54>
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d13a      	bne.n	8002a2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029d6:	d121      	bne.n	8002a1c <I2C_IsErrorOccurred+0xbc>
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029de:	d01d      	beq.n	8002a1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80029e0:	7cfb      	ldrb	r3, [r7, #19]
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d01a      	beq.n	8002a1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029f6:	f7ff f891 	bl	8001b1c <HAL_GetTick>
 80029fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029fc:	e00e      	b.n	8002a1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029fe:	f7ff f88d 	bl	8001b1c <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b19      	cmp	r3, #25
 8002a0a:	d907      	bls.n	8002a1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	f043 0320 	orr.w	r3, r3, #32
 8002a12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002a1a:	e006      	b.n	8002a2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	f003 0320 	and.w	r3, r3, #32
 8002a26:	2b20      	cmp	r3, #32
 8002a28:	d1e9      	bne.n	80029fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d003      	beq.n	8002a40 <I2C_IsErrorOccurred+0xe0>
 8002a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0aa      	beq.n	8002996 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d103      	bne.n	8002a50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00b      	beq.n	8002a88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00b      	beq.n	8002aaa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	f043 0308 	orr.w	r3, r3, #8
 8002a98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aa2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00b      	beq.n	8002acc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	f043 0302 	orr.w	r3, r3, #2
 8002aba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ac4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01c      	beq.n	8002b0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7ff fdaf 	bl	8002638 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6859      	ldr	r1, [r3, #4]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <I2C_IsErrorOccurred+0x1bc>)
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	431a      	orrs	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3728      	adds	r7, #40	@ 0x28
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	fe00e800 	.word	0xfe00e800

08002b20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	607b      	str	r3, [r7, #4]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	817b      	strh	r3, [r7, #10]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b32:	897b      	ldrh	r3, [r7, #10]
 8002b34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b38:	7a7b      	ldrb	r3, [r7, #9]
 8002b3a:	041b      	lsls	r3, r3, #16
 8002b3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b40:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b4e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	0d5b      	lsrs	r3, r3, #21
 8002b5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002b5e:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <I2C_TransferConfig+0x60>)
 8002b60:	430b      	orrs	r3, r1
 8002b62:	43db      	mvns	r3, r3
 8002b64:	ea02 0103 	and.w	r1, r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b72:	bf00      	nop
 8002b74:	371c      	adds	r7, #28
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	03ff63ff 	.word	0x03ff63ff

08002b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b20      	cmp	r3, #32
 8002b98:	d138      	bne.n	8002c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d101      	bne.n	8002ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	e032      	b.n	8002c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2224      	movs	r2, #36	@ 0x24
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6819      	ldr	r1, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	e000      	b.n	8002c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c0c:	2302      	movs	r3, #2
  }
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b20      	cmp	r3, #32
 8002c2e:	d139      	bne.n	8002ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e033      	b.n	8002ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2224      	movs	r2, #36	@ 0x24
 8002c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	021b      	lsls	r3, r3, #8
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e000      	b.n	8002ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ca4:	2302      	movs	r3, #2
  }
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
	...

08002cb4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc2:	6013      	str	r3, [r2, #0]
}
 8002cc4:	bf00      	nop
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40007000 	.word	0x40007000

08002cd4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002cde:	4b23      	ldr	r3, [pc, #140]	@ (8002d6c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	4a22      	ldr	r2, [pc, #136]	@ (8002d6c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cea:	4b20      	ldr	r3, [pc, #128]	@ (8002d6c <HAL_PWREx_EnableOverDrive+0x98>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf2:	603b      	str	r3, [r7, #0]
 8002cf4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a1d      	ldr	r2, [pc, #116]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d00:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d02:	f7fe ff0b 	bl	8001b1c <HAL_GetTick>
 8002d06:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002d08:	e009      	b.n	8002d1e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002d0a:	f7fe ff07 	bl	8001b1c <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d18:	d901      	bls.n	8002d1e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e022      	b.n	8002d64 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002d1e:	4b14      	ldr	r3, [pc, #80]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d2a:	d1ee      	bne.n	8002d0a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002d2c:	4b10      	ldr	r3, [pc, #64]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0f      	ldr	r2, [pc, #60]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d36:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d38:	f7fe fef0 	bl	8001b1c <HAL_GetTick>
 8002d3c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d3e:	e009      	b.n	8002d54 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002d40:	f7fe feec 	bl	8001b1c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d4e:	d901      	bls.n	8002d54 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e007      	b.n	8002d64 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d54:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d60:	d1ee      	bne.n	8002d40 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40007000 	.word	0x40007000

08002d74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e29b      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8087 	beq.w	8002ea6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d98:	4b96      	ldr	r3, [pc, #600]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 030c 	and.w	r3, r3, #12
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d00c      	beq.n	8002dbe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002da4:	4b93      	ldr	r3, [pc, #588]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 030c 	and.w	r3, r3, #12
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d112      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x62>
 8002db0:	4b90      	ldr	r3, [pc, #576]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002db8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dbc:	d10b      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbe:	4b8d      	ldr	r3, [pc, #564]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d06c      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x130>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d168      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e275      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dde:	d106      	bne.n	8002dee <HAL_RCC_OscConfig+0x7a>
 8002de0:	4b84      	ldr	r3, [pc, #528]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a83      	ldr	r2, [pc, #524]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002de6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	e02e      	b.n	8002e4c <HAL_RCC_OscConfig+0xd8>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCC_OscConfig+0x9c>
 8002df6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a7e      	ldr	r2, [pc, #504]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4b7c      	ldr	r3, [pc, #496]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a7b      	ldr	r2, [pc, #492]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	e01d      	b.n	8002e4c <HAL_RCC_OscConfig+0xd8>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e18:	d10c      	bne.n	8002e34 <HAL_RCC_OscConfig+0xc0>
 8002e1a:	4b76      	ldr	r3, [pc, #472]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a75      	ldr	r2, [pc, #468]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e24:	6013      	str	r3, [r2, #0]
 8002e26:	4b73      	ldr	r3, [pc, #460]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a72      	ldr	r2, [pc, #456]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e30:	6013      	str	r3, [r2, #0]
 8002e32:	e00b      	b.n	8002e4c <HAL_RCC_OscConfig+0xd8>
 8002e34:	4b6f      	ldr	r3, [pc, #444]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a6e      	ldr	r2, [pc, #440]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	4b6c      	ldr	r3, [pc, #432]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a6b      	ldr	r2, [pc, #428]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d013      	beq.n	8002e7c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e54:	f7fe fe62 	bl	8001b1c <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e5c:	f7fe fe5e 	bl	8001b1c <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b64      	cmp	r3, #100	@ 0x64
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e229      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6e:	4b61      	ldr	r3, [pc, #388]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0f0      	beq.n	8002e5c <HAL_RCC_OscConfig+0xe8>
 8002e7a:	e014      	b.n	8002ea6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7c:	f7fe fe4e 	bl	8001b1c <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e84:	f7fe fe4a 	bl	8001b1c <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b64      	cmp	r3, #100	@ 0x64
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e215      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e96:	4b57      	ldr	r3, [pc, #348]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x110>
 8002ea2:	e000      	b.n	8002ea6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d069      	beq.n	8002f86 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eb2:	4b50      	ldr	r3, [pc, #320]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00b      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ebe:	4b4d      	ldr	r3, [pc, #308]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 030c 	and.w	r3, r3, #12
 8002ec6:	2b08      	cmp	r3, #8
 8002ec8:	d11c      	bne.n	8002f04 <HAL_RCC_OscConfig+0x190>
 8002eca:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d116      	bne.n	8002f04 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ed6:	4b47      	ldr	r3, [pc, #284]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d005      	beq.n	8002eee <HAL_RCC_OscConfig+0x17a>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d001      	beq.n	8002eee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e1e9      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eee:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	493d      	ldr	r1, [pc, #244]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f02:	e040      	b.n	8002f86 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d023      	beq.n	8002f54 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f0c:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a38      	ldr	r2, [pc, #224]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f12:	f043 0301 	orr.w	r3, r3, #1
 8002f16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f18:	f7fe fe00 	bl	8001b1c <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f20:	f7fe fdfc 	bl	8001b1c <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e1c7      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f32:	4b30      	ldr	r3, [pc, #192]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4929      	ldr	r1, [pc, #164]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
 8002f52:	e018      	b.n	8002f86 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f54:	4b27      	ldr	r3, [pc, #156]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a26      	ldr	r2, [pc, #152]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f5a:	f023 0301 	bic.w	r3, r3, #1
 8002f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f60:	f7fe fddc 	bl	8001b1c <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f68:	f7fe fdd8 	bl	8001b1c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e1a3      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1f0      	bne.n	8002f68 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d038      	beq.n	8003004 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d019      	beq.n	8002fce <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f9a:	4b16      	ldr	r3, [pc, #88]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f9e:	4a15      	ldr	r2, [pc, #84]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa6:	f7fe fdb9 	bl	8001b1c <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fae:	f7fe fdb5 	bl	8001b1c <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e180      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCC_OscConfig+0x23a>
 8002fcc:	e01a      	b.n	8003004 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fce:	4b09      	ldr	r3, [pc, #36]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002fd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fd2:	4a08      	ldr	r2, [pc, #32]	@ (8002ff4 <HAL_RCC_OscConfig+0x280>)
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fda:	f7fe fd9f 	bl	8001b1c <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fe0:	e00a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe2:	f7fe fd9b 	bl	8001b1c <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d903      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e166      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
 8002ff4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff8:	4b92      	ldr	r3, [pc, #584]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8002ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1ee      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 80a4 	beq.w	800315a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003012:	4b8c      	ldr	r3, [pc, #560]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d10d      	bne.n	800303a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800301e:	4b89      	ldr	r3, [pc, #548]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	4a88      	ldr	r2, [pc, #544]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003028:	6413      	str	r3, [r2, #64]	@ 0x40
 800302a:	4b86      	ldr	r3, [pc, #536]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003032:	60bb      	str	r3, [r7, #8]
 8003034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003036:	2301      	movs	r3, #1
 8003038:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800303a:	4b83      	ldr	r3, [pc, #524]	@ (8003248 <HAL_RCC_OscConfig+0x4d4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003042:	2b00      	cmp	r3, #0
 8003044:	d118      	bne.n	8003078 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003046:	4b80      	ldr	r3, [pc, #512]	@ (8003248 <HAL_RCC_OscConfig+0x4d4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7f      	ldr	r2, [pc, #508]	@ (8003248 <HAL_RCC_OscConfig+0x4d4>)
 800304c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003050:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003052:	f7fe fd63 	bl	8001b1c <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305a:	f7fe fd5f 	bl	8001b1c <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b64      	cmp	r3, #100	@ 0x64
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e12a      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800306c:	4b76      	ldr	r3, [pc, #472]	@ (8003248 <HAL_RCC_OscConfig+0x4d4>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d106      	bne.n	800308e <HAL_RCC_OscConfig+0x31a>
 8003080:	4b70      	ldr	r3, [pc, #448]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003084:	4a6f      	ldr	r2, [pc, #444]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	6713      	str	r3, [r2, #112]	@ 0x70
 800308c:	e02d      	b.n	80030ea <HAL_RCC_OscConfig+0x376>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10c      	bne.n	80030b0 <HAL_RCC_OscConfig+0x33c>
 8003096:	4b6b      	ldr	r3, [pc, #428]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800309a:	4a6a      	ldr	r2, [pc, #424]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 800309c:	f023 0301 	bic.w	r3, r3, #1
 80030a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80030a2:	4b68      	ldr	r3, [pc, #416]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a6:	4a67      	ldr	r2, [pc, #412]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030a8:	f023 0304 	bic.w	r3, r3, #4
 80030ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80030ae:	e01c      	b.n	80030ea <HAL_RCC_OscConfig+0x376>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	2b05      	cmp	r3, #5
 80030b6:	d10c      	bne.n	80030d2 <HAL_RCC_OscConfig+0x35e>
 80030b8:	4b62      	ldr	r3, [pc, #392]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030bc:	4a61      	ldr	r2, [pc, #388]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030be:	f043 0304 	orr.w	r3, r3, #4
 80030c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80030c4:	4b5f      	ldr	r3, [pc, #380]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030ca:	f043 0301 	orr.w	r3, r3, #1
 80030ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80030d0:	e00b      	b.n	80030ea <HAL_RCC_OscConfig+0x376>
 80030d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d6:	4a5b      	ldr	r2, [pc, #364]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030de:	4b59      	ldr	r3, [pc, #356]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e2:	4a58      	ldr	r2, [pc, #352]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80030e4:	f023 0304 	bic.w	r3, r3, #4
 80030e8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d015      	beq.n	800311e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f2:	f7fe fd13 	bl	8001b1c <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f8:	e00a      	b.n	8003110 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fa:	f7fe fd0f 	bl	8001b1c <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003108:	4293      	cmp	r3, r2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e0d8      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003110:	4b4c      	ldr	r3, [pc, #304]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0ee      	beq.n	80030fa <HAL_RCC_OscConfig+0x386>
 800311c:	e014      	b.n	8003148 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311e:	f7fe fcfd 	bl	8001b1c <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003124:	e00a      	b.n	800313c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7fe fcf9 	bl	8001b1c <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003134:	4293      	cmp	r3, r2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e0c2      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313c:	4b41      	ldr	r3, [pc, #260]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 800313e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1ee      	bne.n	8003126 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003148:	7dfb      	ldrb	r3, [r7, #23]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d105      	bne.n	800315a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800314e:	4b3d      	ldr	r3, [pc, #244]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	4a3c      	ldr	r2, [pc, #240]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003154:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003158:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 80ae 	beq.w	80032c0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003164:	4b37      	ldr	r3, [pc, #220]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 030c 	and.w	r3, r3, #12
 800316c:	2b08      	cmp	r3, #8
 800316e:	d06d      	beq.n	800324c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	2b02      	cmp	r3, #2
 8003176:	d14b      	bne.n	8003210 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003178:	4b32      	ldr	r3, [pc, #200]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a31      	ldr	r2, [pc, #196]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 800317e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003182:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003184:	f7fe fcca 	bl	8001b1c <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800318c:	f7fe fcc6 	bl	8001b1c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e091      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800319e:	4b29      	ldr	r3, [pc, #164]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b8:	019b      	lsls	r3, r3, #6
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c0:	085b      	lsrs	r3, r3, #1
 80031c2:	3b01      	subs	r3, #1
 80031c4:	041b      	lsls	r3, r3, #16
 80031c6:	431a      	orrs	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031cc:	061b      	lsls	r3, r3, #24
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d4:	071b      	lsls	r3, r3, #28
 80031d6:	491b      	ldr	r1, [pc, #108]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031dc:	4b19      	ldr	r3, [pc, #100]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a18      	ldr	r2, [pc, #96]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 80031e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e8:	f7fe fc98 	bl	8001b1c <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f0:	f7fe fc94 	bl	8001b1c <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e05f      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003202:	4b10      	ldr	r3, [pc, #64]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0f0      	beq.n	80031f0 <HAL_RCC_OscConfig+0x47c>
 800320e:	e057      	b.n	80032c0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003210:	4b0c      	ldr	r3, [pc, #48]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a0b      	ldr	r2, [pc, #44]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003216:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800321a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7fe fc7e 	bl	8001b1c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe fc7a 	bl	8001b1c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e045      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003236:	4b03      	ldr	r3, [pc, #12]	@ (8003244 <HAL_RCC_OscConfig+0x4d0>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x4b0>
 8003242:	e03d      	b.n	80032c0 <HAL_RCC_OscConfig+0x54c>
 8003244:	40023800 	.word	0x40023800
 8003248:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800324c:	4b1f      	ldr	r3, [pc, #124]	@ (80032cc <HAL_RCC_OscConfig+0x558>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d030      	beq.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003264:	429a      	cmp	r2, r3
 8003266:	d129      	bne.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003272:	429a      	cmp	r2, r3
 8003274:	d122      	bne.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800327c:	4013      	ands	r3, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003282:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003284:	4293      	cmp	r3, r2
 8003286:	d119      	bne.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	3b01      	subs	r3, #1
 8003296:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d10f      	bne.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d107      	bne.n	80032bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d001      	beq.n	80032c0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40023800 	.word	0x40023800

080032d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e0d0      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d910      	bls.n	8003318 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f6:	4b67      	ldr	r3, [pc, #412]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 020f 	bic.w	r2, r3, #15
 80032fe:	4965      	ldr	r1, [pc, #404]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	4313      	orrs	r3, r2
 8003304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003306:	4b63      	ldr	r3, [pc, #396]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d001      	beq.n	8003318 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0b8      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d020      	beq.n	8003366 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003330:	4b59      	ldr	r3, [pc, #356]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a58      	ldr	r2, [pc, #352]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003336:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800333a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0308 	and.w	r3, r3, #8
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003348:	4b53      	ldr	r3, [pc, #332]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4a52      	ldr	r2, [pc, #328]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800334e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003352:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003354:	4b50      	ldr	r3, [pc, #320]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	494d      	ldr	r1, [pc, #308]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003362:	4313      	orrs	r3, r2
 8003364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d040      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d107      	bne.n	800338a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337a:	4b47      	ldr	r3, [pc, #284]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d115      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e07f      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003392:	4b41      	ldr	r3, [pc, #260]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d109      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e073      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e06b      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033b2:	4b39      	ldr	r3, [pc, #228]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f023 0203 	bic.w	r2, r3, #3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	4936      	ldr	r1, [pc, #216]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033c4:	f7fe fbaa 	bl	8001b1c <HAL_GetTick>
 80033c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ca:	e00a      	b.n	80033e2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033cc:	f7fe fba6 	bl	8001b1c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033da:	4293      	cmp	r3, r2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e053      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f003 020c 	and.w	r2, r3, #12
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d1eb      	bne.n	80033cc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f4:	4b27      	ldr	r3, [pc, #156]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d210      	bcs.n	8003424 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003402:	4b24      	ldr	r3, [pc, #144]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f023 020f 	bic.w	r2, r3, #15
 800340a:	4922      	ldr	r1, [pc, #136]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	4313      	orrs	r3, r2
 8003410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003412:	4b20      	ldr	r3, [pc, #128]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 030f 	and.w	r3, r3, #15
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d001      	beq.n	8003424 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e032      	b.n	800348a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d008      	beq.n	8003442 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003430:	4b19      	ldr	r3, [pc, #100]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	4916      	ldr	r1, [pc, #88]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800343e:	4313      	orrs	r3, r2
 8003440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d009      	beq.n	8003462 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800344e:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	490e      	ldr	r1, [pc, #56]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003462:	f000 f821 	bl	80034a8 <HAL_RCC_GetSysClockFreq>
 8003466:	4602      	mov	r2, r0
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	490a      	ldr	r1, [pc, #40]	@ (800349c <HAL_RCC_ClockConfig+0x1cc>)
 8003474:	5ccb      	ldrb	r3, [r1, r3]
 8003476:	fa22 f303 	lsr.w	r3, r2, r3
 800347a:	4a09      	ldr	r2, [pc, #36]	@ (80034a0 <HAL_RCC_ClockConfig+0x1d0>)
 800347c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800347e:	4b09      	ldr	r3, [pc, #36]	@ (80034a4 <HAL_RCC_ClockConfig+0x1d4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f7fe fb06 	bl	8001a94 <HAL_InitTick>

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40023c00 	.word	0x40023c00
 8003498:	40023800 	.word	0x40023800
 800349c:	08009d5c 	.word	0x08009d5c
 80034a0:	20000020 	.word	0x20000020
 80034a4:	20000024 	.word	0x20000024

080034a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034ac:	b094      	sub	sp, #80	@ 0x50
 80034ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80034b4:	2300      	movs	r3, #0
 80034b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034b8:	2300      	movs	r3, #0
 80034ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80034bc:	2300      	movs	r3, #0
 80034be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034c0:	4b79      	ldr	r3, [pc, #484]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 030c 	and.w	r3, r3, #12
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d00d      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0x40>
 80034cc:	2b08      	cmp	r3, #8
 80034ce:	f200 80e1 	bhi.w	8003694 <HAL_RCC_GetSysClockFreq+0x1ec>
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_RCC_GetSysClockFreq+0x34>
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d003      	beq.n	80034e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80034da:	e0db      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034dc:	4b73      	ldr	r3, [pc, #460]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x204>)
 80034de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034e0:	e0db      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034e2:	4b73      	ldr	r3, [pc, #460]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80034e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034e6:	e0d8      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034e8:	4b6f      	ldr	r3, [pc, #444]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80034f2:	4b6d      	ldr	r3, [pc, #436]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d063      	beq.n	80035c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034fe:	4b6a      	ldr	r3, [pc, #424]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	099b      	lsrs	r3, r3, #6
 8003504:	2200      	movs	r2, #0
 8003506:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003508:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800350a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800350c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003510:	633b      	str	r3, [r7, #48]	@ 0x30
 8003512:	2300      	movs	r3, #0
 8003514:	637b      	str	r3, [r7, #52]	@ 0x34
 8003516:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800351a:	4622      	mov	r2, r4
 800351c:	462b      	mov	r3, r5
 800351e:	f04f 0000 	mov.w	r0, #0
 8003522:	f04f 0100 	mov.w	r1, #0
 8003526:	0159      	lsls	r1, r3, #5
 8003528:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800352c:	0150      	lsls	r0, r2, #5
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4621      	mov	r1, r4
 8003534:	1a51      	subs	r1, r2, r1
 8003536:	6139      	str	r1, [r7, #16]
 8003538:	4629      	mov	r1, r5
 800353a:	eb63 0301 	sbc.w	r3, r3, r1
 800353e:	617b      	str	r3, [r7, #20]
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800354c:	4659      	mov	r1, fp
 800354e:	018b      	lsls	r3, r1, #6
 8003550:	4651      	mov	r1, sl
 8003552:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003556:	4651      	mov	r1, sl
 8003558:	018a      	lsls	r2, r1, #6
 800355a:	4651      	mov	r1, sl
 800355c:	ebb2 0801 	subs.w	r8, r2, r1
 8003560:	4659      	mov	r1, fp
 8003562:	eb63 0901 	sbc.w	r9, r3, r1
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003572:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003576:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800357a:	4690      	mov	r8, r2
 800357c:	4699      	mov	r9, r3
 800357e:	4623      	mov	r3, r4
 8003580:	eb18 0303 	adds.w	r3, r8, r3
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	462b      	mov	r3, r5
 8003588:	eb49 0303 	adc.w	r3, r9, r3
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	f04f 0300 	mov.w	r3, #0
 8003596:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800359a:	4629      	mov	r1, r5
 800359c:	024b      	lsls	r3, r1, #9
 800359e:	4621      	mov	r1, r4
 80035a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035a4:	4621      	mov	r1, r4
 80035a6:	024a      	lsls	r2, r1, #9
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ae:	2200      	movs	r2, #0
 80035b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035b8:	f7fd f856 	bl	8000668 <__aeabi_uldivmod>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4613      	mov	r3, r2
 80035c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035c4:	e058      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035c6:	4b38      	ldr	r3, [pc, #224]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	099b      	lsrs	r3, r3, #6
 80035cc:	2200      	movs	r2, #0
 80035ce:	4618      	mov	r0, r3
 80035d0:	4611      	mov	r1, r2
 80035d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035d6:	623b      	str	r3, [r7, #32]
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
 80035dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035e0:	4642      	mov	r2, r8
 80035e2:	464b      	mov	r3, r9
 80035e4:	f04f 0000 	mov.w	r0, #0
 80035e8:	f04f 0100 	mov.w	r1, #0
 80035ec:	0159      	lsls	r1, r3, #5
 80035ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035f2:	0150      	lsls	r0, r2, #5
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4641      	mov	r1, r8
 80035fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80035fe:	4649      	mov	r1, r9
 8003600:	eb63 0b01 	sbc.w	fp, r3, r1
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	f04f 0300 	mov.w	r3, #0
 800360c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003610:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003614:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003618:	ebb2 040a 	subs.w	r4, r2, sl
 800361c:	eb63 050b 	sbc.w	r5, r3, fp
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	f04f 0300 	mov.w	r3, #0
 8003628:	00eb      	lsls	r3, r5, #3
 800362a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800362e:	00e2      	lsls	r2, r4, #3
 8003630:	4614      	mov	r4, r2
 8003632:	461d      	mov	r5, r3
 8003634:	4643      	mov	r3, r8
 8003636:	18e3      	adds	r3, r4, r3
 8003638:	603b      	str	r3, [r7, #0]
 800363a:	464b      	mov	r3, r9
 800363c:	eb45 0303 	adc.w	r3, r5, r3
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800364e:	4629      	mov	r1, r5
 8003650:	028b      	lsls	r3, r1, #10
 8003652:	4621      	mov	r1, r4
 8003654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003658:	4621      	mov	r1, r4
 800365a:	028a      	lsls	r2, r1, #10
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003662:	2200      	movs	r2, #0
 8003664:	61bb      	str	r3, [r7, #24]
 8003666:	61fa      	str	r2, [r7, #28]
 8003668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800366c:	f7fc fffc 	bl	8000668 <__aeabi_uldivmod>
 8003670:	4602      	mov	r2, r0
 8003672:	460b      	mov	r3, r1
 8003674:	4613      	mov	r3, r2
 8003676:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003678:	4b0b      	ldr	r3, [pc, #44]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	0c1b      	lsrs	r3, r3, #16
 800367e:	f003 0303 	and.w	r3, r3, #3
 8003682:	3301      	adds	r3, #1
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003688:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003690:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003692:	e002      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003694:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x204>)
 8003696:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800369a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800369c:	4618      	mov	r0, r3
 800369e:	3750      	adds	r7, #80	@ 0x50
 80036a0:	46bd      	mov	sp, r7
 80036a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800
 80036ac:	00f42400 	.word	0x00f42400
 80036b0:	007a1200 	.word	0x007a1200

080036b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036b8:	4b03      	ldr	r3, [pc, #12]	@ (80036c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	20000020 	.word	0x20000020

080036cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036d0:	f7ff fff0 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 80036d4:	4602      	mov	r2, r0
 80036d6:	4b05      	ldr	r3, [pc, #20]	@ (80036ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	0a9b      	lsrs	r3, r3, #10
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	4903      	ldr	r1, [pc, #12]	@ (80036f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036e2:	5ccb      	ldrb	r3, [r1, r3]
 80036e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40023800 	.word	0x40023800
 80036f0:	08009d6c 	.word	0x08009d6c

080036f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036f8:	f7ff ffdc 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 80036fc:	4602      	mov	r2, r0
 80036fe:	4b05      	ldr	r3, [pc, #20]	@ (8003714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	0b5b      	lsrs	r3, r3, #13
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	4903      	ldr	r1, [pc, #12]	@ (8003718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800370a:	5ccb      	ldrb	r3, [r1, r3]
 800370c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003710:	4618      	mov	r0, r3
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40023800 	.word	0x40023800
 8003718:	08009d6c 	.word	0x08009d6c

0800371c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003730:	2300      	movs	r3, #0
 8003732:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d012      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003744:	4b69      	ldr	r3, [pc, #420]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a68      	ldr	r2, [pc, #416]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800374a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800374e:	6093      	str	r3, [r2, #8]
 8003750:	4b66      	ldr	r3, [pc, #408]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003758:	4964      	ldr	r1, [pc, #400]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003766:	2301      	movs	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d017      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003776:	4b5d      	ldr	r3, [pc, #372]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800377c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003784:	4959      	ldr	r1, [pc, #356]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003786:	4313      	orrs	r3, r2
 8003788:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003790:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003794:	d101      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003796:	2301      	movs	r3, #1
 8003798:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80037a2:	2301      	movs	r3, #1
 80037a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d017      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037b2:	4b4e      	ldr	r3, [pc, #312]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037b8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c0:	494a      	ldr	r1, [pc, #296]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d0:	d101      	bne.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80037d2:	2301      	movs	r3, #1
 80037d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80037de:	2301      	movs	r3, #1
 80037e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0320 	and.w	r3, r3, #32
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 808b 	beq.w	8003916 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003800:	4b3a      	ldr	r3, [pc, #232]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	4a39      	ldr	r2, [pc, #228]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800380a:	6413      	str	r3, [r2, #64]	@ 0x40
 800380c:	4b37      	ldr	r3, [pc, #220]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800380e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003818:	4b35      	ldr	r3, [pc, #212]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a34      	ldr	r2, [pc, #208]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800381e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003824:	f7fe f97a 	bl	8001b1c <HAL_GetTick>
 8003828:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382c:	f7fe f976 	bl	8001b1c <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b64      	cmp	r3, #100	@ 0x64
 8003838:	d901      	bls.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e38f      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800383e:	4b2c      	ldr	r3, [pc, #176]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800384a:	4b28      	ldr	r3, [pc, #160]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800384c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800384e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003852:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d035      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	429a      	cmp	r2, r3
 8003866:	d02e      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003868:	4b20      	ldr	r3, [pc, #128]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800386a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003870:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003872:	4b1e      	ldr	r3, [pc, #120]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003876:	4a1d      	ldr	r2, [pc, #116]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800387e:	4b1b      	ldr	r3, [pc, #108]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003882:	4a1a      	ldr	r2, [pc, #104]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003884:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003888:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800388a:	4a18      	ldr	r2, [pc, #96]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003890:	4b16      	ldr	r3, [pc, #88]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b01      	cmp	r3, #1
 800389a:	d114      	bne.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7fe f93e 	bl	8001b1c <HAL_GetTick>
 80038a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a2:	e00a      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038a4:	f7fe f93a 	bl	8001b1c <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e351      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ba:	4b0c      	ldr	r3, [pc, #48]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0ee      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038d2:	d111      	bne.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038e0:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80038e2:	400b      	ands	r3, r1
 80038e4:	4901      	ldr	r1, [pc, #4]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	608b      	str	r3, [r1, #8]
 80038ea:	e00b      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40007000 	.word	0x40007000
 80038f4:	0ffffcff 	.word	0x0ffffcff
 80038f8:	4bac      	ldr	r3, [pc, #688]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	4aab      	ldr	r2, [pc, #684]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003902:	6093      	str	r3, [r2, #8]
 8003904:	4ba9      	ldr	r3, [pc, #676]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003906:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003910:	49a6      	ldr	r1, [pc, #664]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003912:	4313      	orrs	r3, r2
 8003914:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0310 	and.w	r3, r3, #16
 800391e:	2b00      	cmp	r3, #0
 8003920:	d010      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003922:	4ba2      	ldr	r3, [pc, #648]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003928:	4aa0      	ldr	r2, [pc, #640]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800392a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800392e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003932:	4b9e      	ldr	r3, [pc, #632]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003934:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800393c:	499b      	ldr	r1, [pc, #620]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003950:	4b96      	ldr	r3, [pc, #600]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003956:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800395e:	4993      	ldr	r1, [pc, #588]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003972:	4b8e      	ldr	r3, [pc, #568]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003978:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003980:	498a      	ldr	r1, [pc, #552]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003994:	4b85      	ldr	r3, [pc, #532]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800399a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039a2:	4982      	ldr	r1, [pc, #520]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80039b6:	4b7d      	ldr	r3, [pc, #500]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c4:	4979      	ldr	r1, [pc, #484]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039d8:	4b74      	ldr	r3, [pc, #464]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039de:	f023 0203 	bic.w	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	4971      	ldr	r1, [pc, #452]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00a      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039fa:	4b6c      	ldr	r3, [pc, #432]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a00:	f023 020c 	bic.w	r2, r3, #12
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a08:	4968      	ldr	r1, [pc, #416]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a1c:	4b63      	ldr	r3, [pc, #396]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2a:	4960      	ldr	r1, [pc, #384]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a3e:	4b5b      	ldr	r3, [pc, #364]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a44:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a4c:	4957      	ldr	r1, [pc, #348]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a60:	4b52      	ldr	r3, [pc, #328]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a66:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	494f      	ldr	r1, [pc, #316]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00a      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003a82:	4b4a      	ldr	r3, [pc, #296]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a88:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a90:	4946      	ldr	r1, [pc, #280]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00a      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003aa4:	4b41      	ldr	r3, [pc, #260]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aaa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab2:	493e      	ldr	r1, [pc, #248]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003ac6:	4b39      	ldr	r3, [pc, #228]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003acc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad4:	4935      	ldr	r1, [pc, #212]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00a      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ae8:	4b30      	ldr	r3, [pc, #192]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003af6:	492d      	ldr	r1, [pc, #180]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d011      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003b0a:	4b28      	ldr	r3, [pc, #160]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b10:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b18:	4924      	ldr	r1, [pc, #144]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b28:	d101      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b4a:	4b18      	ldr	r3, [pc, #96]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b50:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b58:	4914      	ldr	r1, [pc, #80]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b72:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b7c:	490b      	ldr	r1, [pc, #44]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00f      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003b90:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b96:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ba0:	4902      	ldr	r1, [pc, #8]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ba8:	e002      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003baa:	bf00      	nop
 8003bac:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00b      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bbc:	4b8a      	ldr	r3, [pc, #552]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bc2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bcc:	4986      	ldr	r1, [pc, #536]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00b      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003be0:	4b81      	ldr	r3, [pc, #516]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003be6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bf0:	497d      	ldr	r1, [pc, #500]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d006      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 80d6 	beq.w	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c0c:	4b76      	ldr	r3, [pc, #472]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a75      	ldr	r2, [pc, #468]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c18:	f7fd ff80 	bl	8001b1c <HAL_GetTick>
 8003c1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003c20:	f7fd ff7c 	bl	8001b1c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b64      	cmp	r3, #100	@ 0x64
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e195      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c32:	4b6d      	ldr	r3, [pc, #436]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d021      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d11d      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003c52:	4b65      	ldr	r3, [pc, #404]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c58:	0c1b      	lsrs	r3, r3, #16
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003c60:	4b61      	ldr	r3, [pc, #388]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c66:	0e1b      	lsrs	r3, r3, #24
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	019a      	lsls	r2, r3, #6
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	041b      	lsls	r3, r3, #16
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	061b      	lsls	r3, r3, #24
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	071b      	lsls	r3, r3, #28
 8003c86:	4958      	ldr	r1, [pc, #352]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ca2:	d00a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d02e      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cb8:	d129      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003cba:	4b4b      	ldr	r3, [pc, #300]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc0:	0c1b      	lsrs	r3, r3, #16
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003cc8:	4b47      	ldr	r3, [pc, #284]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cce:	0f1b      	lsrs	r3, r3, #28
 8003cd0:	f003 0307 	and.w	r3, r3, #7
 8003cd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	019a      	lsls	r2, r3, #6
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	041b      	lsls	r3, r3, #16
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	061b      	lsls	r3, r3, #24
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	071b      	lsls	r3, r3, #28
 8003cee:	493e      	ldr	r1, [pc, #248]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cfc:	f023 021f 	bic.w	r2, r3, #31
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	3b01      	subs	r3, #1
 8003d06:	4938      	ldr	r1, [pc, #224]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d01d      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d1a:	4b33      	ldr	r3, [pc, #204]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d20:	0e1b      	lsrs	r3, r3, #24
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d28:	4b2f      	ldr	r3, [pc, #188]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d2e:	0f1b      	lsrs	r3, r3, #28
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	019a      	lsls	r2, r3, #6
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	041b      	lsls	r3, r3, #16
 8003d42:	431a      	orrs	r2, r3
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	061b      	lsls	r3, r3, #24
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	071b      	lsls	r3, r3, #28
 8003d4e:	4926      	ldr	r1, [pc, #152]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d011      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	019a      	lsls	r2, r3, #6
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	041b      	lsls	r3, r3, #16
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	071b      	lsls	r3, r3, #28
 8003d7e:	491a      	ldr	r1, [pc, #104]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d86:	4b18      	ldr	r3, [pc, #96]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a17      	ldr	r2, [pc, #92]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d92:	f7fd fec3 	bl	8001b1c <HAL_GetTick>
 8003d96:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d98:	e008      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d9a:	f7fd febf 	bl	8001b1c <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b64      	cmp	r3, #100	@ 0x64
 8003da6:	d901      	bls.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e0d8      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003dac:	4b0e      	ldr	r3, [pc, #56]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0f0      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	f040 80ce 	bne.w	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003dc0:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a08      	ldr	r2, [pc, #32]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dcc:	f7fd fea6 	bl	8001b1c <HAL_GetTick>
 8003dd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dd2:	e00b      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003dd4:	f7fd fea2 	bl	8001b1c <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	@ 0x64
 8003de0:	d904      	bls.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e0bb      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003de6:	bf00      	nop
 8003de8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dec:	4b5e      	ldr	r3, [pc, #376]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003df8:	d0ec      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d009      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d02e      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d12a      	bne.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e22:	4b51      	ldr	r3, [pc, #324]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e28:	0c1b      	lsrs	r3, r3, #16
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e30:	4b4d      	ldr	r3, [pc, #308]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e36:	0f1b      	lsrs	r3, r3, #28
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	019a      	lsls	r2, r3, #6
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	041b      	lsls	r3, r3, #16
 8003e48:	431a      	orrs	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	061b      	lsls	r3, r3, #24
 8003e50:	431a      	orrs	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	071b      	lsls	r3, r3, #28
 8003e56:	4944      	ldr	r1, [pc, #272]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e5e:	4b42      	ldr	r3, [pc, #264]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e64:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	021b      	lsls	r3, r3, #8
 8003e70:	493d      	ldr	r1, [pc, #244]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d022      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e8c:	d11d      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e8e:	4b36      	ldr	r3, [pc, #216]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e94:	0e1b      	lsrs	r3, r3, #24
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e9c:	4b32      	ldr	r3, [pc, #200]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea2:	0f1b      	lsrs	r3, r3, #28
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	019a      	lsls	r2, r3, #6
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	041b      	lsls	r3, r3, #16
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	061b      	lsls	r3, r3, #24
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	071b      	lsls	r3, r3, #28
 8003ec2:	4929      	ldr	r1, [pc, #164]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d028      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ed6:	4b24      	ldr	r3, [pc, #144]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003edc:	0e1b      	lsrs	r3, r3, #24
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ee4:	4b20      	ldr	r3, [pc, #128]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eea:	0c1b      	lsrs	r3, r3, #16
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	019a      	lsls	r2, r3, #6
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	041b      	lsls	r3, r3, #16
 8003efc:	431a      	orrs	r2, r3
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	061b      	lsls	r3, r3, #24
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	69db      	ldr	r3, [r3, #28]
 8003f08:	071b      	lsls	r3, r3, #28
 8003f0a:	4917      	ldr	r1, [pc, #92]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003f12:	4b15      	ldr	r3, [pc, #84]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f20:	4911      	ldr	r1, [pc, #68]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003f28:	4b0f      	ldr	r3, [pc, #60]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f34:	f7fd fdf2 	bl	8001b1c <HAL_GetTick>
 8003f38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f3c:	f7fd fdee 	bl	8001b1c <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b64      	cmp	r3, #100	@ 0x64
 8003f48:	d901      	bls.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e007      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f4e:	4b06      	ldr	r3, [pc, #24]	@ (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f5a:	d1ef      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3720      	adds	r7, #32
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40023800 	.word	0x40023800

08003f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e049      	b.n	8004012 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fd fc2a 	bl	80017ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4610      	mov	r0, r2
 8003fac:	f000 fd18 	bl	80049e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d001      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e054      	b.n	80040de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a26      	ldr	r2, [pc, #152]	@ (80040ec <HAL_TIM_Base_Start_IT+0xd0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d022      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800405e:	d01d      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a22      	ldr	r2, [pc, #136]	@ (80040f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d018      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a21      	ldr	r2, [pc, #132]	@ (80040f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d013      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1f      	ldr	r2, [pc, #124]	@ (80040f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d00e      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1e      	ldr	r2, [pc, #120]	@ (80040fc <HAL_TIM_Base_Start_IT+0xe0>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d009      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1c      	ldr	r2, [pc, #112]	@ (8004100 <HAL_TIM_Base_Start_IT+0xe4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d004      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x80>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1b      	ldr	r2, [pc, #108]	@ (8004104 <HAL_TIM_Base_Start_IT+0xe8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d115      	bne.n	80040c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	4b19      	ldr	r3, [pc, #100]	@ (8004108 <HAL_TIM_Base_Start_IT+0xec>)
 80040a4:	4013      	ands	r3, r2
 80040a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b06      	cmp	r3, #6
 80040ac:	d015      	beq.n	80040da <HAL_TIM_Base_Start_IT+0xbe>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b4:	d011      	beq.n	80040da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f042 0201 	orr.w	r2, r2, #1
 80040c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c6:	e008      	b.n	80040da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	e000      	b.n	80040dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40010400 	.word	0x40010400
 8004100:	40014000 	.word	0x40014000
 8004104:	40001800 	.word	0x40001800
 8004108:	00010007 	.word	0x00010007

0800410c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e049      	b.n	80041b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d106      	bne.n	8004138 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f841 	bl	80041ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3304      	adds	r3, #4
 8004148:	4619      	mov	r1, r3
 800414a:	4610      	mov	r0, r2
 800414c:	f000 fc48 	bl	80049e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b083      	sub	sp, #12
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d109      	bne.n	80041f4 <HAL_TIM_PWM_Start+0x24>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	bf14      	ite	ne
 80041ec:	2301      	movne	r3, #1
 80041ee:	2300      	moveq	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	e03c      	b.n	800426e <HAL_TIM_PWM_Start+0x9e>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	d109      	bne.n	800420e <HAL_TIM_PWM_Start+0x3e>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b01      	cmp	r3, #1
 8004204:	bf14      	ite	ne
 8004206:	2301      	movne	r3, #1
 8004208:	2300      	moveq	r3, #0
 800420a:	b2db      	uxtb	r3, r3
 800420c:	e02f      	b.n	800426e <HAL_TIM_PWM_Start+0x9e>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d109      	bne.n	8004228 <HAL_TIM_PWM_Start+0x58>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b01      	cmp	r3, #1
 800421e:	bf14      	ite	ne
 8004220:	2301      	movne	r3, #1
 8004222:	2300      	moveq	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	e022      	b.n	800426e <HAL_TIM_PWM_Start+0x9e>
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b0c      	cmp	r3, #12
 800422c:	d109      	bne.n	8004242 <HAL_TIM_PWM_Start+0x72>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b01      	cmp	r3, #1
 8004238:	bf14      	ite	ne
 800423a:	2301      	movne	r3, #1
 800423c:	2300      	moveq	r3, #0
 800423e:	b2db      	uxtb	r3, r3
 8004240:	e015      	b.n	800426e <HAL_TIM_PWM_Start+0x9e>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b10      	cmp	r3, #16
 8004246:	d109      	bne.n	800425c <HAL_TIM_PWM_Start+0x8c>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	bf14      	ite	ne
 8004254:	2301      	movne	r3, #1
 8004256:	2300      	moveq	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	e008      	b.n	800426e <HAL_TIM_PWM_Start+0x9e>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b01      	cmp	r3, #1
 8004266:	bf14      	ite	ne
 8004268:	2301      	movne	r3, #1
 800426a:	2300      	moveq	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e092      	b.n	800439c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d104      	bne.n	8004286 <HAL_TIM_PWM_Start+0xb6>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004284:	e023      	b.n	80042ce <HAL_TIM_PWM_Start+0xfe>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b04      	cmp	r3, #4
 800428a:	d104      	bne.n	8004296 <HAL_TIM_PWM_Start+0xc6>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004294:	e01b      	b.n	80042ce <HAL_TIM_PWM_Start+0xfe>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b08      	cmp	r3, #8
 800429a:	d104      	bne.n	80042a6 <HAL_TIM_PWM_Start+0xd6>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a4:	e013      	b.n	80042ce <HAL_TIM_PWM_Start+0xfe>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b0c      	cmp	r3, #12
 80042aa:	d104      	bne.n	80042b6 <HAL_TIM_PWM_Start+0xe6>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b4:	e00b      	b.n	80042ce <HAL_TIM_PWM_Start+0xfe>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b10      	cmp	r3, #16
 80042ba:	d104      	bne.n	80042c6 <HAL_TIM_PWM_Start+0xf6>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c4:	e003      	b.n	80042ce <HAL_TIM_PWM_Start+0xfe>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2201      	movs	r2, #1
 80042d4:	6839      	ldr	r1, [r7, #0]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 ff20 	bl	800511c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a30      	ldr	r2, [pc, #192]	@ (80043a4 <HAL_TIM_PWM_Start+0x1d4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d004      	beq.n	80042f0 <HAL_TIM_PWM_Start+0x120>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a2f      	ldr	r2, [pc, #188]	@ (80043a8 <HAL_TIM_PWM_Start+0x1d8>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d101      	bne.n	80042f4 <HAL_TIM_PWM_Start+0x124>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <HAL_TIM_PWM_Start+0x126>
 80042f4:	2300      	movs	r3, #0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d007      	beq.n	800430a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004308:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a25      	ldr	r2, [pc, #148]	@ (80043a4 <HAL_TIM_PWM_Start+0x1d4>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d022      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800431c:	d01d      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a22      	ldr	r2, [pc, #136]	@ (80043ac <HAL_TIM_PWM_Start+0x1dc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d018      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a20      	ldr	r2, [pc, #128]	@ (80043b0 <HAL_TIM_PWM_Start+0x1e0>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a1f      	ldr	r2, [pc, #124]	@ (80043b4 <HAL_TIM_PWM_Start+0x1e4>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d00e      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a19      	ldr	r2, [pc, #100]	@ (80043a8 <HAL_TIM_PWM_Start+0x1d8>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d009      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1b      	ldr	r2, [pc, #108]	@ (80043b8 <HAL_TIM_PWM_Start+0x1e8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_TIM_PWM_Start+0x18a>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a19      	ldr	r2, [pc, #100]	@ (80043bc <HAL_TIM_PWM_Start+0x1ec>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d115      	bne.n	8004386 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	4b17      	ldr	r3, [pc, #92]	@ (80043c0 <HAL_TIM_PWM_Start+0x1f0>)
 8004362:	4013      	ands	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2b06      	cmp	r3, #6
 800436a:	d015      	beq.n	8004398 <HAL_TIM_PWM_Start+0x1c8>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004372:	d011      	beq.n	8004398 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004384:	e008      	b.n	8004398 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0201 	orr.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	e000      	b.n	800439a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004398:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40010000 	.word	0x40010000
 80043a8:	40010400 	.word	0x40010400
 80043ac:	40000400 	.word	0x40000400
 80043b0:	40000800 	.word	0x40000800
 80043b4:	40000c00 	.word	0x40000c00
 80043b8:	40014000 	.word	0x40014000
 80043bc:	40001800 	.word	0x40001800
 80043c0:	00010007 	.word	0x00010007

080043c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d020      	beq.n	8004428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01b      	beq.n	8004428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0202 	mvn.w	r2, #2
 80043f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 fac8 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 8004414:	e005      	b.n	8004422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 faba 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 facb 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0204 	mvn.w	r2, #4
 8004444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2202      	movs	r2, #2
 800444a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 faa2 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 8004460:	e005      	b.n	800446e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fa94 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 faa5 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f003 0308 	and.w	r3, r3, #8
 800447a:	2b00      	cmp	r3, #0
 800447c:	d020      	beq.n	80044c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01b      	beq.n	80044c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0208 	mvn.w	r2, #8
 8004490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2204      	movs	r2, #4
 8004496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fa7c 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 80044ac:	e005      	b.n	80044ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fa6e 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 fa7f 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f003 0310 	and.w	r3, r3, #16
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d020      	beq.n	800450c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f003 0310 	and.w	r3, r3, #16
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d01b      	beq.n	800450c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0210 	mvn.w	r2, #16
 80044dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2208      	movs	r2, #8
 80044e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fa56 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 fa48 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fa59 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00c      	beq.n	8004530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0201 	mvn.w	r2, #1
 8004528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fc feda 	bl	80012e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004536:	2b00      	cmp	r3, #0
 8004538:	d104      	bne.n	8004544 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00c      	beq.n	800455e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800454a:	2b00      	cmp	r3, #0
 800454c:	d007      	beq.n	800455e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fe9d 	bl	8005298 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00c      	beq.n	8004582 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800456e:	2b00      	cmp	r3, #0
 8004570:	d007      	beq.n	8004582 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800457a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fe95 	bl	80052ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00c      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004592:	2b00      	cmp	r3, #0
 8004594:	d007      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800459e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fa13 	bl	80049cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00c      	beq.n	80045ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0320 	and.w	r3, r3, #32
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d007      	beq.n	80045ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f06f 0220 	mvn.w	r2, #32
 80045c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 fe5d 	bl	8005284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ca:	bf00      	nop
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
	...

080045d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d101      	bne.n	80045f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e0ff      	b.n	80047f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2b14      	cmp	r3, #20
 80045fe:	f200 80f0 	bhi.w	80047e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004602:	a201      	add	r2, pc, #4	@ (adr r2, 8004608 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004608:	0800465d 	.word	0x0800465d
 800460c:	080047e3 	.word	0x080047e3
 8004610:	080047e3 	.word	0x080047e3
 8004614:	080047e3 	.word	0x080047e3
 8004618:	0800469d 	.word	0x0800469d
 800461c:	080047e3 	.word	0x080047e3
 8004620:	080047e3 	.word	0x080047e3
 8004624:	080047e3 	.word	0x080047e3
 8004628:	080046df 	.word	0x080046df
 800462c:	080047e3 	.word	0x080047e3
 8004630:	080047e3 	.word	0x080047e3
 8004634:	080047e3 	.word	0x080047e3
 8004638:	0800471f 	.word	0x0800471f
 800463c:	080047e3 	.word	0x080047e3
 8004640:	080047e3 	.word	0x080047e3
 8004644:	080047e3 	.word	0x080047e3
 8004648:	08004761 	.word	0x08004761
 800464c:	080047e3 	.word	0x080047e3
 8004650:	080047e3 	.word	0x080047e3
 8004654:	080047e3 	.word	0x080047e3
 8004658:	080047a1 	.word	0x080047a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68b9      	ldr	r1, [r7, #8]
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fa62 	bl	8004b2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699a      	ldr	r2, [r3, #24]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0208 	orr.w	r2, r2, #8
 8004676:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0204 	bic.w	r2, r2, #4
 8004686:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6999      	ldr	r1, [r3, #24]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	691a      	ldr	r2, [r3, #16]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	619a      	str	r2, [r3, #24]
      break;
 800469a:	e0a5      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68b9      	ldr	r1, [r7, #8]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fab4 	bl	8004c10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699a      	ldr	r2, [r3, #24]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	699a      	ldr	r2, [r3, #24]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6999      	ldr	r1, [r3, #24]
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	021a      	lsls	r2, r3, #8
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	619a      	str	r2, [r3, #24]
      break;
 80046dc:	e084      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68b9      	ldr	r1, [r7, #8]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 fb0b 	bl	8004d00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	69da      	ldr	r2, [r3, #28]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f042 0208 	orr.w	r2, r2, #8
 80046f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69da      	ldr	r2, [r3, #28]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0204 	bic.w	r2, r2, #4
 8004708:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	69d9      	ldr	r1, [r3, #28]
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	61da      	str	r2, [r3, #28]
      break;
 800471c:	e064      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68b9      	ldr	r1, [r7, #8]
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fb61 	bl	8004dec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	69da      	ldr	r2, [r3, #28]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004738:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	69da      	ldr	r2, [r3, #28]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004748:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	69d9      	ldr	r1, [r3, #28]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	021a      	lsls	r2, r3, #8
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	61da      	str	r2, [r3, #28]
      break;
 800475e:	e043      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fb98 	bl	8004e9c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0208 	orr.w	r2, r2, #8
 800477a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0204 	bic.w	r2, r2, #4
 800478a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800479e:	e023      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fbca 	bl	8004f40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	021a      	lsls	r2, r3, #8
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047e0:	e002      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	75fb      	strb	r3, [r7, #23]
      break;
 80047e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop

080047fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <HAL_TIM_ConfigClockSource+0x1c>
 8004814:	2302      	movs	r3, #2
 8004816:	e0b4      	b.n	8004982 <HAL_TIM_ConfigClockSource+0x186>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	4b56      	ldr	r3, [pc, #344]	@ (800498c <HAL_TIM_ConfigClockSource+0x190>)
 8004834:	4013      	ands	r3, r2
 8004836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800483e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004850:	d03e      	beq.n	80048d0 <HAL_TIM_ConfigClockSource+0xd4>
 8004852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004856:	f200 8087 	bhi.w	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	f000 8086 	beq.w	800496e <HAL_TIM_ConfigClockSource+0x172>
 8004862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004866:	d87f      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004868:	2b70      	cmp	r3, #112	@ 0x70
 800486a:	d01a      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0xa6>
 800486c:	2b70      	cmp	r3, #112	@ 0x70
 800486e:	d87b      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004870:	2b60      	cmp	r3, #96	@ 0x60
 8004872:	d050      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x11a>
 8004874:	2b60      	cmp	r3, #96	@ 0x60
 8004876:	d877      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004878:	2b50      	cmp	r3, #80	@ 0x50
 800487a:	d03c      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0xfa>
 800487c:	2b50      	cmp	r3, #80	@ 0x50
 800487e:	d873      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004880:	2b40      	cmp	r3, #64	@ 0x40
 8004882:	d058      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0x13a>
 8004884:	2b40      	cmp	r3, #64	@ 0x40
 8004886:	d86f      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b30      	cmp	r3, #48	@ 0x30
 800488a:	d064      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 800488c:	2b30      	cmp	r3, #48	@ 0x30
 800488e:	d86b      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b20      	cmp	r3, #32
 8004892:	d060      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 8004894:	2b20      	cmp	r3, #32
 8004896:	d867      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004898:	2b00      	cmp	r3, #0
 800489a:	d05c      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 800489c:	2b10      	cmp	r3, #16
 800489e:	d05a      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 80048a0:	e062      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048b2:	f000 fc13 	bl	80050dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	609a      	str	r2, [r3, #8]
      break;
 80048ce:	e04f      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048e0:	f000 fbfc 	bl	80050dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048f2:	609a      	str	r2, [r3, #8]
      break;
 80048f4:	e03c      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004902:	461a      	mov	r2, r3
 8004904:	f000 fb70 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2150      	movs	r1, #80	@ 0x50
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fbc9 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004914:	e02c      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004922:	461a      	mov	r2, r3
 8004924:	f000 fb8f 	bl	8005046 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2160      	movs	r1, #96	@ 0x60
 800492e:	4618      	mov	r0, r3
 8004930:	f000 fbb9 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004934:	e01c      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004942:	461a      	mov	r2, r3
 8004944:	f000 fb50 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2140      	movs	r1, #64	@ 0x40
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fba9 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004954:	e00c      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4619      	mov	r1, r3
 8004960:	4610      	mov	r0, r2
 8004962:	f000 fba0 	bl	80050a6 <TIM_ITRx_SetConfig>
      break;
 8004966:	e003      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
      break;
 800496c:	e000      	b.n	8004970 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800496e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004980:	7bfb      	ldrb	r3, [r7, #15]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	fffeff88 	.word	0xfffeff88

08004990 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a43      	ldr	r2, [pc, #268]	@ (8004b00 <TIM_Base_SetConfig+0x120>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d013      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049fe:	d00f      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a40      	ldr	r2, [pc, #256]	@ (8004b04 <TIM_Base_SetConfig+0x124>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00b      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b08 <TIM_Base_SetConfig+0x128>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d007      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a3e      	ldr	r2, [pc, #248]	@ (8004b0c <TIM_Base_SetConfig+0x12c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d003      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b10 <TIM_Base_SetConfig+0x130>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d108      	bne.n	8004a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a32      	ldr	r2, [pc, #200]	@ (8004b00 <TIM_Base_SetConfig+0x120>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d02b      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a40:	d027      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a2f      	ldr	r2, [pc, #188]	@ (8004b04 <TIM_Base_SetConfig+0x124>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d023      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b08 <TIM_Base_SetConfig+0x128>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d01f      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a2d      	ldr	r2, [pc, #180]	@ (8004b0c <TIM_Base_SetConfig+0x12c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d01b      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8004b10 <TIM_Base_SetConfig+0x130>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d017      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a2b      	ldr	r2, [pc, #172]	@ (8004b14 <TIM_Base_SetConfig+0x134>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d013      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8004b18 <TIM_Base_SetConfig+0x138>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d00f      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a29      	ldr	r2, [pc, #164]	@ (8004b1c <TIM_Base_SetConfig+0x13c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d00b      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a28      	ldr	r2, [pc, #160]	@ (8004b20 <TIM_Base_SetConfig+0x140>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d007      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a27      	ldr	r2, [pc, #156]	@ (8004b24 <TIM_Base_SetConfig+0x144>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d003      	beq.n	8004a92 <TIM_Base_SetConfig+0xb2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a26      	ldr	r2, [pc, #152]	@ (8004b28 <TIM_Base_SetConfig+0x148>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d108      	bne.n	8004aa4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8004b00 <TIM_Base_SetConfig+0x120>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <TIM_Base_SetConfig+0xf2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a10      	ldr	r2, [pc, #64]	@ (8004b10 <TIM_Base_SetConfig+0x130>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d103      	bne.n	8004ada <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	691a      	ldr	r2, [r3, #16]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f043 0204 	orr.w	r2, r3, #4
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	601a      	str	r2, [r3, #0]
}
 8004af2:	bf00      	nop
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	40010000 	.word	0x40010000
 8004b04:	40000400 	.word	0x40000400
 8004b08:	40000800 	.word	0x40000800
 8004b0c:	40000c00 	.word	0x40000c00
 8004b10:	40010400 	.word	0x40010400
 8004b14:	40014000 	.word	0x40014000
 8004b18:	40014400 	.word	0x40014400
 8004b1c:	40014800 	.word	0x40014800
 8004b20:	40001800 	.word	0x40001800
 8004b24:	40001c00 	.word	0x40001c00
 8004b28:	40002000 	.word	0x40002000

08004b2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f023 0201 	bic.w	r2, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4b2b      	ldr	r3, [pc, #172]	@ (8004c04 <TIM_OC1_SetConfig+0xd8>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0303 	bic.w	r3, r3, #3
 8004b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f023 0302 	bic.w	r3, r3, #2
 8004b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a21      	ldr	r2, [pc, #132]	@ (8004c08 <TIM_OC1_SetConfig+0xdc>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d003      	beq.n	8004b90 <TIM_OC1_SetConfig+0x64>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a20      	ldr	r2, [pc, #128]	@ (8004c0c <TIM_OC1_SetConfig+0xe0>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d10c      	bne.n	8004baa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f023 0308 	bic.w	r3, r3, #8
 8004b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f023 0304 	bic.w	r3, r3, #4
 8004ba8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a16      	ldr	r2, [pc, #88]	@ (8004c08 <TIM_OC1_SetConfig+0xdc>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d003      	beq.n	8004bba <TIM_OC1_SetConfig+0x8e>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a15      	ldr	r2, [pc, #84]	@ (8004c0c <TIM_OC1_SetConfig+0xe0>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d111      	bne.n	8004bde <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	621a      	str	r2, [r3, #32]
}
 8004bf8:	bf00      	nop
 8004bfa:	371c      	adds	r7, #28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	fffeff8f 	.word	0xfffeff8f
 8004c08:	40010000 	.word	0x40010000
 8004c0c:	40010400 	.word	0x40010400

08004c10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	f023 0210 	bic.w	r2, r3, #16
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4b2e      	ldr	r3, [pc, #184]	@ (8004cf4 <TIM_OC2_SetConfig+0xe4>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	021b      	lsls	r3, r3, #8
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f023 0320 	bic.w	r3, r3, #32
 8004c5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a23      	ldr	r2, [pc, #140]	@ (8004cf8 <TIM_OC2_SetConfig+0xe8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d003      	beq.n	8004c78 <TIM_OC2_SetConfig+0x68>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a22      	ldr	r2, [pc, #136]	@ (8004cfc <TIM_OC2_SetConfig+0xec>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d10d      	bne.n	8004c94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	011b      	lsls	r3, r3, #4
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a18      	ldr	r2, [pc, #96]	@ (8004cf8 <TIM_OC2_SetConfig+0xe8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d003      	beq.n	8004ca4 <TIM_OC2_SetConfig+0x94>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a17      	ldr	r2, [pc, #92]	@ (8004cfc <TIM_OC2_SetConfig+0xec>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d113      	bne.n	8004ccc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685a      	ldr	r2, [r3, #4]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	621a      	str	r2, [r3, #32]
}
 8004ce6:	bf00      	nop
 8004ce8:	371c      	adds	r7, #28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	feff8fff 	.word	0xfeff8fff
 8004cf8:	40010000 	.word	0x40010000
 8004cfc:	40010400 	.word	0x40010400

08004d00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8004de0 <TIM_OC3_SetConfig+0xe0>)
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f023 0303 	bic.w	r3, r3, #3
 8004d36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	021b      	lsls	r3, r3, #8
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a22      	ldr	r2, [pc, #136]	@ (8004de4 <TIM_OC3_SetConfig+0xe4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d003      	beq.n	8004d66 <TIM_OC3_SetConfig+0x66>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a21      	ldr	r2, [pc, #132]	@ (8004de8 <TIM_OC3_SetConfig+0xe8>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d10d      	bne.n	8004d82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a17      	ldr	r2, [pc, #92]	@ (8004de4 <TIM_OC3_SetConfig+0xe4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d003      	beq.n	8004d92 <TIM_OC3_SetConfig+0x92>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a16      	ldr	r2, [pc, #88]	@ (8004de8 <TIM_OC3_SetConfig+0xe8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d113      	bne.n	8004dba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004da0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	011b      	lsls	r3, r3, #4
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	621a      	str	r2, [r3, #32]
}
 8004dd4:	bf00      	nop
 8004dd6:	371c      	adds	r7, #28
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	fffeff8f 	.word	0xfffeff8f
 8004de4:	40010000 	.word	0x40010000
 8004de8:	40010400 	.word	0x40010400

08004dec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4b1e      	ldr	r3, [pc, #120]	@ (8004e90 <TIM_OC4_SetConfig+0xa4>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	021b      	lsls	r3, r3, #8
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	031b      	lsls	r3, r3, #12
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a13      	ldr	r2, [pc, #76]	@ (8004e94 <TIM_OC4_SetConfig+0xa8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d003      	beq.n	8004e54 <TIM_OC4_SetConfig+0x68>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a12      	ldr	r2, [pc, #72]	@ (8004e98 <TIM_OC4_SetConfig+0xac>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d109      	bne.n	8004e68 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	695b      	ldr	r3, [r3, #20]
 8004e60:	019b      	lsls	r3, r3, #6
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	621a      	str	r2, [r3, #32]
}
 8004e82:	bf00      	nop
 8004e84:	371c      	adds	r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	feff8fff 	.word	0xfeff8fff
 8004e94:	40010000 	.word	0x40010000
 8004e98:	40010400 	.word	0x40010400

08004e9c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f34 <TIM_OC5_SetConfig+0x98>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004edc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	041b      	lsls	r3, r3, #16
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a12      	ldr	r2, [pc, #72]	@ (8004f38 <TIM_OC5_SetConfig+0x9c>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d003      	beq.n	8004efa <TIM_OC5_SetConfig+0x5e>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a11      	ldr	r2, [pc, #68]	@ (8004f3c <TIM_OC5_SetConfig+0xa0>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d109      	bne.n	8004f0e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	021b      	lsls	r3, r3, #8
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	621a      	str	r2, [r3, #32]
}
 8004f28:	bf00      	nop
 8004f2a:	371c      	adds	r7, #28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	fffeff8f 	.word	0xfffeff8f
 8004f38:	40010000 	.word	0x40010000
 8004f3c:	40010400 	.word	0x40010400

08004f40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004fdc <TIM_OC6_SetConfig+0x9c>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	021b      	lsls	r3, r3, #8
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	051b      	lsls	r3, r3, #20
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a13      	ldr	r2, [pc, #76]	@ (8004fe0 <TIM_OC6_SetConfig+0xa0>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d003      	beq.n	8004fa0 <TIM_OC6_SetConfig+0x60>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a12      	ldr	r2, [pc, #72]	@ (8004fe4 <TIM_OC6_SetConfig+0xa4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d109      	bne.n	8004fb4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fa6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	029b      	lsls	r3, r3, #10
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	621a      	str	r2, [r3, #32]
}
 8004fce:	bf00      	nop
 8004fd0:	371c      	adds	r7, #28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	feff8fff 	.word	0xfeff8fff
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40010400 	.word	0x40010400

08004fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 0201 	bic.w	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f023 030a 	bic.w	r3, r3, #10
 8005024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	621a      	str	r2, [r3, #32]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005046:	b480      	push	{r7}
 8005048:	b087      	sub	sp, #28
 800504a:	af00      	add	r7, sp, #0
 800504c:	60f8      	str	r0, [r7, #12]
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	f023 0210 	bic.w	r2, r3, #16
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	031b      	lsls	r3, r3, #12
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005082:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	621a      	str	r2, [r3, #32]
}
 800509a:	bf00      	nop
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b085      	sub	sp, #20
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	f043 0307 	orr.w	r3, r3, #7
 80050c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	609a      	str	r2, [r3, #8]
}
 80050d0:	bf00      	nop
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
 80050e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	021a      	lsls	r2, r3, #8
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	431a      	orrs	r2, r3
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4313      	orrs	r3, r2
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	609a      	str	r2, [r3, #8]
}
 8005110:	bf00      	nop
 8005112:	371c      	adds	r7, #28
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f003 031f 	and.w	r3, r3, #31
 800512e:	2201      	movs	r2, #1
 8005130:	fa02 f303 	lsl.w	r3, r2, r3
 8005134:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1a      	ldr	r2, [r3, #32]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	43db      	mvns	r3, r3
 800513e:	401a      	ands	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a1a      	ldr	r2, [r3, #32]
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f003 031f 	and.w	r3, r3, #31
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	fa01 f303 	lsl.w	r3, r1, r3
 8005154:	431a      	orrs	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	621a      	str	r2, [r3, #32]
}
 800515a:	bf00      	nop
 800515c:	371c      	adds	r7, #28
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
	...

08005168 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800517c:	2302      	movs	r3, #2
 800517e:	e06d      	b.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a30      	ldr	r2, [pc, #192]	@ (8005268 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a2f      	ldr	r2, [pc, #188]	@ (800526c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d108      	bne.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80051ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a20      	ldr	r2, [pc, #128]	@ (8005268 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d022      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f2:	d01d      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005270 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d018      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a1c      	ldr	r2, [pc, #112]	@ (8005274 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d013      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1a      	ldr	r2, [pc, #104]	@ (8005278 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00e      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a15      	ldr	r2, [pc, #84]	@ (800526c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d009      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a16      	ldr	r2, [pc, #88]	@ (800527c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a15      	ldr	r2, [pc, #84]	@ (8005280 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d10c      	bne.n	800524a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005236:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	4313      	orrs	r3, r2
 8005240:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3714      	adds	r7, #20
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	40010000 	.word	0x40010000
 800526c:	40010400 	.word	0x40010400
 8005270:	40000400 	.word	0x40000400
 8005274:	40000800 	.word	0x40000800
 8005278:	40000c00 	.word	0x40000c00
 800527c:	40014000 	.word	0x40014000
 8005280:	40001800 	.word	0x40001800

08005284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800528c:	bf00      	nop
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e040      	b.n	8005354 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fc fb40 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2224      	movs	r2, #36	@ 0x24
 80052ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0201 	bic.w	r2, r2, #1
 80052fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fbde 	bl	8005ac8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f977 	bl	8005600 <UART_SetConfig>
 8005312:	4603      	mov	r3, r0
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e01b      	b.n	8005354 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800532a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689a      	ldr	r2, [r3, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800533a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0201 	orr.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 fc5d 	bl	8005c0c <UART_CheckIdleState>
 8005352:	4603      	mov	r3, r0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3708      	adds	r7, #8
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b08a      	sub	sp, #40	@ 0x28
 8005360:	af02      	add	r7, sp, #8
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005370:	2b20      	cmp	r3, #32
 8005372:	d177      	bne.n	8005464 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d002      	beq.n	8005380 <HAL_UART_Transmit+0x24>
 800537a:	88fb      	ldrh	r3, [r7, #6]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e070      	b.n	8005466 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2221      	movs	r2, #33	@ 0x21
 8005390:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005392:	f7fc fbc3 	bl	8001b1c <HAL_GetTick>
 8005396:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	88fa      	ldrh	r2, [r7, #6]
 800539c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	88fa      	ldrh	r2, [r7, #6]
 80053a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053b0:	d108      	bne.n	80053c4 <HAL_UART_Transmit+0x68>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d104      	bne.n	80053c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80053ba:	2300      	movs	r3, #0
 80053bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	61bb      	str	r3, [r7, #24]
 80053c2:	e003      	b.n	80053cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053cc:	e02f      	b.n	800542e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	2200      	movs	r2, #0
 80053d6:	2180      	movs	r1, #128	@ 0x80
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 fcbf 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d004      	beq.n	80053ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e03b      	b.n	8005466 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10b      	bne.n	800540c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	881b      	ldrh	r3, [r3, #0]
 80053f8:	461a      	mov	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005402:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	3302      	adds	r3, #2
 8005408:	61bb      	str	r3, [r7, #24]
 800540a:	e007      	b.n	800541c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	781a      	ldrb	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	3301      	adds	r3, #1
 800541a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005422:	b29b      	uxth	r3, r3
 8005424:	3b01      	subs	r3, #1
 8005426:	b29a      	uxth	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005434:	b29b      	uxth	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1c9      	bne.n	80053ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2200      	movs	r2, #0
 8005442:	2140      	movs	r1, #64	@ 0x40
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 fc89 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d004      	beq.n	800545a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2220      	movs	r2, #32
 8005454:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e005      	b.n	8005466 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2220      	movs	r2, #32
 800545e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005460:	2300      	movs	r3, #0
 8005462:	e000      	b.n	8005466 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005464:	2302      	movs	r3, #2
  }
}
 8005466:	4618      	mov	r0, r3
 8005468:	3720      	adds	r7, #32
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b08a      	sub	sp, #40	@ 0x28
 8005472:	af02      	add	r7, sp, #8
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	603b      	str	r3, [r7, #0]
 800547a:	4613      	mov	r3, r2
 800547c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005484:	2b20      	cmp	r3, #32
 8005486:	f040 80b5 	bne.w	80055f4 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <HAL_UART_Receive+0x28>
 8005490:	88fb      	ldrh	r3, [r7, #6]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e0ad      	b.n	80055f6 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2222      	movs	r2, #34	@ 0x22
 80054a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054b0:	f7fc fb34 	bl	8001b1c <HAL_GetTick>
 80054b4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	88fa      	ldrh	r2, [r7, #6]
 80054ba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	88fa      	ldrh	r2, [r7, #6]
 80054c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ce:	d10e      	bne.n	80054ee <HAL_UART_Receive+0x80>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d105      	bne.n	80054e4 <HAL_UART_Receive+0x76>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80054de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80054e2:	e02d      	b.n	8005540 <HAL_UART_Receive+0xd2>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	22ff      	movs	r2, #255	@ 0xff
 80054e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80054ec:	e028      	b.n	8005540 <HAL_UART_Receive+0xd2>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10d      	bne.n	8005512 <HAL_UART_Receive+0xa4>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d104      	bne.n	8005508 <HAL_UART_Receive+0x9a>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	22ff      	movs	r2, #255	@ 0xff
 8005502:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005506:	e01b      	b.n	8005540 <HAL_UART_Receive+0xd2>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	227f      	movs	r2, #127	@ 0x7f
 800550c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005510:	e016      	b.n	8005540 <HAL_UART_Receive+0xd2>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800551a:	d10d      	bne.n	8005538 <HAL_UART_Receive+0xca>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d104      	bne.n	800552e <HAL_UART_Receive+0xc0>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	227f      	movs	r2, #127	@ 0x7f
 8005528:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800552c:	e008      	b.n	8005540 <HAL_UART_Receive+0xd2>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	223f      	movs	r2, #63	@ 0x3f
 8005532:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005536:	e003      	b.n	8005540 <HAL_UART_Receive+0xd2>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005546:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005550:	d108      	bne.n	8005564 <HAL_UART_Receive+0xf6>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d104      	bne.n	8005564 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800555a:	2300      	movs	r3, #0
 800555c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	e003      	b.n	800556c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005568:	2300      	movs	r3, #0
 800556a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800556c:	e036      	b.n	80055dc <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2200      	movs	r2, #0
 8005576:	2120      	movs	r1, #32
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f000 fbef 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d005      	beq.n	8005590 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2220      	movs	r2, #32
 8005588:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e032      	b.n	80055f6 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10c      	bne.n	80055b0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559c:	b29a      	uxth	r2, r3
 800559e:	8a7b      	ldrh	r3, [r7, #18]
 80055a0:	4013      	ands	r3, r2
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	3302      	adds	r3, #2
 80055ac:	61bb      	str	r3, [r7, #24]
 80055ae:	e00c      	b.n	80055ca <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	8a7b      	ldrh	r3, [r7, #18]
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	4013      	ands	r3, r2
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	3301      	adds	r3, #1
 80055c8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	3b01      	subs	r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1c2      	bne.n	800556e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80055f0:	2300      	movs	r3, #0
 80055f2:	e000      	b.n	80055f6 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80055f4:	2302      	movs	r3, #2
  }
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	431a      	orrs	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	431a      	orrs	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	4ba6      	ldr	r3, [pc, #664]	@ (80058c4 <UART_SetConfig+0x2c4>)
 800562c:	4013      	ands	r3, r2
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	6812      	ldr	r2, [r2, #0]
 8005632:	6979      	ldr	r1, [r7, #20]
 8005634:	430b      	orrs	r3, r1
 8005636:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	4313      	orrs	r3, r2
 800565c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	430a      	orrs	r2, r1
 8005670:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a94      	ldr	r2, [pc, #592]	@ (80058c8 <UART_SetConfig+0x2c8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d120      	bne.n	80056be <UART_SetConfig+0xbe>
 800567c:	4b93      	ldr	r3, [pc, #588]	@ (80058cc <UART_SetConfig+0x2cc>)
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005682:	f003 0303 	and.w	r3, r3, #3
 8005686:	2b03      	cmp	r3, #3
 8005688:	d816      	bhi.n	80056b8 <UART_SetConfig+0xb8>
 800568a:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <UART_SetConfig+0x90>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	080056a1 	.word	0x080056a1
 8005694:	080056ad 	.word	0x080056ad
 8005698:	080056a7 	.word	0x080056a7
 800569c:	080056b3 	.word	0x080056b3
 80056a0:	2301      	movs	r3, #1
 80056a2:	77fb      	strb	r3, [r7, #31]
 80056a4:	e150      	b.n	8005948 <UART_SetConfig+0x348>
 80056a6:	2302      	movs	r3, #2
 80056a8:	77fb      	strb	r3, [r7, #31]
 80056aa:	e14d      	b.n	8005948 <UART_SetConfig+0x348>
 80056ac:	2304      	movs	r3, #4
 80056ae:	77fb      	strb	r3, [r7, #31]
 80056b0:	e14a      	b.n	8005948 <UART_SetConfig+0x348>
 80056b2:	2308      	movs	r3, #8
 80056b4:	77fb      	strb	r3, [r7, #31]
 80056b6:	e147      	b.n	8005948 <UART_SetConfig+0x348>
 80056b8:	2310      	movs	r3, #16
 80056ba:	77fb      	strb	r3, [r7, #31]
 80056bc:	e144      	b.n	8005948 <UART_SetConfig+0x348>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a83      	ldr	r2, [pc, #524]	@ (80058d0 <UART_SetConfig+0x2d0>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d132      	bne.n	800572e <UART_SetConfig+0x12e>
 80056c8:	4b80      	ldr	r3, [pc, #512]	@ (80058cc <UART_SetConfig+0x2cc>)
 80056ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ce:	f003 030c 	and.w	r3, r3, #12
 80056d2:	2b0c      	cmp	r3, #12
 80056d4:	d828      	bhi.n	8005728 <UART_SetConfig+0x128>
 80056d6:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <UART_SetConfig+0xdc>)
 80056d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056dc:	08005711 	.word	0x08005711
 80056e0:	08005729 	.word	0x08005729
 80056e4:	08005729 	.word	0x08005729
 80056e8:	08005729 	.word	0x08005729
 80056ec:	0800571d 	.word	0x0800571d
 80056f0:	08005729 	.word	0x08005729
 80056f4:	08005729 	.word	0x08005729
 80056f8:	08005729 	.word	0x08005729
 80056fc:	08005717 	.word	0x08005717
 8005700:	08005729 	.word	0x08005729
 8005704:	08005729 	.word	0x08005729
 8005708:	08005729 	.word	0x08005729
 800570c:	08005723 	.word	0x08005723
 8005710:	2300      	movs	r3, #0
 8005712:	77fb      	strb	r3, [r7, #31]
 8005714:	e118      	b.n	8005948 <UART_SetConfig+0x348>
 8005716:	2302      	movs	r3, #2
 8005718:	77fb      	strb	r3, [r7, #31]
 800571a:	e115      	b.n	8005948 <UART_SetConfig+0x348>
 800571c:	2304      	movs	r3, #4
 800571e:	77fb      	strb	r3, [r7, #31]
 8005720:	e112      	b.n	8005948 <UART_SetConfig+0x348>
 8005722:	2308      	movs	r3, #8
 8005724:	77fb      	strb	r3, [r7, #31]
 8005726:	e10f      	b.n	8005948 <UART_SetConfig+0x348>
 8005728:	2310      	movs	r3, #16
 800572a:	77fb      	strb	r3, [r7, #31]
 800572c:	e10c      	b.n	8005948 <UART_SetConfig+0x348>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a68      	ldr	r2, [pc, #416]	@ (80058d4 <UART_SetConfig+0x2d4>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d120      	bne.n	800577a <UART_SetConfig+0x17a>
 8005738:	4b64      	ldr	r3, [pc, #400]	@ (80058cc <UART_SetConfig+0x2cc>)
 800573a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005742:	2b30      	cmp	r3, #48	@ 0x30
 8005744:	d013      	beq.n	800576e <UART_SetConfig+0x16e>
 8005746:	2b30      	cmp	r3, #48	@ 0x30
 8005748:	d814      	bhi.n	8005774 <UART_SetConfig+0x174>
 800574a:	2b20      	cmp	r3, #32
 800574c:	d009      	beq.n	8005762 <UART_SetConfig+0x162>
 800574e:	2b20      	cmp	r3, #32
 8005750:	d810      	bhi.n	8005774 <UART_SetConfig+0x174>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d002      	beq.n	800575c <UART_SetConfig+0x15c>
 8005756:	2b10      	cmp	r3, #16
 8005758:	d006      	beq.n	8005768 <UART_SetConfig+0x168>
 800575a:	e00b      	b.n	8005774 <UART_SetConfig+0x174>
 800575c:	2300      	movs	r3, #0
 800575e:	77fb      	strb	r3, [r7, #31]
 8005760:	e0f2      	b.n	8005948 <UART_SetConfig+0x348>
 8005762:	2302      	movs	r3, #2
 8005764:	77fb      	strb	r3, [r7, #31]
 8005766:	e0ef      	b.n	8005948 <UART_SetConfig+0x348>
 8005768:	2304      	movs	r3, #4
 800576a:	77fb      	strb	r3, [r7, #31]
 800576c:	e0ec      	b.n	8005948 <UART_SetConfig+0x348>
 800576e:	2308      	movs	r3, #8
 8005770:	77fb      	strb	r3, [r7, #31]
 8005772:	e0e9      	b.n	8005948 <UART_SetConfig+0x348>
 8005774:	2310      	movs	r3, #16
 8005776:	77fb      	strb	r3, [r7, #31]
 8005778:	e0e6      	b.n	8005948 <UART_SetConfig+0x348>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a56      	ldr	r2, [pc, #344]	@ (80058d8 <UART_SetConfig+0x2d8>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d120      	bne.n	80057c6 <UART_SetConfig+0x1c6>
 8005784:	4b51      	ldr	r3, [pc, #324]	@ (80058cc <UART_SetConfig+0x2cc>)
 8005786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800578a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800578e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005790:	d013      	beq.n	80057ba <UART_SetConfig+0x1ba>
 8005792:	2bc0      	cmp	r3, #192	@ 0xc0
 8005794:	d814      	bhi.n	80057c0 <UART_SetConfig+0x1c0>
 8005796:	2b80      	cmp	r3, #128	@ 0x80
 8005798:	d009      	beq.n	80057ae <UART_SetConfig+0x1ae>
 800579a:	2b80      	cmp	r3, #128	@ 0x80
 800579c:	d810      	bhi.n	80057c0 <UART_SetConfig+0x1c0>
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <UART_SetConfig+0x1a8>
 80057a2:	2b40      	cmp	r3, #64	@ 0x40
 80057a4:	d006      	beq.n	80057b4 <UART_SetConfig+0x1b4>
 80057a6:	e00b      	b.n	80057c0 <UART_SetConfig+0x1c0>
 80057a8:	2300      	movs	r3, #0
 80057aa:	77fb      	strb	r3, [r7, #31]
 80057ac:	e0cc      	b.n	8005948 <UART_SetConfig+0x348>
 80057ae:	2302      	movs	r3, #2
 80057b0:	77fb      	strb	r3, [r7, #31]
 80057b2:	e0c9      	b.n	8005948 <UART_SetConfig+0x348>
 80057b4:	2304      	movs	r3, #4
 80057b6:	77fb      	strb	r3, [r7, #31]
 80057b8:	e0c6      	b.n	8005948 <UART_SetConfig+0x348>
 80057ba:	2308      	movs	r3, #8
 80057bc:	77fb      	strb	r3, [r7, #31]
 80057be:	e0c3      	b.n	8005948 <UART_SetConfig+0x348>
 80057c0:	2310      	movs	r3, #16
 80057c2:	77fb      	strb	r3, [r7, #31]
 80057c4:	e0c0      	b.n	8005948 <UART_SetConfig+0x348>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a44      	ldr	r2, [pc, #272]	@ (80058dc <UART_SetConfig+0x2dc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d125      	bne.n	800581c <UART_SetConfig+0x21c>
 80057d0:	4b3e      	ldr	r3, [pc, #248]	@ (80058cc <UART_SetConfig+0x2cc>)
 80057d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057de:	d017      	beq.n	8005810 <UART_SetConfig+0x210>
 80057e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057e4:	d817      	bhi.n	8005816 <UART_SetConfig+0x216>
 80057e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ea:	d00b      	beq.n	8005804 <UART_SetConfig+0x204>
 80057ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057f0:	d811      	bhi.n	8005816 <UART_SetConfig+0x216>
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <UART_SetConfig+0x1fe>
 80057f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057fa:	d006      	beq.n	800580a <UART_SetConfig+0x20a>
 80057fc:	e00b      	b.n	8005816 <UART_SetConfig+0x216>
 80057fe:	2300      	movs	r3, #0
 8005800:	77fb      	strb	r3, [r7, #31]
 8005802:	e0a1      	b.n	8005948 <UART_SetConfig+0x348>
 8005804:	2302      	movs	r3, #2
 8005806:	77fb      	strb	r3, [r7, #31]
 8005808:	e09e      	b.n	8005948 <UART_SetConfig+0x348>
 800580a:	2304      	movs	r3, #4
 800580c:	77fb      	strb	r3, [r7, #31]
 800580e:	e09b      	b.n	8005948 <UART_SetConfig+0x348>
 8005810:	2308      	movs	r3, #8
 8005812:	77fb      	strb	r3, [r7, #31]
 8005814:	e098      	b.n	8005948 <UART_SetConfig+0x348>
 8005816:	2310      	movs	r3, #16
 8005818:	77fb      	strb	r3, [r7, #31]
 800581a:	e095      	b.n	8005948 <UART_SetConfig+0x348>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a2f      	ldr	r2, [pc, #188]	@ (80058e0 <UART_SetConfig+0x2e0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d125      	bne.n	8005872 <UART_SetConfig+0x272>
 8005826:	4b29      	ldr	r3, [pc, #164]	@ (80058cc <UART_SetConfig+0x2cc>)
 8005828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005830:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005834:	d017      	beq.n	8005866 <UART_SetConfig+0x266>
 8005836:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800583a:	d817      	bhi.n	800586c <UART_SetConfig+0x26c>
 800583c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005840:	d00b      	beq.n	800585a <UART_SetConfig+0x25a>
 8005842:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005846:	d811      	bhi.n	800586c <UART_SetConfig+0x26c>
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <UART_SetConfig+0x254>
 800584c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005850:	d006      	beq.n	8005860 <UART_SetConfig+0x260>
 8005852:	e00b      	b.n	800586c <UART_SetConfig+0x26c>
 8005854:	2301      	movs	r3, #1
 8005856:	77fb      	strb	r3, [r7, #31]
 8005858:	e076      	b.n	8005948 <UART_SetConfig+0x348>
 800585a:	2302      	movs	r3, #2
 800585c:	77fb      	strb	r3, [r7, #31]
 800585e:	e073      	b.n	8005948 <UART_SetConfig+0x348>
 8005860:	2304      	movs	r3, #4
 8005862:	77fb      	strb	r3, [r7, #31]
 8005864:	e070      	b.n	8005948 <UART_SetConfig+0x348>
 8005866:	2308      	movs	r3, #8
 8005868:	77fb      	strb	r3, [r7, #31]
 800586a:	e06d      	b.n	8005948 <UART_SetConfig+0x348>
 800586c:	2310      	movs	r3, #16
 800586e:	77fb      	strb	r3, [r7, #31]
 8005870:	e06a      	b.n	8005948 <UART_SetConfig+0x348>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1b      	ldr	r2, [pc, #108]	@ (80058e4 <UART_SetConfig+0x2e4>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d138      	bne.n	80058ee <UART_SetConfig+0x2ee>
 800587c:	4b13      	ldr	r3, [pc, #76]	@ (80058cc <UART_SetConfig+0x2cc>)
 800587e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005882:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005886:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800588a:	d017      	beq.n	80058bc <UART_SetConfig+0x2bc>
 800588c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005890:	d82a      	bhi.n	80058e8 <UART_SetConfig+0x2e8>
 8005892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005896:	d00b      	beq.n	80058b0 <UART_SetConfig+0x2b0>
 8005898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800589c:	d824      	bhi.n	80058e8 <UART_SetConfig+0x2e8>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <UART_SetConfig+0x2aa>
 80058a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058a6:	d006      	beq.n	80058b6 <UART_SetConfig+0x2b6>
 80058a8:	e01e      	b.n	80058e8 <UART_SetConfig+0x2e8>
 80058aa:	2300      	movs	r3, #0
 80058ac:	77fb      	strb	r3, [r7, #31]
 80058ae:	e04b      	b.n	8005948 <UART_SetConfig+0x348>
 80058b0:	2302      	movs	r3, #2
 80058b2:	77fb      	strb	r3, [r7, #31]
 80058b4:	e048      	b.n	8005948 <UART_SetConfig+0x348>
 80058b6:	2304      	movs	r3, #4
 80058b8:	77fb      	strb	r3, [r7, #31]
 80058ba:	e045      	b.n	8005948 <UART_SetConfig+0x348>
 80058bc:	2308      	movs	r3, #8
 80058be:	77fb      	strb	r3, [r7, #31]
 80058c0:	e042      	b.n	8005948 <UART_SetConfig+0x348>
 80058c2:	bf00      	nop
 80058c4:	efff69f3 	.word	0xefff69f3
 80058c8:	40011000 	.word	0x40011000
 80058cc:	40023800 	.word	0x40023800
 80058d0:	40004400 	.word	0x40004400
 80058d4:	40004800 	.word	0x40004800
 80058d8:	40004c00 	.word	0x40004c00
 80058dc:	40005000 	.word	0x40005000
 80058e0:	40011400 	.word	0x40011400
 80058e4:	40007800 	.word	0x40007800
 80058e8:	2310      	movs	r3, #16
 80058ea:	77fb      	strb	r3, [r7, #31]
 80058ec:	e02c      	b.n	8005948 <UART_SetConfig+0x348>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a72      	ldr	r2, [pc, #456]	@ (8005abc <UART_SetConfig+0x4bc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d125      	bne.n	8005944 <UART_SetConfig+0x344>
 80058f8:	4b71      	ldr	r3, [pc, #452]	@ (8005ac0 <UART_SetConfig+0x4c0>)
 80058fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005902:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005906:	d017      	beq.n	8005938 <UART_SetConfig+0x338>
 8005908:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800590c:	d817      	bhi.n	800593e <UART_SetConfig+0x33e>
 800590e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005912:	d00b      	beq.n	800592c <UART_SetConfig+0x32c>
 8005914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005918:	d811      	bhi.n	800593e <UART_SetConfig+0x33e>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <UART_SetConfig+0x326>
 800591e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005922:	d006      	beq.n	8005932 <UART_SetConfig+0x332>
 8005924:	e00b      	b.n	800593e <UART_SetConfig+0x33e>
 8005926:	2300      	movs	r3, #0
 8005928:	77fb      	strb	r3, [r7, #31]
 800592a:	e00d      	b.n	8005948 <UART_SetConfig+0x348>
 800592c:	2302      	movs	r3, #2
 800592e:	77fb      	strb	r3, [r7, #31]
 8005930:	e00a      	b.n	8005948 <UART_SetConfig+0x348>
 8005932:	2304      	movs	r3, #4
 8005934:	77fb      	strb	r3, [r7, #31]
 8005936:	e007      	b.n	8005948 <UART_SetConfig+0x348>
 8005938:	2308      	movs	r3, #8
 800593a:	77fb      	strb	r3, [r7, #31]
 800593c:	e004      	b.n	8005948 <UART_SetConfig+0x348>
 800593e:	2310      	movs	r3, #16
 8005940:	77fb      	strb	r3, [r7, #31]
 8005942:	e001      	b.n	8005948 <UART_SetConfig+0x348>
 8005944:	2310      	movs	r3, #16
 8005946:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005950:	d15b      	bne.n	8005a0a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005952:	7ffb      	ldrb	r3, [r7, #31]
 8005954:	2b08      	cmp	r3, #8
 8005956:	d828      	bhi.n	80059aa <UART_SetConfig+0x3aa>
 8005958:	a201      	add	r2, pc, #4	@ (adr r2, 8005960 <UART_SetConfig+0x360>)
 800595a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595e:	bf00      	nop
 8005960:	08005985 	.word	0x08005985
 8005964:	0800598d 	.word	0x0800598d
 8005968:	08005995 	.word	0x08005995
 800596c:	080059ab 	.word	0x080059ab
 8005970:	0800599b 	.word	0x0800599b
 8005974:	080059ab 	.word	0x080059ab
 8005978:	080059ab 	.word	0x080059ab
 800597c:	080059ab 	.word	0x080059ab
 8005980:	080059a3 	.word	0x080059a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005984:	f7fd fea2 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8005988:	61b8      	str	r0, [r7, #24]
        break;
 800598a:	e013      	b.n	80059b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800598c:	f7fd feb2 	bl	80036f4 <HAL_RCC_GetPCLK2Freq>
 8005990:	61b8      	str	r0, [r7, #24]
        break;
 8005992:	e00f      	b.n	80059b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005994:	4b4b      	ldr	r3, [pc, #300]	@ (8005ac4 <UART_SetConfig+0x4c4>)
 8005996:	61bb      	str	r3, [r7, #24]
        break;
 8005998:	e00c      	b.n	80059b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800599a:	f7fd fd85 	bl	80034a8 <HAL_RCC_GetSysClockFreq>
 800599e:	61b8      	str	r0, [r7, #24]
        break;
 80059a0:	e008      	b.n	80059b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059a6:	61bb      	str	r3, [r7, #24]
        break;
 80059a8:	e004      	b.n	80059b4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	77bb      	strb	r3, [r7, #30]
        break;
 80059b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d074      	beq.n	8005aa4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	005a      	lsls	r2, r3, #1
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	085b      	lsrs	r3, r3, #1
 80059c4:	441a      	add	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	2b0f      	cmp	r3, #15
 80059d4:	d916      	bls.n	8005a04 <UART_SetConfig+0x404>
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059dc:	d212      	bcs.n	8005a04 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	f023 030f 	bic.w	r3, r3, #15
 80059e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	085b      	lsrs	r3, r3, #1
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	f003 0307 	and.w	r3, r3, #7
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	89fb      	ldrh	r3, [r7, #14]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	89fa      	ldrh	r2, [r7, #14]
 8005a00:	60da      	str	r2, [r3, #12]
 8005a02:	e04f      	b.n	8005aa4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	77bb      	strb	r3, [r7, #30]
 8005a08:	e04c      	b.n	8005aa4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a0a:	7ffb      	ldrb	r3, [r7, #31]
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d828      	bhi.n	8005a62 <UART_SetConfig+0x462>
 8005a10:	a201      	add	r2, pc, #4	@ (adr r2, 8005a18 <UART_SetConfig+0x418>)
 8005a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a16:	bf00      	nop
 8005a18:	08005a3d 	.word	0x08005a3d
 8005a1c:	08005a45 	.word	0x08005a45
 8005a20:	08005a4d 	.word	0x08005a4d
 8005a24:	08005a63 	.word	0x08005a63
 8005a28:	08005a53 	.word	0x08005a53
 8005a2c:	08005a63 	.word	0x08005a63
 8005a30:	08005a63 	.word	0x08005a63
 8005a34:	08005a63 	.word	0x08005a63
 8005a38:	08005a5b 	.word	0x08005a5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a3c:	f7fd fe46 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8005a40:	61b8      	str	r0, [r7, #24]
        break;
 8005a42:	e013      	b.n	8005a6c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a44:	f7fd fe56 	bl	80036f4 <HAL_RCC_GetPCLK2Freq>
 8005a48:	61b8      	str	r0, [r7, #24]
        break;
 8005a4a:	e00f      	b.n	8005a6c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac4 <UART_SetConfig+0x4c4>)
 8005a4e:	61bb      	str	r3, [r7, #24]
        break;
 8005a50:	e00c      	b.n	8005a6c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a52:	f7fd fd29 	bl	80034a8 <HAL_RCC_GetSysClockFreq>
 8005a56:	61b8      	str	r0, [r7, #24]
        break;
 8005a58:	e008      	b.n	8005a6c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a5e:	61bb      	str	r3, [r7, #24]
        break;
 8005a60:	e004      	b.n	8005a6c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	77bb      	strb	r3, [r7, #30]
        break;
 8005a6a:	bf00      	nop
    }

    if (pclk != 0U)
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d018      	beq.n	8005aa4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	085a      	lsrs	r2, r3, #1
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	441a      	add	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	2b0f      	cmp	r3, #15
 8005a8a:	d909      	bls.n	8005aa0 <UART_SetConfig+0x4a0>
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a92:	d205      	bcs.n	8005aa0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	60da      	str	r2, [r3, #12]
 8005a9e:	e001      	b.n	8005aa4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005ab0:	7fbb      	ldrb	r3, [r7, #30]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3720      	adds	r7, #32
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	40007c00 	.word	0x40007c00
 8005ac0:	40023800 	.word	0x40023800
 8005ac4:	00f42400 	.word	0x00f42400

08005ac8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad4:	f003 0308 	and.w	r3, r3, #8
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00a      	beq.n	8005af2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00a      	beq.n	8005b36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3a:	f003 0304 	and.w	r3, r3, #4
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	f003 0310 	and.w	r3, r3, #16
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00a      	beq.n	8005b7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00a      	beq.n	8005b9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d01a      	beq.n	8005bde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bc6:	d10a      	bne.n	8005bde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00a      	beq.n	8005c00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	605a      	str	r2, [r3, #4]
  }
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b098      	sub	sp, #96	@ 0x60
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c1c:	f7fb ff7e 	bl	8001b1c <HAL_GetTick>
 8005c20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0308 	and.w	r3, r3, #8
 8005c2c:	2b08      	cmp	r3, #8
 8005c2e:	d12e      	bne.n	8005c8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f88c 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d021      	beq.n	8005c8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c52:	e853 3f00 	ldrex	r3, [r3]
 8005c56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	461a      	mov	r2, r3
 8005c66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c6a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e6      	bne.n	8005c4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e062      	b.n	8005d54 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0304 	and.w	r3, r3, #4
 8005c98:	2b04      	cmp	r3, #4
 8005c9a:	d149      	bne.n	8005d30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f856 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d03c      	beq.n	8005d30 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cbe:	e853 3f00 	ldrex	r3, [r3]
 8005cc2:	623b      	str	r3, [r7, #32]
   return(result);
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cdc:	e841 2300 	strex	r3, r2, [r1]
 8005ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1e6      	bne.n	8005cb6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3308      	adds	r3, #8
 8005cee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	e853 3f00 	ldrex	r3, [r3]
 8005cf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f023 0301 	bic.w	r3, r3, #1
 8005cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	3308      	adds	r3, #8
 8005d06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d08:	61fa      	str	r2, [r7, #28]
 8005d0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0c:	69b9      	ldr	r1, [r7, #24]
 8005d0e:	69fa      	ldr	r2, [r7, #28]
 8005d10:	e841 2300 	strex	r3, r2, [r1]
 8005d14:	617b      	str	r3, [r7, #20]
   return(result);
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1e5      	bne.n	8005ce8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e011      	b.n	8005d54 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2220      	movs	r2, #32
 8005d34:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3758      	adds	r7, #88	@ 0x58
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d6c:	e04f      	b.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d74:	d04b      	beq.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d76:	f7fb fed1 	bl	8001b1c <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d302      	bcc.n	8005d8c <UART_WaitOnFlagUntilTimeout+0x30>
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d101      	bne.n	8005d90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e04e      	b.n	8005e2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0304 	and.w	r3, r3, #4
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d037      	beq.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2b80      	cmp	r3, #128	@ 0x80
 8005da2:	d034      	beq.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b40      	cmp	r3, #64	@ 0x40
 8005da8:	d031      	beq.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69db      	ldr	r3, [r3, #28]
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d110      	bne.n	8005dda <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2208      	movs	r2, #8
 8005dbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f000 f838 	bl	8005e36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2208      	movs	r2, #8
 8005dca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e029      	b.n	8005e2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69db      	ldr	r3, [r3, #28]
 8005de0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005de4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005de8:	d111      	bne.n	8005e0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005df2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 f81e 	bl	8005e36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e00f      	b.n	8005e2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69da      	ldr	r2, [r3, #28]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4013      	ands	r3, r2
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	bf0c      	ite	eq
 8005e1e:	2301      	moveq	r3, #1
 8005e20:	2300      	movne	r3, #0
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	461a      	mov	r2, r3
 8005e26:	79fb      	ldrb	r3, [r7, #7]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d0a0      	beq.n	8005d6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e36:	b480      	push	{r7}
 8005e38:	b095      	sub	sp, #84	@ 0x54
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e5e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e6      	bne.n	8005e3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3308      	adds	r3, #8
 8005e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e78:	6a3b      	ldr	r3, [r7, #32]
 8005e7a:	e853 3f00 	ldrex	r3, [r3]
 8005e7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f023 0301 	bic.w	r3, r3, #1
 8005e86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	3308      	adds	r3, #8
 8005e8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e98:	e841 2300 	strex	r3, r2, [r1]
 8005e9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1e5      	bne.n	8005e70 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d118      	bne.n	8005ede <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	e853 3f00 	ldrex	r3, [r3]
 8005eb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	f023 0310 	bic.w	r3, r3, #16
 8005ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eca:	61bb      	str	r3, [r7, #24]
 8005ecc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ece:	6979      	ldr	r1, [r7, #20]
 8005ed0:	69ba      	ldr	r2, [r7, #24]
 8005ed2:	e841 2300 	strex	r3, r2, [r1]
 8005ed6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1e6      	bne.n	8005eac <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005ef2:	bf00      	nop
 8005ef4:	3754      	adds	r7, #84	@ 0x54
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
	...

08005f00 <arm_pid_init_f32>:
 8005f00:	ed90 7a08 	vldr	s14, [r0, #32]
 8005f04:	edd0 7a06 	vldr	s15, [r0, #24]
 8005f08:	ed90 6a07 	vldr	s12, [r0, #28]
 8005f0c:	eef1 6a67 	vneg.f32	s13, s15
 8005f10:	ed80 7a02 	vstr	s14, [r0, #8]
 8005f14:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005f18:	ee37 6a07 	vadd.f32	s12, s14, s14
 8005f1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005f20:	ee36 7ac6 	vsub.f32	s14, s13, s12
 8005f24:	edc0 7a00 	vstr	s15, [r0]
 8005f28:	ed80 7a01 	vstr	s14, [r0, #4]
 8005f2c:	b901      	cbnz	r1, 8005f30 <arm_pid_init_f32+0x30>
 8005f2e:	4770      	bx	lr
 8005f30:	2300      	movs	r3, #0
 8005f32:	60c3      	str	r3, [r0, #12]
 8005f34:	6103      	str	r3, [r0, #16]
 8005f36:	6143      	str	r3, [r0, #20]
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop

08005f3c <atof>:
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	f000 bdb5 	b.w	8006aac <strtod>

08005f42 <sulp>:
 8005f42:	b570      	push	{r4, r5, r6, lr}
 8005f44:	4604      	mov	r4, r0
 8005f46:	460d      	mov	r5, r1
 8005f48:	4616      	mov	r6, r2
 8005f4a:	ec45 4b10 	vmov	d0, r4, r5
 8005f4e:	f003 fa3d 	bl	80093cc <__ulp>
 8005f52:	b17e      	cbz	r6, 8005f74 <sulp+0x32>
 8005f54:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005f58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	dd09      	ble.n	8005f74 <sulp+0x32>
 8005f60:	051b      	lsls	r3, r3, #20
 8005f62:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8005f66:	2000      	movs	r0, #0
 8005f68:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8005f6c:	ec41 0b17 	vmov	d7, r0, r1
 8005f70:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005f74:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f78 <_strtod_l>:
 8005f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7c:	ed2d 8b0a 	vpush	{d8-d12}
 8005f80:	b097      	sub	sp, #92	@ 0x5c
 8005f82:	4688      	mov	r8, r1
 8005f84:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f86:	2200      	movs	r2, #0
 8005f88:	9212      	str	r2, [sp, #72]	@ 0x48
 8005f8a:	9005      	str	r0, [sp, #20]
 8005f8c:	f04f 0a00 	mov.w	sl, #0
 8005f90:	f04f 0b00 	mov.w	fp, #0
 8005f94:	460a      	mov	r2, r1
 8005f96:	9211      	str	r2, [sp, #68]	@ 0x44
 8005f98:	7811      	ldrb	r1, [r2, #0]
 8005f9a:	292b      	cmp	r1, #43	@ 0x2b
 8005f9c:	d04c      	beq.n	8006038 <_strtod_l+0xc0>
 8005f9e:	d839      	bhi.n	8006014 <_strtod_l+0x9c>
 8005fa0:	290d      	cmp	r1, #13
 8005fa2:	d833      	bhi.n	800600c <_strtod_l+0x94>
 8005fa4:	2908      	cmp	r1, #8
 8005fa6:	d833      	bhi.n	8006010 <_strtod_l+0x98>
 8005fa8:	2900      	cmp	r1, #0
 8005faa:	d03c      	beq.n	8006026 <_strtod_l+0xae>
 8005fac:	2200      	movs	r2, #0
 8005fae:	9208      	str	r2, [sp, #32]
 8005fb0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8005fb2:	782a      	ldrb	r2, [r5, #0]
 8005fb4:	2a30      	cmp	r2, #48	@ 0x30
 8005fb6:	f040 80b7 	bne.w	8006128 <_strtod_l+0x1b0>
 8005fba:	786a      	ldrb	r2, [r5, #1]
 8005fbc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005fc0:	2a58      	cmp	r2, #88	@ 0x58
 8005fc2:	d170      	bne.n	80060a6 <_strtod_l+0x12e>
 8005fc4:	9302      	str	r3, [sp, #8]
 8005fc6:	9b08      	ldr	r3, [sp, #32]
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	ab12      	add	r3, sp, #72	@ 0x48
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	4a90      	ldr	r2, [pc, #576]	@ (8006210 <_strtod_l+0x298>)
 8005fd0:	9805      	ldr	r0, [sp, #20]
 8005fd2:	ab13      	add	r3, sp, #76	@ 0x4c
 8005fd4:	a911      	add	r1, sp, #68	@ 0x44
 8005fd6:	f002 faf3 	bl	80085c0 <__gethex>
 8005fda:	f010 060f 	ands.w	r6, r0, #15
 8005fde:	4604      	mov	r4, r0
 8005fe0:	d005      	beq.n	8005fee <_strtod_l+0x76>
 8005fe2:	2e06      	cmp	r6, #6
 8005fe4:	d12a      	bne.n	800603c <_strtod_l+0xc4>
 8005fe6:	3501      	adds	r5, #1
 8005fe8:	2300      	movs	r3, #0
 8005fea:	9511      	str	r5, [sp, #68]	@ 0x44
 8005fec:	9308      	str	r3, [sp, #32]
 8005fee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f040 8537 	bne.w	8006a64 <_strtod_l+0xaec>
 8005ff6:	9b08      	ldr	r3, [sp, #32]
 8005ff8:	ec4b ab10 	vmov	d0, sl, fp
 8005ffc:	b1cb      	cbz	r3, 8006032 <_strtod_l+0xba>
 8005ffe:	eeb1 0b40 	vneg.f64	d0, d0
 8006002:	b017      	add	sp, #92	@ 0x5c
 8006004:	ecbd 8b0a 	vpop	{d8-d12}
 8006008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800600c:	2920      	cmp	r1, #32
 800600e:	d1cd      	bne.n	8005fac <_strtod_l+0x34>
 8006010:	3201      	adds	r2, #1
 8006012:	e7c0      	b.n	8005f96 <_strtod_l+0x1e>
 8006014:	292d      	cmp	r1, #45	@ 0x2d
 8006016:	d1c9      	bne.n	8005fac <_strtod_l+0x34>
 8006018:	2101      	movs	r1, #1
 800601a:	9108      	str	r1, [sp, #32]
 800601c:	1c51      	adds	r1, r2, #1
 800601e:	9111      	str	r1, [sp, #68]	@ 0x44
 8006020:	7852      	ldrb	r2, [r2, #1]
 8006022:	2a00      	cmp	r2, #0
 8006024:	d1c4      	bne.n	8005fb0 <_strtod_l+0x38>
 8006026:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006028:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800602c:	2b00      	cmp	r3, #0
 800602e:	f040 8517 	bne.w	8006a60 <_strtod_l+0xae8>
 8006032:	ec4b ab10 	vmov	d0, sl, fp
 8006036:	e7e4      	b.n	8006002 <_strtod_l+0x8a>
 8006038:	2100      	movs	r1, #0
 800603a:	e7ee      	b.n	800601a <_strtod_l+0xa2>
 800603c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800603e:	b13a      	cbz	r2, 8006050 <_strtod_l+0xd8>
 8006040:	2135      	movs	r1, #53	@ 0x35
 8006042:	a814      	add	r0, sp, #80	@ 0x50
 8006044:	f003 fab9 	bl	80095ba <__copybits>
 8006048:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800604a:	9805      	ldr	r0, [sp, #20]
 800604c:	f002 fe92 	bl	8008d74 <_Bfree>
 8006050:	1e73      	subs	r3, r6, #1
 8006052:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006054:	2b04      	cmp	r3, #4
 8006056:	d806      	bhi.n	8006066 <_strtod_l+0xee>
 8006058:	e8df f003 	tbb	[pc, r3]
 800605c:	201d0314 	.word	0x201d0314
 8006060:	14          	.byte	0x14
 8006061:	00          	.byte	0x00
 8006062:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8006066:	05e3      	lsls	r3, r4, #23
 8006068:	bf48      	it	mi
 800606a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800606e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006072:	0d1b      	lsrs	r3, r3, #20
 8006074:	051b      	lsls	r3, r3, #20
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1b9      	bne.n	8005fee <_strtod_l+0x76>
 800607a:	f001 fbc5 	bl	8007808 <__errno>
 800607e:	2322      	movs	r3, #34	@ 0x22
 8006080:	6003      	str	r3, [r0, #0]
 8006082:	e7b4      	b.n	8005fee <_strtod_l+0x76>
 8006084:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8006088:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800608c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006090:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006094:	e7e7      	b.n	8006066 <_strtod_l+0xee>
 8006096:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006218 <_strtod_l+0x2a0>
 800609a:	e7e4      	b.n	8006066 <_strtod_l+0xee>
 800609c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80060a0:	f04f 3aff 	mov.w	sl, #4294967295
 80060a4:	e7df      	b.n	8006066 <_strtod_l+0xee>
 80060a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	9211      	str	r2, [sp, #68]	@ 0x44
 80060ac:	785b      	ldrb	r3, [r3, #1]
 80060ae:	2b30      	cmp	r3, #48	@ 0x30
 80060b0:	d0f9      	beq.n	80060a6 <_strtod_l+0x12e>
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d09b      	beq.n	8005fee <_strtod_l+0x76>
 80060b6:	2301      	movs	r3, #1
 80060b8:	9307      	str	r3, [sp, #28]
 80060ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80060bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80060be:	2300      	movs	r3, #0
 80060c0:	9306      	str	r3, [sp, #24]
 80060c2:	4699      	mov	r9, r3
 80060c4:	461d      	mov	r5, r3
 80060c6:	220a      	movs	r2, #10
 80060c8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80060ca:	7804      	ldrb	r4, [r0, #0]
 80060cc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80060d0:	b2d9      	uxtb	r1, r3
 80060d2:	2909      	cmp	r1, #9
 80060d4:	d92a      	bls.n	800612c <_strtod_l+0x1b4>
 80060d6:	494f      	ldr	r1, [pc, #316]	@ (8006214 <_strtod_l+0x29c>)
 80060d8:	2201      	movs	r2, #1
 80060da:	f001 fb39 	bl	8007750 <strncmp>
 80060de:	b398      	cbz	r0, 8006148 <_strtod_l+0x1d0>
 80060e0:	2000      	movs	r0, #0
 80060e2:	4622      	mov	r2, r4
 80060e4:	462b      	mov	r3, r5
 80060e6:	4607      	mov	r7, r0
 80060e8:	4601      	mov	r1, r0
 80060ea:	2a65      	cmp	r2, #101	@ 0x65
 80060ec:	d001      	beq.n	80060f2 <_strtod_l+0x17a>
 80060ee:	2a45      	cmp	r2, #69	@ 0x45
 80060f0:	d118      	bne.n	8006124 <_strtod_l+0x1ac>
 80060f2:	b91b      	cbnz	r3, 80060fc <_strtod_l+0x184>
 80060f4:	9b07      	ldr	r3, [sp, #28]
 80060f6:	4303      	orrs	r3, r0
 80060f8:	d095      	beq.n	8006026 <_strtod_l+0xae>
 80060fa:	2300      	movs	r3, #0
 80060fc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8006100:	f108 0201 	add.w	r2, r8, #1
 8006104:	9211      	str	r2, [sp, #68]	@ 0x44
 8006106:	f898 2001 	ldrb.w	r2, [r8, #1]
 800610a:	2a2b      	cmp	r2, #43	@ 0x2b
 800610c:	d074      	beq.n	80061f8 <_strtod_l+0x280>
 800610e:	2a2d      	cmp	r2, #45	@ 0x2d
 8006110:	d07a      	beq.n	8006208 <_strtod_l+0x290>
 8006112:	f04f 0e00 	mov.w	lr, #0
 8006116:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800611a:	2c09      	cmp	r4, #9
 800611c:	f240 8082 	bls.w	8006224 <_strtod_l+0x2ac>
 8006120:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8006124:	2400      	movs	r4, #0
 8006126:	e09d      	b.n	8006264 <_strtod_l+0x2ec>
 8006128:	2300      	movs	r3, #0
 800612a:	e7c5      	b.n	80060b8 <_strtod_l+0x140>
 800612c:	2d08      	cmp	r5, #8
 800612e:	bfc8      	it	gt
 8006130:	9906      	ldrgt	r1, [sp, #24]
 8006132:	f100 0001 	add.w	r0, r0, #1
 8006136:	bfca      	itet	gt
 8006138:	fb02 3301 	mlagt	r3, r2, r1, r3
 800613c:	fb02 3909 	mlale	r9, r2, r9, r3
 8006140:	9306      	strgt	r3, [sp, #24]
 8006142:	3501      	adds	r5, #1
 8006144:	9011      	str	r0, [sp, #68]	@ 0x44
 8006146:	e7bf      	b.n	80060c8 <_strtod_l+0x150>
 8006148:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	9211      	str	r2, [sp, #68]	@ 0x44
 800614e:	785a      	ldrb	r2, [r3, #1]
 8006150:	b3bd      	cbz	r5, 80061c2 <_strtod_l+0x24a>
 8006152:	4607      	mov	r7, r0
 8006154:	462b      	mov	r3, r5
 8006156:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800615a:	2909      	cmp	r1, #9
 800615c:	d912      	bls.n	8006184 <_strtod_l+0x20c>
 800615e:	2101      	movs	r1, #1
 8006160:	e7c3      	b.n	80060ea <_strtod_l+0x172>
 8006162:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	9211      	str	r2, [sp, #68]	@ 0x44
 8006168:	785a      	ldrb	r2, [r3, #1]
 800616a:	3001      	adds	r0, #1
 800616c:	2a30      	cmp	r2, #48	@ 0x30
 800616e:	d0f8      	beq.n	8006162 <_strtod_l+0x1ea>
 8006170:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006174:	2b08      	cmp	r3, #8
 8006176:	f200 847a 	bhi.w	8006a6e <_strtod_l+0xaf6>
 800617a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800617c:	930a      	str	r3, [sp, #40]	@ 0x28
 800617e:	4607      	mov	r7, r0
 8006180:	2000      	movs	r0, #0
 8006182:	4603      	mov	r3, r0
 8006184:	3a30      	subs	r2, #48	@ 0x30
 8006186:	f100 0101 	add.w	r1, r0, #1
 800618a:	d014      	beq.n	80061b6 <_strtod_l+0x23e>
 800618c:	440f      	add	r7, r1
 800618e:	469c      	mov	ip, r3
 8006190:	f04f 0e0a 	mov.w	lr, #10
 8006194:	f10c 0401 	add.w	r4, ip, #1
 8006198:	1ae6      	subs	r6, r4, r3
 800619a:	42b1      	cmp	r1, r6
 800619c:	dc13      	bgt.n	80061c6 <_strtod_l+0x24e>
 800619e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80061a2:	1819      	adds	r1, r3, r0
 80061a4:	2908      	cmp	r1, #8
 80061a6:	f103 0301 	add.w	r3, r3, #1
 80061aa:	4403      	add	r3, r0
 80061ac:	dc19      	bgt.n	80061e2 <_strtod_l+0x26a>
 80061ae:	210a      	movs	r1, #10
 80061b0:	fb01 2909 	mla	r9, r1, r9, r2
 80061b4:	2100      	movs	r1, #0
 80061b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061b8:	1c50      	adds	r0, r2, #1
 80061ba:	9011      	str	r0, [sp, #68]	@ 0x44
 80061bc:	7852      	ldrb	r2, [r2, #1]
 80061be:	4608      	mov	r0, r1
 80061c0:	e7c9      	b.n	8006156 <_strtod_l+0x1de>
 80061c2:	4628      	mov	r0, r5
 80061c4:	e7d2      	b.n	800616c <_strtod_l+0x1f4>
 80061c6:	f1bc 0f08 	cmp.w	ip, #8
 80061ca:	dc03      	bgt.n	80061d4 <_strtod_l+0x25c>
 80061cc:	fb0e f909 	mul.w	r9, lr, r9
 80061d0:	46a4      	mov	ip, r4
 80061d2:	e7df      	b.n	8006194 <_strtod_l+0x21c>
 80061d4:	2c10      	cmp	r4, #16
 80061d6:	bfde      	ittt	le
 80061d8:	9e06      	ldrle	r6, [sp, #24]
 80061da:	fb0e f606 	mulle.w	r6, lr, r6
 80061de:	9606      	strle	r6, [sp, #24]
 80061e0:	e7f6      	b.n	80061d0 <_strtod_l+0x258>
 80061e2:	290f      	cmp	r1, #15
 80061e4:	bfdf      	itttt	le
 80061e6:	9806      	ldrle	r0, [sp, #24]
 80061e8:	210a      	movle	r1, #10
 80061ea:	fb01 2200 	mlale	r2, r1, r0, r2
 80061ee:	9206      	strle	r2, [sp, #24]
 80061f0:	e7e0      	b.n	80061b4 <_strtod_l+0x23c>
 80061f2:	2700      	movs	r7, #0
 80061f4:	2101      	movs	r1, #1
 80061f6:	e77d      	b.n	80060f4 <_strtod_l+0x17c>
 80061f8:	f04f 0e00 	mov.w	lr, #0
 80061fc:	f108 0202 	add.w	r2, r8, #2
 8006200:	9211      	str	r2, [sp, #68]	@ 0x44
 8006202:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006206:	e786      	b.n	8006116 <_strtod_l+0x19e>
 8006208:	f04f 0e01 	mov.w	lr, #1
 800620c:	e7f6      	b.n	80061fc <_strtod_l+0x284>
 800620e:	bf00      	nop
 8006210:	08009f5c 	.word	0x08009f5c
 8006214:	08009d74 	.word	0x08009d74
 8006218:	7ff00000 	.word	0x7ff00000
 800621c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800621e:	1c54      	adds	r4, r2, #1
 8006220:	9411      	str	r4, [sp, #68]	@ 0x44
 8006222:	7852      	ldrb	r2, [r2, #1]
 8006224:	2a30      	cmp	r2, #48	@ 0x30
 8006226:	d0f9      	beq.n	800621c <_strtod_l+0x2a4>
 8006228:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800622c:	2c08      	cmp	r4, #8
 800622e:	f63f af79 	bhi.w	8006124 <_strtod_l+0x1ac>
 8006232:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8006236:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006238:	9209      	str	r2, [sp, #36]	@ 0x24
 800623a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800623c:	1c54      	adds	r4, r2, #1
 800623e:	9411      	str	r4, [sp, #68]	@ 0x44
 8006240:	7852      	ldrb	r2, [r2, #1]
 8006242:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8006246:	2e09      	cmp	r6, #9
 8006248:	d937      	bls.n	80062ba <_strtod_l+0x342>
 800624a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800624c:	1ba4      	subs	r4, r4, r6
 800624e:	2c08      	cmp	r4, #8
 8006250:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8006254:	dc02      	bgt.n	800625c <_strtod_l+0x2e4>
 8006256:	4564      	cmp	r4, ip
 8006258:	bfa8      	it	ge
 800625a:	4664      	movge	r4, ip
 800625c:	f1be 0f00 	cmp.w	lr, #0
 8006260:	d000      	beq.n	8006264 <_strtod_l+0x2ec>
 8006262:	4264      	negs	r4, r4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d14d      	bne.n	8006304 <_strtod_l+0x38c>
 8006268:	9b07      	ldr	r3, [sp, #28]
 800626a:	4318      	orrs	r0, r3
 800626c:	f47f aebf 	bne.w	8005fee <_strtod_l+0x76>
 8006270:	2900      	cmp	r1, #0
 8006272:	f47f aed8 	bne.w	8006026 <_strtod_l+0xae>
 8006276:	2a69      	cmp	r2, #105	@ 0x69
 8006278:	d027      	beq.n	80062ca <_strtod_l+0x352>
 800627a:	dc24      	bgt.n	80062c6 <_strtod_l+0x34e>
 800627c:	2a49      	cmp	r2, #73	@ 0x49
 800627e:	d024      	beq.n	80062ca <_strtod_l+0x352>
 8006280:	2a4e      	cmp	r2, #78	@ 0x4e
 8006282:	f47f aed0 	bne.w	8006026 <_strtod_l+0xae>
 8006286:	4997      	ldr	r1, [pc, #604]	@ (80064e4 <_strtod_l+0x56c>)
 8006288:	a811      	add	r0, sp, #68	@ 0x44
 800628a:	f002 fbbb 	bl	8008a04 <__match>
 800628e:	2800      	cmp	r0, #0
 8006290:	f43f aec9 	beq.w	8006026 <_strtod_l+0xae>
 8006294:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	2b28      	cmp	r3, #40	@ 0x28
 800629a:	d12d      	bne.n	80062f8 <_strtod_l+0x380>
 800629c:	4992      	ldr	r1, [pc, #584]	@ (80064e8 <_strtod_l+0x570>)
 800629e:	aa14      	add	r2, sp, #80	@ 0x50
 80062a0:	a811      	add	r0, sp, #68	@ 0x44
 80062a2:	f002 fbc3 	bl	8008a2c <__hexnan>
 80062a6:	2805      	cmp	r0, #5
 80062a8:	d126      	bne.n	80062f8 <_strtod_l+0x380>
 80062aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80062ac:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80062b0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80062b4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80062b8:	e699      	b.n	8005fee <_strtod_l+0x76>
 80062ba:	240a      	movs	r4, #10
 80062bc:	fb04 2c0c 	mla	ip, r4, ip, r2
 80062c0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80062c4:	e7b9      	b.n	800623a <_strtod_l+0x2c2>
 80062c6:	2a6e      	cmp	r2, #110	@ 0x6e
 80062c8:	e7db      	b.n	8006282 <_strtod_l+0x30a>
 80062ca:	4988      	ldr	r1, [pc, #544]	@ (80064ec <_strtod_l+0x574>)
 80062cc:	a811      	add	r0, sp, #68	@ 0x44
 80062ce:	f002 fb99 	bl	8008a04 <__match>
 80062d2:	2800      	cmp	r0, #0
 80062d4:	f43f aea7 	beq.w	8006026 <_strtod_l+0xae>
 80062d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062da:	4985      	ldr	r1, [pc, #532]	@ (80064f0 <_strtod_l+0x578>)
 80062dc:	3b01      	subs	r3, #1
 80062de:	a811      	add	r0, sp, #68	@ 0x44
 80062e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80062e2:	f002 fb8f 	bl	8008a04 <__match>
 80062e6:	b910      	cbnz	r0, 80062ee <_strtod_l+0x376>
 80062e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062ea:	3301      	adds	r3, #1
 80062ec:	9311      	str	r3, [sp, #68]	@ 0x44
 80062ee:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8006504 <_strtod_l+0x58c>
 80062f2:	f04f 0a00 	mov.w	sl, #0
 80062f6:	e67a      	b.n	8005fee <_strtod_l+0x76>
 80062f8:	487e      	ldr	r0, [pc, #504]	@ (80064f4 <_strtod_l+0x57c>)
 80062fa:	f001 fac1 	bl	8007880 <nan>
 80062fe:	ec5b ab10 	vmov	sl, fp, d0
 8006302:	e674      	b.n	8005fee <_strtod_l+0x76>
 8006304:	ee07 9a90 	vmov	s15, r9
 8006308:	1be2      	subs	r2, r4, r7
 800630a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800630e:	2d00      	cmp	r5, #0
 8006310:	bf08      	it	eq
 8006312:	461d      	moveq	r5, r3
 8006314:	2b10      	cmp	r3, #16
 8006316:	9209      	str	r2, [sp, #36]	@ 0x24
 8006318:	461a      	mov	r2, r3
 800631a:	bfa8      	it	ge
 800631c:	2210      	movge	r2, #16
 800631e:	2b09      	cmp	r3, #9
 8006320:	ec5b ab17 	vmov	sl, fp, d7
 8006324:	dc15      	bgt.n	8006352 <_strtod_l+0x3da>
 8006326:	1be1      	subs	r1, r4, r7
 8006328:	2900      	cmp	r1, #0
 800632a:	f43f ae60 	beq.w	8005fee <_strtod_l+0x76>
 800632e:	eba4 0107 	sub.w	r1, r4, r7
 8006332:	dd72      	ble.n	800641a <_strtod_l+0x4a2>
 8006334:	2916      	cmp	r1, #22
 8006336:	dc59      	bgt.n	80063ec <_strtod_l+0x474>
 8006338:	4b6f      	ldr	r3, [pc, #444]	@ (80064f8 <_strtod_l+0x580>)
 800633a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800633c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006340:	ed93 7b00 	vldr	d7, [r3]
 8006344:	ec4b ab16 	vmov	d6, sl, fp
 8006348:	ee27 7b06 	vmul.f64	d7, d7, d6
 800634c:	ec5b ab17 	vmov	sl, fp, d7
 8006350:	e64d      	b.n	8005fee <_strtod_l+0x76>
 8006352:	4969      	ldr	r1, [pc, #420]	@ (80064f8 <_strtod_l+0x580>)
 8006354:	eddd 6a06 	vldr	s13, [sp, #24]
 8006358:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800635c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8006360:	2b0f      	cmp	r3, #15
 8006362:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8006366:	eea7 6b05 	vfma.f64	d6, d7, d5
 800636a:	ec5b ab16 	vmov	sl, fp, d6
 800636e:	ddda      	ble.n	8006326 <_strtod_l+0x3ae>
 8006370:	1a9a      	subs	r2, r3, r2
 8006372:	1be1      	subs	r1, r4, r7
 8006374:	440a      	add	r2, r1
 8006376:	2a00      	cmp	r2, #0
 8006378:	f340 8094 	ble.w	80064a4 <_strtod_l+0x52c>
 800637c:	f012 000f 	ands.w	r0, r2, #15
 8006380:	d00a      	beq.n	8006398 <_strtod_l+0x420>
 8006382:	495d      	ldr	r1, [pc, #372]	@ (80064f8 <_strtod_l+0x580>)
 8006384:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006388:	ed91 7b00 	vldr	d7, [r1]
 800638c:	ec4b ab16 	vmov	d6, sl, fp
 8006390:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006394:	ec5b ab17 	vmov	sl, fp, d7
 8006398:	f032 020f 	bics.w	r2, r2, #15
 800639c:	d073      	beq.n	8006486 <_strtod_l+0x50e>
 800639e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80063a2:	dd47      	ble.n	8006434 <_strtod_l+0x4bc>
 80063a4:	2400      	movs	r4, #0
 80063a6:	4625      	mov	r5, r4
 80063a8:	9407      	str	r4, [sp, #28]
 80063aa:	4626      	mov	r6, r4
 80063ac:	9a05      	ldr	r2, [sp, #20]
 80063ae:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8006504 <_strtod_l+0x58c>
 80063b2:	2322      	movs	r3, #34	@ 0x22
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	f04f 0a00 	mov.w	sl, #0
 80063ba:	9b07      	ldr	r3, [sp, #28]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f43f ae16 	beq.w	8005fee <_strtod_l+0x76>
 80063c2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80063c4:	9805      	ldr	r0, [sp, #20]
 80063c6:	f002 fcd5 	bl	8008d74 <_Bfree>
 80063ca:	9805      	ldr	r0, [sp, #20]
 80063cc:	4631      	mov	r1, r6
 80063ce:	f002 fcd1 	bl	8008d74 <_Bfree>
 80063d2:	9805      	ldr	r0, [sp, #20]
 80063d4:	4629      	mov	r1, r5
 80063d6:	f002 fccd 	bl	8008d74 <_Bfree>
 80063da:	9907      	ldr	r1, [sp, #28]
 80063dc:	9805      	ldr	r0, [sp, #20]
 80063de:	f002 fcc9 	bl	8008d74 <_Bfree>
 80063e2:	9805      	ldr	r0, [sp, #20]
 80063e4:	4621      	mov	r1, r4
 80063e6:	f002 fcc5 	bl	8008d74 <_Bfree>
 80063ea:	e600      	b.n	8005fee <_strtod_l+0x76>
 80063ec:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80063f0:	1be0      	subs	r0, r4, r7
 80063f2:	4281      	cmp	r1, r0
 80063f4:	dbbc      	blt.n	8006370 <_strtod_l+0x3f8>
 80063f6:	4a40      	ldr	r2, [pc, #256]	@ (80064f8 <_strtod_l+0x580>)
 80063f8:	f1c3 030f 	rsb	r3, r3, #15
 80063fc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006400:	ed91 7b00 	vldr	d7, [r1]
 8006404:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006406:	ec4b ab16 	vmov	d6, sl, fp
 800640a:	1acb      	subs	r3, r1, r3
 800640c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006410:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006414:	ed92 6b00 	vldr	d6, [r2]
 8006418:	e796      	b.n	8006348 <_strtod_l+0x3d0>
 800641a:	3116      	adds	r1, #22
 800641c:	dba8      	blt.n	8006370 <_strtod_l+0x3f8>
 800641e:	4b36      	ldr	r3, [pc, #216]	@ (80064f8 <_strtod_l+0x580>)
 8006420:	1b3c      	subs	r4, r7, r4
 8006422:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8006426:	ed94 7b00 	vldr	d7, [r4]
 800642a:	ec4b ab16 	vmov	d6, sl, fp
 800642e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006432:	e78b      	b.n	800634c <_strtod_l+0x3d4>
 8006434:	2000      	movs	r0, #0
 8006436:	ec4b ab17 	vmov	d7, sl, fp
 800643a:	4e30      	ldr	r6, [pc, #192]	@ (80064fc <_strtod_l+0x584>)
 800643c:	1112      	asrs	r2, r2, #4
 800643e:	4601      	mov	r1, r0
 8006440:	2a01      	cmp	r2, #1
 8006442:	dc23      	bgt.n	800648c <_strtod_l+0x514>
 8006444:	b108      	cbz	r0, 800644a <_strtod_l+0x4d2>
 8006446:	ec5b ab17 	vmov	sl, fp, d7
 800644a:	4a2c      	ldr	r2, [pc, #176]	@ (80064fc <_strtod_l+0x584>)
 800644c:	482c      	ldr	r0, [pc, #176]	@ (8006500 <_strtod_l+0x588>)
 800644e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006452:	ed92 7b00 	vldr	d7, [r2]
 8006456:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800645a:	ec4b ab16 	vmov	d6, sl, fp
 800645e:	4a29      	ldr	r2, [pc, #164]	@ (8006504 <_strtod_l+0x58c>)
 8006460:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006464:	ee17 1a90 	vmov	r1, s15
 8006468:	400a      	ands	r2, r1
 800646a:	4282      	cmp	r2, r0
 800646c:	ec5b ab17 	vmov	sl, fp, d7
 8006470:	d898      	bhi.n	80063a4 <_strtod_l+0x42c>
 8006472:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8006476:	4282      	cmp	r2, r0
 8006478:	bf86      	itte	hi
 800647a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006508 <_strtod_l+0x590>
 800647e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006482:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8006486:	2200      	movs	r2, #0
 8006488:	9206      	str	r2, [sp, #24]
 800648a:	e076      	b.n	800657a <_strtod_l+0x602>
 800648c:	f012 0f01 	tst.w	r2, #1
 8006490:	d004      	beq.n	800649c <_strtod_l+0x524>
 8006492:	ed96 6b00 	vldr	d6, [r6]
 8006496:	2001      	movs	r0, #1
 8006498:	ee27 7b06 	vmul.f64	d7, d7, d6
 800649c:	3101      	adds	r1, #1
 800649e:	1052      	asrs	r2, r2, #1
 80064a0:	3608      	adds	r6, #8
 80064a2:	e7cd      	b.n	8006440 <_strtod_l+0x4c8>
 80064a4:	d0ef      	beq.n	8006486 <_strtod_l+0x50e>
 80064a6:	4252      	negs	r2, r2
 80064a8:	f012 000f 	ands.w	r0, r2, #15
 80064ac:	d00a      	beq.n	80064c4 <_strtod_l+0x54c>
 80064ae:	4912      	ldr	r1, [pc, #72]	@ (80064f8 <_strtod_l+0x580>)
 80064b0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80064b4:	ed91 7b00 	vldr	d7, [r1]
 80064b8:	ec4b ab16 	vmov	d6, sl, fp
 80064bc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80064c0:	ec5b ab17 	vmov	sl, fp, d7
 80064c4:	1112      	asrs	r2, r2, #4
 80064c6:	d0de      	beq.n	8006486 <_strtod_l+0x50e>
 80064c8:	2a1f      	cmp	r2, #31
 80064ca:	dd1f      	ble.n	800650c <_strtod_l+0x594>
 80064cc:	2400      	movs	r4, #0
 80064ce:	4625      	mov	r5, r4
 80064d0:	9407      	str	r4, [sp, #28]
 80064d2:	4626      	mov	r6, r4
 80064d4:	9a05      	ldr	r2, [sp, #20]
 80064d6:	2322      	movs	r3, #34	@ 0x22
 80064d8:	f04f 0a00 	mov.w	sl, #0
 80064dc:	f04f 0b00 	mov.w	fp, #0
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	e76a      	b.n	80063ba <_strtod_l+0x442>
 80064e4:	08009d83 	.word	0x08009d83
 80064e8:	08009f48 	.word	0x08009f48
 80064ec:	08009d7b 	.word	0x08009d7b
 80064f0:	08009db5 	.word	0x08009db5
 80064f4:	08009f44 	.word	0x08009f44
 80064f8:	08009fd0 	.word	0x08009fd0
 80064fc:	08009fa8 	.word	0x08009fa8
 8006500:	7ca00000 	.word	0x7ca00000
 8006504:	7ff00000 	.word	0x7ff00000
 8006508:	7fefffff 	.word	0x7fefffff
 800650c:	f012 0110 	ands.w	r1, r2, #16
 8006510:	bf18      	it	ne
 8006512:	216a      	movne	r1, #106	@ 0x6a
 8006514:	9106      	str	r1, [sp, #24]
 8006516:	ec4b ab17 	vmov	d7, sl, fp
 800651a:	49af      	ldr	r1, [pc, #700]	@ (80067d8 <_strtod_l+0x860>)
 800651c:	2000      	movs	r0, #0
 800651e:	07d6      	lsls	r6, r2, #31
 8006520:	d504      	bpl.n	800652c <_strtod_l+0x5b4>
 8006522:	ed91 6b00 	vldr	d6, [r1]
 8006526:	2001      	movs	r0, #1
 8006528:	ee27 7b06 	vmul.f64	d7, d7, d6
 800652c:	1052      	asrs	r2, r2, #1
 800652e:	f101 0108 	add.w	r1, r1, #8
 8006532:	d1f4      	bne.n	800651e <_strtod_l+0x5a6>
 8006534:	b108      	cbz	r0, 800653a <_strtod_l+0x5c2>
 8006536:	ec5b ab17 	vmov	sl, fp, d7
 800653a:	9a06      	ldr	r2, [sp, #24]
 800653c:	b1b2      	cbz	r2, 800656c <_strtod_l+0x5f4>
 800653e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8006542:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8006546:	2a00      	cmp	r2, #0
 8006548:	4658      	mov	r0, fp
 800654a:	dd0f      	ble.n	800656c <_strtod_l+0x5f4>
 800654c:	2a1f      	cmp	r2, #31
 800654e:	dd55      	ble.n	80065fc <_strtod_l+0x684>
 8006550:	2a34      	cmp	r2, #52	@ 0x34
 8006552:	bfde      	ittt	le
 8006554:	f04f 32ff 	movle.w	r2, #4294967295
 8006558:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800655c:	408a      	lslle	r2, r1
 800655e:	f04f 0a00 	mov.w	sl, #0
 8006562:	bfcc      	ite	gt
 8006564:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006568:	ea02 0b00 	andle.w	fp, r2, r0
 800656c:	ec4b ab17 	vmov	d7, sl, fp
 8006570:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006578:	d0a8      	beq.n	80064cc <_strtod_l+0x554>
 800657a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800657c:	9805      	ldr	r0, [sp, #20]
 800657e:	f8cd 9000 	str.w	r9, [sp]
 8006582:	462a      	mov	r2, r5
 8006584:	f002 fc5e 	bl	8008e44 <__s2b>
 8006588:	9007      	str	r0, [sp, #28]
 800658a:	2800      	cmp	r0, #0
 800658c:	f43f af0a 	beq.w	80063a4 <_strtod_l+0x42c>
 8006590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006592:	1b3f      	subs	r7, r7, r4
 8006594:	2b00      	cmp	r3, #0
 8006596:	bfb4      	ite	lt
 8006598:	463b      	movlt	r3, r7
 800659a:	2300      	movge	r3, #0
 800659c:	930a      	str	r3, [sp, #40]	@ 0x28
 800659e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80067c8 <_strtod_l+0x850>
 80065a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80065a8:	2400      	movs	r4, #0
 80065aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80065ac:	4625      	mov	r5, r4
 80065ae:	9b07      	ldr	r3, [sp, #28]
 80065b0:	9805      	ldr	r0, [sp, #20]
 80065b2:	6859      	ldr	r1, [r3, #4]
 80065b4:	f002 fb9e 	bl	8008cf4 <_Balloc>
 80065b8:	4606      	mov	r6, r0
 80065ba:	2800      	cmp	r0, #0
 80065bc:	f43f aef6 	beq.w	80063ac <_strtod_l+0x434>
 80065c0:	9b07      	ldr	r3, [sp, #28]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	ec4b ab19 	vmov	d9, sl, fp
 80065c8:	3202      	adds	r2, #2
 80065ca:	f103 010c 	add.w	r1, r3, #12
 80065ce:	0092      	lsls	r2, r2, #2
 80065d0:	300c      	adds	r0, #12
 80065d2:	f001 f946 	bl	8007862 <memcpy>
 80065d6:	eeb0 0b49 	vmov.f64	d0, d9
 80065da:	9805      	ldr	r0, [sp, #20]
 80065dc:	aa14      	add	r2, sp, #80	@ 0x50
 80065de:	a913      	add	r1, sp, #76	@ 0x4c
 80065e0:	f002 ff64 	bl	80094ac <__d2b>
 80065e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80065e6:	2800      	cmp	r0, #0
 80065e8:	f43f aee0 	beq.w	80063ac <_strtod_l+0x434>
 80065ec:	9805      	ldr	r0, [sp, #20]
 80065ee:	2101      	movs	r1, #1
 80065f0:	f002 fcbe 	bl	8008f70 <__i2b>
 80065f4:	4605      	mov	r5, r0
 80065f6:	b940      	cbnz	r0, 800660a <_strtod_l+0x692>
 80065f8:	2500      	movs	r5, #0
 80065fa:	e6d7      	b.n	80063ac <_strtod_l+0x434>
 80065fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006600:	fa01 f202 	lsl.w	r2, r1, r2
 8006604:	ea02 0a0a 	and.w	sl, r2, sl
 8006608:	e7b0      	b.n	800656c <_strtod_l+0x5f4>
 800660a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800660c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800660e:	2f00      	cmp	r7, #0
 8006610:	bfab      	itete	ge
 8006612:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8006614:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8006616:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800661a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800661e:	bfac      	ite	ge
 8006620:	eb07 0903 	addge.w	r9, r7, r3
 8006624:	eba3 0807 	sublt.w	r8, r3, r7
 8006628:	9b06      	ldr	r3, [sp, #24]
 800662a:	1aff      	subs	r7, r7, r3
 800662c:	4417      	add	r7, r2
 800662e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8006632:	4a6a      	ldr	r2, [pc, #424]	@ (80067dc <_strtod_l+0x864>)
 8006634:	3f01      	subs	r7, #1
 8006636:	4297      	cmp	r7, r2
 8006638:	da51      	bge.n	80066de <_strtod_l+0x766>
 800663a:	1bd1      	subs	r1, r2, r7
 800663c:	291f      	cmp	r1, #31
 800663e:	eba3 0301 	sub.w	r3, r3, r1
 8006642:	f04f 0201 	mov.w	r2, #1
 8006646:	dc3e      	bgt.n	80066c6 <_strtod_l+0x74e>
 8006648:	408a      	lsls	r2, r1
 800664a:	920c      	str	r2, [sp, #48]	@ 0x30
 800664c:	2200      	movs	r2, #0
 800664e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006650:	eb09 0703 	add.w	r7, r9, r3
 8006654:	4498      	add	r8, r3
 8006656:	9b06      	ldr	r3, [sp, #24]
 8006658:	45b9      	cmp	r9, r7
 800665a:	4498      	add	r8, r3
 800665c:	464b      	mov	r3, r9
 800665e:	bfa8      	it	ge
 8006660:	463b      	movge	r3, r7
 8006662:	4543      	cmp	r3, r8
 8006664:	bfa8      	it	ge
 8006666:	4643      	movge	r3, r8
 8006668:	2b00      	cmp	r3, #0
 800666a:	bfc2      	ittt	gt
 800666c:	1aff      	subgt	r7, r7, r3
 800666e:	eba8 0803 	subgt.w	r8, r8, r3
 8006672:	eba9 0903 	subgt.w	r9, r9, r3
 8006676:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006678:	2b00      	cmp	r3, #0
 800667a:	dd16      	ble.n	80066aa <_strtod_l+0x732>
 800667c:	4629      	mov	r1, r5
 800667e:	9805      	ldr	r0, [sp, #20]
 8006680:	461a      	mov	r2, r3
 8006682:	f002 fd2d 	bl	80090e0 <__pow5mult>
 8006686:	4605      	mov	r5, r0
 8006688:	2800      	cmp	r0, #0
 800668a:	d0b5      	beq.n	80065f8 <_strtod_l+0x680>
 800668c:	4601      	mov	r1, r0
 800668e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006690:	9805      	ldr	r0, [sp, #20]
 8006692:	f002 fc83 	bl	8008f9c <__multiply>
 8006696:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006698:	2800      	cmp	r0, #0
 800669a:	f43f ae87 	beq.w	80063ac <_strtod_l+0x434>
 800669e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80066a0:	9805      	ldr	r0, [sp, #20]
 80066a2:	f002 fb67 	bl	8008d74 <_Bfree>
 80066a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066a8:	9312      	str	r3, [sp, #72]	@ 0x48
 80066aa:	2f00      	cmp	r7, #0
 80066ac:	dc1b      	bgt.n	80066e6 <_strtod_l+0x76e>
 80066ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	dd21      	ble.n	80066f8 <_strtod_l+0x780>
 80066b4:	4631      	mov	r1, r6
 80066b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80066b8:	9805      	ldr	r0, [sp, #20]
 80066ba:	f002 fd11 	bl	80090e0 <__pow5mult>
 80066be:	4606      	mov	r6, r0
 80066c0:	b9d0      	cbnz	r0, 80066f8 <_strtod_l+0x780>
 80066c2:	2600      	movs	r6, #0
 80066c4:	e672      	b.n	80063ac <_strtod_l+0x434>
 80066c6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80066ca:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80066ce:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80066d2:	37e2      	adds	r7, #226	@ 0xe2
 80066d4:	fa02 f107 	lsl.w	r1, r2, r7
 80066d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80066da:	920c      	str	r2, [sp, #48]	@ 0x30
 80066dc:	e7b8      	b.n	8006650 <_strtod_l+0x6d8>
 80066de:	2200      	movs	r2, #0
 80066e0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80066e2:	2201      	movs	r2, #1
 80066e4:	e7f9      	b.n	80066da <_strtod_l+0x762>
 80066e6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80066e8:	9805      	ldr	r0, [sp, #20]
 80066ea:	463a      	mov	r2, r7
 80066ec:	f002 fd52 	bl	8009194 <__lshift>
 80066f0:	9012      	str	r0, [sp, #72]	@ 0x48
 80066f2:	2800      	cmp	r0, #0
 80066f4:	d1db      	bne.n	80066ae <_strtod_l+0x736>
 80066f6:	e659      	b.n	80063ac <_strtod_l+0x434>
 80066f8:	f1b8 0f00 	cmp.w	r8, #0
 80066fc:	dd07      	ble.n	800670e <_strtod_l+0x796>
 80066fe:	4631      	mov	r1, r6
 8006700:	9805      	ldr	r0, [sp, #20]
 8006702:	4642      	mov	r2, r8
 8006704:	f002 fd46 	bl	8009194 <__lshift>
 8006708:	4606      	mov	r6, r0
 800670a:	2800      	cmp	r0, #0
 800670c:	d0d9      	beq.n	80066c2 <_strtod_l+0x74a>
 800670e:	f1b9 0f00 	cmp.w	r9, #0
 8006712:	dd08      	ble.n	8006726 <_strtod_l+0x7ae>
 8006714:	4629      	mov	r1, r5
 8006716:	9805      	ldr	r0, [sp, #20]
 8006718:	464a      	mov	r2, r9
 800671a:	f002 fd3b 	bl	8009194 <__lshift>
 800671e:	4605      	mov	r5, r0
 8006720:	2800      	cmp	r0, #0
 8006722:	f43f ae43 	beq.w	80063ac <_strtod_l+0x434>
 8006726:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006728:	9805      	ldr	r0, [sp, #20]
 800672a:	4632      	mov	r2, r6
 800672c:	f002 fdba 	bl	80092a4 <__mdiff>
 8006730:	4604      	mov	r4, r0
 8006732:	2800      	cmp	r0, #0
 8006734:	f43f ae3a 	beq.w	80063ac <_strtod_l+0x434>
 8006738:	2300      	movs	r3, #0
 800673a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800673e:	60c3      	str	r3, [r0, #12]
 8006740:	4629      	mov	r1, r5
 8006742:	f002 fd93 	bl	800926c <__mcmp>
 8006746:	2800      	cmp	r0, #0
 8006748:	da4c      	bge.n	80067e4 <_strtod_l+0x86c>
 800674a:	ea58 080a 	orrs.w	r8, r8, sl
 800674e:	d172      	bne.n	8006836 <_strtod_l+0x8be>
 8006750:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006754:	2b00      	cmp	r3, #0
 8006756:	d16e      	bne.n	8006836 <_strtod_l+0x8be>
 8006758:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800675c:	0d1b      	lsrs	r3, r3, #20
 800675e:	051b      	lsls	r3, r3, #20
 8006760:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006764:	d967      	bls.n	8006836 <_strtod_l+0x8be>
 8006766:	6963      	ldr	r3, [r4, #20]
 8006768:	b913      	cbnz	r3, 8006770 <_strtod_l+0x7f8>
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	2b01      	cmp	r3, #1
 800676e:	dd62      	ble.n	8006836 <_strtod_l+0x8be>
 8006770:	4621      	mov	r1, r4
 8006772:	2201      	movs	r2, #1
 8006774:	9805      	ldr	r0, [sp, #20]
 8006776:	f002 fd0d 	bl	8009194 <__lshift>
 800677a:	4629      	mov	r1, r5
 800677c:	4604      	mov	r4, r0
 800677e:	f002 fd75 	bl	800926c <__mcmp>
 8006782:	2800      	cmp	r0, #0
 8006784:	dd57      	ble.n	8006836 <_strtod_l+0x8be>
 8006786:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800678a:	9a06      	ldr	r2, [sp, #24]
 800678c:	0d1b      	lsrs	r3, r3, #20
 800678e:	051b      	lsls	r3, r3, #20
 8006790:	2a00      	cmp	r2, #0
 8006792:	d06e      	beq.n	8006872 <_strtod_l+0x8fa>
 8006794:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006798:	d86b      	bhi.n	8006872 <_strtod_l+0x8fa>
 800679a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800679e:	f67f ae99 	bls.w	80064d4 <_strtod_l+0x55c>
 80067a2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80067d0 <_strtod_l+0x858>
 80067a6:	ec4b ab16 	vmov	d6, sl, fp
 80067aa:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <_strtod_l+0x868>)
 80067ac:	ee26 7b07 	vmul.f64	d7, d6, d7
 80067b0:	ee17 2a90 	vmov	r2, s15
 80067b4:	4013      	ands	r3, r2
 80067b6:	ec5b ab17 	vmov	sl, fp, d7
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f ae01 	bne.w	80063c2 <_strtod_l+0x44a>
 80067c0:	9a05      	ldr	r2, [sp, #20]
 80067c2:	2322      	movs	r3, #34	@ 0x22
 80067c4:	6013      	str	r3, [r2, #0]
 80067c6:	e5fc      	b.n	80063c2 <_strtod_l+0x44a>
 80067c8:	ffc00000 	.word	0xffc00000
 80067cc:	41dfffff 	.word	0x41dfffff
 80067d0:	00000000 	.word	0x00000000
 80067d4:	39500000 	.word	0x39500000
 80067d8:	08009f70 	.word	0x08009f70
 80067dc:	fffffc02 	.word	0xfffffc02
 80067e0:	7ff00000 	.word	0x7ff00000
 80067e4:	46d9      	mov	r9, fp
 80067e6:	d15d      	bne.n	80068a4 <_strtod_l+0x92c>
 80067e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067ec:	f1b8 0f00 	cmp.w	r8, #0
 80067f0:	d02a      	beq.n	8006848 <_strtod_l+0x8d0>
 80067f2:	4aa9      	ldr	r2, [pc, #676]	@ (8006a98 <_strtod_l+0xb20>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d12a      	bne.n	800684e <_strtod_l+0x8d6>
 80067f8:	9b06      	ldr	r3, [sp, #24]
 80067fa:	4652      	mov	r2, sl
 80067fc:	b1fb      	cbz	r3, 800683e <_strtod_l+0x8c6>
 80067fe:	4ba7      	ldr	r3, [pc, #668]	@ (8006a9c <_strtod_l+0xb24>)
 8006800:	ea0b 0303 	and.w	r3, fp, r3
 8006804:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006808:	f04f 31ff 	mov.w	r1, #4294967295
 800680c:	d81a      	bhi.n	8006844 <_strtod_l+0x8cc>
 800680e:	0d1b      	lsrs	r3, r3, #20
 8006810:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006814:	fa01 f303 	lsl.w	r3, r1, r3
 8006818:	429a      	cmp	r2, r3
 800681a:	d118      	bne.n	800684e <_strtod_l+0x8d6>
 800681c:	4ba0      	ldr	r3, [pc, #640]	@ (8006aa0 <_strtod_l+0xb28>)
 800681e:	4599      	cmp	r9, r3
 8006820:	d102      	bne.n	8006828 <_strtod_l+0x8b0>
 8006822:	3201      	adds	r2, #1
 8006824:	f43f adc2 	beq.w	80063ac <_strtod_l+0x434>
 8006828:	4b9c      	ldr	r3, [pc, #624]	@ (8006a9c <_strtod_l+0xb24>)
 800682a:	ea09 0303 	and.w	r3, r9, r3
 800682e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8006832:	f04f 0a00 	mov.w	sl, #0
 8006836:	9b06      	ldr	r3, [sp, #24]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1b2      	bne.n	80067a2 <_strtod_l+0x82a>
 800683c:	e5c1      	b.n	80063c2 <_strtod_l+0x44a>
 800683e:	f04f 33ff 	mov.w	r3, #4294967295
 8006842:	e7e9      	b.n	8006818 <_strtod_l+0x8a0>
 8006844:	460b      	mov	r3, r1
 8006846:	e7e7      	b.n	8006818 <_strtod_l+0x8a0>
 8006848:	ea53 030a 	orrs.w	r3, r3, sl
 800684c:	d09b      	beq.n	8006786 <_strtod_l+0x80e>
 800684e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006850:	b1c3      	cbz	r3, 8006884 <_strtod_l+0x90c>
 8006852:	ea13 0f09 	tst.w	r3, r9
 8006856:	d0ee      	beq.n	8006836 <_strtod_l+0x8be>
 8006858:	9a06      	ldr	r2, [sp, #24]
 800685a:	4650      	mov	r0, sl
 800685c:	4659      	mov	r1, fp
 800685e:	f1b8 0f00 	cmp.w	r8, #0
 8006862:	d013      	beq.n	800688c <_strtod_l+0x914>
 8006864:	f7ff fb6d 	bl	8005f42 <sulp>
 8006868:	ee39 7b00 	vadd.f64	d7, d9, d0
 800686c:	ec5b ab17 	vmov	sl, fp, d7
 8006870:	e7e1      	b.n	8006836 <_strtod_l+0x8be>
 8006872:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006876:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800687a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800687e:	f04f 3aff 	mov.w	sl, #4294967295
 8006882:	e7d8      	b.n	8006836 <_strtod_l+0x8be>
 8006884:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006886:	ea13 0f0a 	tst.w	r3, sl
 800688a:	e7e4      	b.n	8006856 <_strtod_l+0x8de>
 800688c:	f7ff fb59 	bl	8005f42 <sulp>
 8006890:	ee39 0b40 	vsub.f64	d0, d9, d0
 8006894:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689c:	ec5b ab10 	vmov	sl, fp, d0
 80068a0:	d1c9      	bne.n	8006836 <_strtod_l+0x8be>
 80068a2:	e617      	b.n	80064d4 <_strtod_l+0x55c>
 80068a4:	4629      	mov	r1, r5
 80068a6:	4620      	mov	r0, r4
 80068a8:	f002 fe58 	bl	800955c <__ratio>
 80068ac:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80068b0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	d85d      	bhi.n	8006976 <_strtod_l+0x9fe>
 80068ba:	f1b8 0f00 	cmp.w	r8, #0
 80068be:	d164      	bne.n	800698a <_strtod_l+0xa12>
 80068c0:	f1ba 0f00 	cmp.w	sl, #0
 80068c4:	d14b      	bne.n	800695e <_strtod_l+0x9e6>
 80068c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80068ca:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d160      	bne.n	8006994 <_strtod_l+0xa1c>
 80068d2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80068d6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80068da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068de:	d401      	bmi.n	80068e4 <_strtod_l+0x96c>
 80068e0:	ee20 8b08 	vmul.f64	d8, d0, d8
 80068e4:	eeb1 ab48 	vneg.f64	d10, d8
 80068e8:	486c      	ldr	r0, [pc, #432]	@ (8006a9c <_strtod_l+0xb24>)
 80068ea:	496e      	ldr	r1, [pc, #440]	@ (8006aa4 <_strtod_l+0xb2c>)
 80068ec:	ea09 0700 	and.w	r7, r9, r0
 80068f0:	428f      	cmp	r7, r1
 80068f2:	ec53 2b1a 	vmov	r2, r3, d10
 80068f6:	d17d      	bne.n	80069f4 <_strtod_l+0xa7c>
 80068f8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80068fc:	ec4b ab1c 	vmov	d12, sl, fp
 8006900:	eeb0 0b4c 	vmov.f64	d0, d12
 8006904:	f002 fd62 	bl	80093cc <__ulp>
 8006908:	4864      	ldr	r0, [pc, #400]	@ (8006a9c <_strtod_l+0xb24>)
 800690a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800690e:	ee1c 3a90 	vmov	r3, s25
 8006912:	4a65      	ldr	r2, [pc, #404]	@ (8006aa8 <_strtod_l+0xb30>)
 8006914:	ea03 0100 	and.w	r1, r3, r0
 8006918:	4291      	cmp	r1, r2
 800691a:	ec5b ab1c 	vmov	sl, fp, d12
 800691e:	d93c      	bls.n	800699a <_strtod_l+0xa22>
 8006920:	ee19 2a90 	vmov	r2, s19
 8006924:	4b5e      	ldr	r3, [pc, #376]	@ (8006aa0 <_strtod_l+0xb28>)
 8006926:	429a      	cmp	r2, r3
 8006928:	d104      	bne.n	8006934 <_strtod_l+0x9bc>
 800692a:	ee19 3a10 	vmov	r3, s18
 800692e:	3301      	adds	r3, #1
 8006930:	f43f ad3c 	beq.w	80063ac <_strtod_l+0x434>
 8006934:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8006aa0 <_strtod_l+0xb28>
 8006938:	f04f 3aff 	mov.w	sl, #4294967295
 800693c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800693e:	9805      	ldr	r0, [sp, #20]
 8006940:	f002 fa18 	bl	8008d74 <_Bfree>
 8006944:	9805      	ldr	r0, [sp, #20]
 8006946:	4631      	mov	r1, r6
 8006948:	f002 fa14 	bl	8008d74 <_Bfree>
 800694c:	9805      	ldr	r0, [sp, #20]
 800694e:	4629      	mov	r1, r5
 8006950:	f002 fa10 	bl	8008d74 <_Bfree>
 8006954:	9805      	ldr	r0, [sp, #20]
 8006956:	4621      	mov	r1, r4
 8006958:	f002 fa0c 	bl	8008d74 <_Bfree>
 800695c:	e627      	b.n	80065ae <_strtod_l+0x636>
 800695e:	f1ba 0f01 	cmp.w	sl, #1
 8006962:	d103      	bne.n	800696c <_strtod_l+0x9f4>
 8006964:	f1bb 0f00 	cmp.w	fp, #0
 8006968:	f43f adb4 	beq.w	80064d4 <_strtod_l+0x55c>
 800696c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8006970:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8006974:	e7b8      	b.n	80068e8 <_strtod_l+0x970>
 8006976:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800697a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800697e:	f1b8 0f00 	cmp.w	r8, #0
 8006982:	d0af      	beq.n	80068e4 <_strtod_l+0x96c>
 8006984:	eeb0 ab48 	vmov.f64	d10, d8
 8006988:	e7ae      	b.n	80068e8 <_strtod_l+0x970>
 800698a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800698e:	eeb0 8b4a 	vmov.f64	d8, d10
 8006992:	e7a9      	b.n	80068e8 <_strtod_l+0x970>
 8006994:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8006998:	e7a6      	b.n	80068e8 <_strtod_l+0x970>
 800699a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800699e:	9b06      	ldr	r3, [sp, #24]
 80069a0:	46d9      	mov	r9, fp
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1ca      	bne.n	800693c <_strtod_l+0x9c4>
 80069a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069aa:	0d1b      	lsrs	r3, r3, #20
 80069ac:	051b      	lsls	r3, r3, #20
 80069ae:	429f      	cmp	r7, r3
 80069b0:	d1c4      	bne.n	800693c <_strtod_l+0x9c4>
 80069b2:	ec51 0b18 	vmov	r0, r1, d8
 80069b6:	f7f9 fe6f 	bl	8000698 <__aeabi_d2lz>
 80069ba:	f7f9 fe27 	bl	800060c <__aeabi_l2d>
 80069be:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80069c2:	ec41 0b17 	vmov	d7, r0, r1
 80069c6:	ea49 090a 	orr.w	r9, r9, sl
 80069ca:	ea59 0908 	orrs.w	r9, r9, r8
 80069ce:	ee38 8b47 	vsub.f64	d8, d8, d7
 80069d2:	d03c      	beq.n	8006a4e <_strtod_l+0xad6>
 80069d4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8006a80 <_strtod_l+0xb08>
 80069d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80069dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e0:	f53f acef 	bmi.w	80063c2 <_strtod_l+0x44a>
 80069e4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8006a88 <_strtod_l+0xb10>
 80069e8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80069ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f0:	dda4      	ble.n	800693c <_strtod_l+0x9c4>
 80069f2:	e4e6      	b.n	80063c2 <_strtod_l+0x44a>
 80069f4:	9906      	ldr	r1, [sp, #24]
 80069f6:	b1e1      	cbz	r1, 8006a32 <_strtod_l+0xaba>
 80069f8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80069fc:	d819      	bhi.n	8006a32 <_strtod_l+0xaba>
 80069fe:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8006a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a06:	d811      	bhi.n	8006a2c <_strtod_l+0xab4>
 8006a08:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8006a0c:	ee18 3a10 	vmov	r3, s16
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	bf38      	it	cc
 8006a14:	2301      	movcc	r3, #1
 8006a16:	ee08 3a10 	vmov	s16, r3
 8006a1a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8006a1e:	f1b8 0f00 	cmp.w	r8, #0
 8006a22:	d111      	bne.n	8006a48 <_strtod_l+0xad0>
 8006a24:	eeb1 7b48 	vneg.f64	d7, d8
 8006a28:	ec53 2b17 	vmov	r2, r3, d7
 8006a2c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8006a30:	1bcb      	subs	r3, r1, r7
 8006a32:	eeb0 0b49 	vmov.f64	d0, d9
 8006a36:	ec43 2b1a 	vmov	d10, r2, r3
 8006a3a:	f002 fcc7 	bl	80093cc <__ulp>
 8006a3e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8006a42:	ec5b ab19 	vmov	sl, fp, d9
 8006a46:	e7aa      	b.n	800699e <_strtod_l+0xa26>
 8006a48:	eeb0 7b48 	vmov.f64	d7, d8
 8006a4c:	e7ec      	b.n	8006a28 <_strtod_l+0xab0>
 8006a4e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8006a90 <_strtod_l+0xb18>
 8006a52:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a5a:	f57f af6f 	bpl.w	800693c <_strtod_l+0x9c4>
 8006a5e:	e4b0      	b.n	80063c2 <_strtod_l+0x44a>
 8006a60:	2300      	movs	r3, #0
 8006a62:	9308      	str	r3, [sp, #32]
 8006a64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	f7ff bac4 	b.w	8005ff6 <_strtod_l+0x7e>
 8006a6e:	2a65      	cmp	r2, #101	@ 0x65
 8006a70:	f43f abbf 	beq.w	80061f2 <_strtod_l+0x27a>
 8006a74:	2a45      	cmp	r2, #69	@ 0x45
 8006a76:	f43f abbc 	beq.w	80061f2 <_strtod_l+0x27a>
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	f7ff bbf4 	b.w	8006268 <_strtod_l+0x2f0>
 8006a80:	94a03595 	.word	0x94a03595
 8006a84:	3fdfffff 	.word	0x3fdfffff
 8006a88:	35afe535 	.word	0x35afe535
 8006a8c:	3fe00000 	.word	0x3fe00000
 8006a90:	94a03595 	.word	0x94a03595
 8006a94:	3fcfffff 	.word	0x3fcfffff
 8006a98:	000fffff 	.word	0x000fffff
 8006a9c:	7ff00000 	.word	0x7ff00000
 8006aa0:	7fefffff 	.word	0x7fefffff
 8006aa4:	7fe00000 	.word	0x7fe00000
 8006aa8:	7c9fffff 	.word	0x7c9fffff

08006aac <strtod>:
 8006aac:	460a      	mov	r2, r1
 8006aae:	4601      	mov	r1, r0
 8006ab0:	4802      	ldr	r0, [pc, #8]	@ (8006abc <strtod+0x10>)
 8006ab2:	4b03      	ldr	r3, [pc, #12]	@ (8006ac0 <strtod+0x14>)
 8006ab4:	6800      	ldr	r0, [r0, #0]
 8006ab6:	f7ff ba5f 	b.w	8005f78 <_strtod_l>
 8006aba:	bf00      	nop
 8006abc:	200001a4 	.word	0x200001a4
 8006ac0:	20000038 	.word	0x20000038

08006ac4 <__cvt>:
 8006ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ac6:	ed2d 8b02 	vpush	{d8}
 8006aca:	eeb0 8b40 	vmov.f64	d8, d0
 8006ace:	b085      	sub	sp, #20
 8006ad0:	4617      	mov	r7, r2
 8006ad2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006ad4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad6:	ee18 2a90 	vmov	r2, s17
 8006ada:	f025 0520 	bic.w	r5, r5, #32
 8006ade:	2a00      	cmp	r2, #0
 8006ae0:	bfb6      	itet	lt
 8006ae2:	222d      	movlt	r2, #45	@ 0x2d
 8006ae4:	2200      	movge	r2, #0
 8006ae6:	eeb1 8b40 	vneglt.f64	d8, d0
 8006aea:	2d46      	cmp	r5, #70	@ 0x46
 8006aec:	460c      	mov	r4, r1
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	d004      	beq.n	8006afc <__cvt+0x38>
 8006af2:	2d45      	cmp	r5, #69	@ 0x45
 8006af4:	d100      	bne.n	8006af8 <__cvt+0x34>
 8006af6:	3401      	adds	r4, #1
 8006af8:	2102      	movs	r1, #2
 8006afa:	e000      	b.n	8006afe <__cvt+0x3a>
 8006afc:	2103      	movs	r1, #3
 8006afe:	ab03      	add	r3, sp, #12
 8006b00:	9301      	str	r3, [sp, #4]
 8006b02:	ab02      	add	r3, sp, #8
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	4622      	mov	r2, r4
 8006b08:	4633      	mov	r3, r6
 8006b0a:	eeb0 0b48 	vmov.f64	d0, d8
 8006b0e:	f000 ff47 	bl	80079a0 <_dtoa_r>
 8006b12:	2d47      	cmp	r5, #71	@ 0x47
 8006b14:	d114      	bne.n	8006b40 <__cvt+0x7c>
 8006b16:	07fb      	lsls	r3, r7, #31
 8006b18:	d50a      	bpl.n	8006b30 <__cvt+0x6c>
 8006b1a:	1902      	adds	r2, r0, r4
 8006b1c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b24:	bf08      	it	eq
 8006b26:	9203      	streq	r2, [sp, #12]
 8006b28:	2130      	movs	r1, #48	@ 0x30
 8006b2a:	9b03      	ldr	r3, [sp, #12]
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d319      	bcc.n	8006b64 <__cvt+0xa0>
 8006b30:	9b03      	ldr	r3, [sp, #12]
 8006b32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b34:	1a1b      	subs	r3, r3, r0
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	b005      	add	sp, #20
 8006b3a:	ecbd 8b02 	vpop	{d8}
 8006b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b40:	2d46      	cmp	r5, #70	@ 0x46
 8006b42:	eb00 0204 	add.w	r2, r0, r4
 8006b46:	d1e9      	bne.n	8006b1c <__cvt+0x58>
 8006b48:	7803      	ldrb	r3, [r0, #0]
 8006b4a:	2b30      	cmp	r3, #48	@ 0x30
 8006b4c:	d107      	bne.n	8006b5e <__cvt+0x9a>
 8006b4e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b56:	bf1c      	itt	ne
 8006b58:	f1c4 0401 	rsbne	r4, r4, #1
 8006b5c:	6034      	strne	r4, [r6, #0]
 8006b5e:	6833      	ldr	r3, [r6, #0]
 8006b60:	441a      	add	r2, r3
 8006b62:	e7db      	b.n	8006b1c <__cvt+0x58>
 8006b64:	1c5c      	adds	r4, r3, #1
 8006b66:	9403      	str	r4, [sp, #12]
 8006b68:	7019      	strb	r1, [r3, #0]
 8006b6a:	e7de      	b.n	8006b2a <__cvt+0x66>

08006b6c <__exponent>:
 8006b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b6e:	2900      	cmp	r1, #0
 8006b70:	bfba      	itte	lt
 8006b72:	4249      	neglt	r1, r1
 8006b74:	232d      	movlt	r3, #45	@ 0x2d
 8006b76:	232b      	movge	r3, #43	@ 0x2b
 8006b78:	2909      	cmp	r1, #9
 8006b7a:	7002      	strb	r2, [r0, #0]
 8006b7c:	7043      	strb	r3, [r0, #1]
 8006b7e:	dd29      	ble.n	8006bd4 <__exponent+0x68>
 8006b80:	f10d 0307 	add.w	r3, sp, #7
 8006b84:	461d      	mov	r5, r3
 8006b86:	270a      	movs	r7, #10
 8006b88:	461a      	mov	r2, r3
 8006b8a:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b8e:	fb07 1416 	mls	r4, r7, r6, r1
 8006b92:	3430      	adds	r4, #48	@ 0x30
 8006b94:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b98:	460c      	mov	r4, r1
 8006b9a:	2c63      	cmp	r4, #99	@ 0x63
 8006b9c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	dcf1      	bgt.n	8006b88 <__exponent+0x1c>
 8006ba4:	3130      	adds	r1, #48	@ 0x30
 8006ba6:	1e94      	subs	r4, r2, #2
 8006ba8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bac:	1c41      	adds	r1, r0, #1
 8006bae:	4623      	mov	r3, r4
 8006bb0:	42ab      	cmp	r3, r5
 8006bb2:	d30a      	bcc.n	8006bca <__exponent+0x5e>
 8006bb4:	f10d 0309 	add.w	r3, sp, #9
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	42ac      	cmp	r4, r5
 8006bbc:	bf88      	it	hi
 8006bbe:	2300      	movhi	r3, #0
 8006bc0:	3302      	adds	r3, #2
 8006bc2:	4403      	add	r3, r0
 8006bc4:	1a18      	subs	r0, r3, r0
 8006bc6:	b003      	add	sp, #12
 8006bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bca:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006bce:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006bd2:	e7ed      	b.n	8006bb0 <__exponent+0x44>
 8006bd4:	2330      	movs	r3, #48	@ 0x30
 8006bd6:	3130      	adds	r1, #48	@ 0x30
 8006bd8:	7083      	strb	r3, [r0, #2]
 8006bda:	70c1      	strb	r1, [r0, #3]
 8006bdc:	1d03      	adds	r3, r0, #4
 8006bde:	e7f1      	b.n	8006bc4 <__exponent+0x58>

08006be0 <_printf_float>:
 8006be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be4:	b08d      	sub	sp, #52	@ 0x34
 8006be6:	460c      	mov	r4, r1
 8006be8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006bec:	4616      	mov	r6, r2
 8006bee:	461f      	mov	r7, r3
 8006bf0:	4605      	mov	r5, r0
 8006bf2:	f000 fdbf 	bl	8007774 <_localeconv_r>
 8006bf6:	f8d0 b000 	ldr.w	fp, [r0]
 8006bfa:	4658      	mov	r0, fp
 8006bfc:	f7f9 fb70 	bl	80002e0 <strlen>
 8006c00:	2300      	movs	r3, #0
 8006c02:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c04:	f8d8 3000 	ldr.w	r3, [r8]
 8006c08:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006c0c:	6822      	ldr	r2, [r4, #0]
 8006c0e:	9005      	str	r0, [sp, #20]
 8006c10:	3307      	adds	r3, #7
 8006c12:	f023 0307 	bic.w	r3, r3, #7
 8006c16:	f103 0108 	add.w	r1, r3, #8
 8006c1a:	f8c8 1000 	str.w	r1, [r8]
 8006c1e:	ed93 0b00 	vldr	d0, [r3]
 8006c22:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8006e80 <_printf_float+0x2a0>
 8006c26:	eeb0 7bc0 	vabs.f64	d7, d0
 8006c2a:	eeb4 7b46 	vcmp.f64	d7, d6
 8006c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c32:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8006c36:	dd24      	ble.n	8006c82 <_printf_float+0xa2>
 8006c38:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c40:	d502      	bpl.n	8006c48 <_printf_float+0x68>
 8006c42:	232d      	movs	r3, #45	@ 0x2d
 8006c44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c48:	498f      	ldr	r1, [pc, #572]	@ (8006e88 <_printf_float+0x2a8>)
 8006c4a:	4b90      	ldr	r3, [pc, #576]	@ (8006e8c <_printf_float+0x2ac>)
 8006c4c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006c50:	bf8c      	ite	hi
 8006c52:	4688      	movhi	r8, r1
 8006c54:	4698      	movls	r8, r3
 8006c56:	f022 0204 	bic.w	r2, r2, #4
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	6123      	str	r3, [r4, #16]
 8006c5e:	6022      	str	r2, [r4, #0]
 8006c60:	f04f 0a00 	mov.w	sl, #0
 8006c64:	9700      	str	r7, [sp, #0]
 8006c66:	4633      	mov	r3, r6
 8006c68:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	f000 f9d1 	bl	8007014 <_printf_common>
 8006c72:	3001      	adds	r0, #1
 8006c74:	f040 8089 	bne.w	8006d8a <_printf_float+0x1aa>
 8006c78:	f04f 30ff 	mov.w	r0, #4294967295
 8006c7c:	b00d      	add	sp, #52	@ 0x34
 8006c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c82:	eeb4 0b40 	vcmp.f64	d0, d0
 8006c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c8a:	d709      	bvc.n	8006ca0 <_printf_float+0xc0>
 8006c8c:	ee10 3a90 	vmov	r3, s1
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	bfbc      	itt	lt
 8006c94:	232d      	movlt	r3, #45	@ 0x2d
 8006c96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c9a:	497d      	ldr	r1, [pc, #500]	@ (8006e90 <_printf_float+0x2b0>)
 8006c9c:	4b7d      	ldr	r3, [pc, #500]	@ (8006e94 <_printf_float+0x2b4>)
 8006c9e:	e7d5      	b.n	8006c4c <_printf_float+0x6c>
 8006ca0:	6863      	ldr	r3, [r4, #4]
 8006ca2:	1c59      	adds	r1, r3, #1
 8006ca4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006ca8:	d139      	bne.n	8006d1e <_printf_float+0x13e>
 8006caa:	2306      	movs	r3, #6
 8006cac:	6063      	str	r3, [r4, #4]
 8006cae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	6022      	str	r2, [r4, #0]
 8006cb6:	9303      	str	r3, [sp, #12]
 8006cb8:	ab0a      	add	r3, sp, #40	@ 0x28
 8006cba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006cbe:	ab09      	add	r3, sp, #36	@ 0x24
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	6861      	ldr	r1, [r4, #4]
 8006cc4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f7ff fefb 	bl	8006ac4 <__cvt>
 8006cce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cd4:	4680      	mov	r8, r0
 8006cd6:	d129      	bne.n	8006d2c <_printf_float+0x14c>
 8006cd8:	1cc8      	adds	r0, r1, #3
 8006cda:	db02      	blt.n	8006ce2 <_printf_float+0x102>
 8006cdc:	6863      	ldr	r3, [r4, #4]
 8006cde:	4299      	cmp	r1, r3
 8006ce0:	dd41      	ble.n	8006d66 <_printf_float+0x186>
 8006ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8006ce6:	fa5f f989 	uxtb.w	r9, r9
 8006cea:	3901      	subs	r1, #1
 8006cec:	464a      	mov	r2, r9
 8006cee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006cf2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006cf4:	f7ff ff3a 	bl	8006b6c <__exponent>
 8006cf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cfa:	1813      	adds	r3, r2, r0
 8006cfc:	2a01      	cmp	r2, #1
 8006cfe:	4682      	mov	sl, r0
 8006d00:	6123      	str	r3, [r4, #16]
 8006d02:	dc02      	bgt.n	8006d0a <_printf_float+0x12a>
 8006d04:	6822      	ldr	r2, [r4, #0]
 8006d06:	07d2      	lsls	r2, r2, #31
 8006d08:	d501      	bpl.n	8006d0e <_printf_float+0x12e>
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	6123      	str	r3, [r4, #16]
 8006d0e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d0a6      	beq.n	8006c64 <_printf_float+0x84>
 8006d16:	232d      	movs	r3, #45	@ 0x2d
 8006d18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d1c:	e7a2      	b.n	8006c64 <_printf_float+0x84>
 8006d1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d22:	d1c4      	bne.n	8006cae <_printf_float+0xce>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1c2      	bne.n	8006cae <_printf_float+0xce>
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e7bf      	b.n	8006cac <_printf_float+0xcc>
 8006d2c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006d30:	d9db      	bls.n	8006cea <_printf_float+0x10a>
 8006d32:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8006d36:	d118      	bne.n	8006d6a <_printf_float+0x18a>
 8006d38:	2900      	cmp	r1, #0
 8006d3a:	6863      	ldr	r3, [r4, #4]
 8006d3c:	dd0b      	ble.n	8006d56 <_printf_float+0x176>
 8006d3e:	6121      	str	r1, [r4, #16]
 8006d40:	b913      	cbnz	r3, 8006d48 <_printf_float+0x168>
 8006d42:	6822      	ldr	r2, [r4, #0]
 8006d44:	07d0      	lsls	r0, r2, #31
 8006d46:	d502      	bpl.n	8006d4e <_printf_float+0x16e>
 8006d48:	3301      	adds	r3, #1
 8006d4a:	440b      	add	r3, r1
 8006d4c:	6123      	str	r3, [r4, #16]
 8006d4e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d50:	f04f 0a00 	mov.w	sl, #0
 8006d54:	e7db      	b.n	8006d0e <_printf_float+0x12e>
 8006d56:	b913      	cbnz	r3, 8006d5e <_printf_float+0x17e>
 8006d58:	6822      	ldr	r2, [r4, #0]
 8006d5a:	07d2      	lsls	r2, r2, #31
 8006d5c:	d501      	bpl.n	8006d62 <_printf_float+0x182>
 8006d5e:	3302      	adds	r3, #2
 8006d60:	e7f4      	b.n	8006d4c <_printf_float+0x16c>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e7f2      	b.n	8006d4c <_printf_float+0x16c>
 8006d66:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8006d6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d6c:	4299      	cmp	r1, r3
 8006d6e:	db05      	blt.n	8006d7c <_printf_float+0x19c>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	6121      	str	r1, [r4, #16]
 8006d74:	07d8      	lsls	r0, r3, #31
 8006d76:	d5ea      	bpl.n	8006d4e <_printf_float+0x16e>
 8006d78:	1c4b      	adds	r3, r1, #1
 8006d7a:	e7e7      	b.n	8006d4c <_printf_float+0x16c>
 8006d7c:	2900      	cmp	r1, #0
 8006d7e:	bfd4      	ite	le
 8006d80:	f1c1 0202 	rsble	r2, r1, #2
 8006d84:	2201      	movgt	r2, #1
 8006d86:	4413      	add	r3, r2
 8006d88:	e7e0      	b.n	8006d4c <_printf_float+0x16c>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	055a      	lsls	r2, r3, #21
 8006d8e:	d407      	bmi.n	8006da0 <_printf_float+0x1c0>
 8006d90:	6923      	ldr	r3, [r4, #16]
 8006d92:	4642      	mov	r2, r8
 8006d94:	4631      	mov	r1, r6
 8006d96:	4628      	mov	r0, r5
 8006d98:	47b8      	blx	r7
 8006d9a:	3001      	adds	r0, #1
 8006d9c:	d12a      	bne.n	8006df4 <_printf_float+0x214>
 8006d9e:	e76b      	b.n	8006c78 <_printf_float+0x98>
 8006da0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006da4:	f240 80e0 	bls.w	8006f68 <_printf_float+0x388>
 8006da8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8006dac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006db4:	d133      	bne.n	8006e1e <_printf_float+0x23e>
 8006db6:	4a38      	ldr	r2, [pc, #224]	@ (8006e98 <_printf_float+0x2b8>)
 8006db8:	2301      	movs	r3, #1
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f43f af59 	beq.w	8006c78 <_printf_float+0x98>
 8006dc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006dca:	4543      	cmp	r3, r8
 8006dcc:	db02      	blt.n	8006dd4 <_printf_float+0x1f4>
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	07d8      	lsls	r0, r3, #31
 8006dd2:	d50f      	bpl.n	8006df4 <_printf_float+0x214>
 8006dd4:	9b05      	ldr	r3, [sp, #20]
 8006dd6:	465a      	mov	r2, fp
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4628      	mov	r0, r5
 8006ddc:	47b8      	blx	r7
 8006dde:	3001      	adds	r0, #1
 8006de0:	f43f af4a 	beq.w	8006c78 <_printf_float+0x98>
 8006de4:	f04f 0900 	mov.w	r9, #0
 8006de8:	f108 38ff 	add.w	r8, r8, #4294967295
 8006dec:	f104 0a1a 	add.w	sl, r4, #26
 8006df0:	45c8      	cmp	r8, r9
 8006df2:	dc09      	bgt.n	8006e08 <_printf_float+0x228>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	079b      	lsls	r3, r3, #30
 8006df8:	f100 8107 	bmi.w	800700a <_printf_float+0x42a>
 8006dfc:	68e0      	ldr	r0, [r4, #12]
 8006dfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e00:	4298      	cmp	r0, r3
 8006e02:	bfb8      	it	lt
 8006e04:	4618      	movlt	r0, r3
 8006e06:	e739      	b.n	8006c7c <_printf_float+0x9c>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4652      	mov	r2, sl
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4628      	mov	r0, r5
 8006e10:	47b8      	blx	r7
 8006e12:	3001      	adds	r0, #1
 8006e14:	f43f af30 	beq.w	8006c78 <_printf_float+0x98>
 8006e18:	f109 0901 	add.w	r9, r9, #1
 8006e1c:	e7e8      	b.n	8006df0 <_printf_float+0x210>
 8006e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	dc3b      	bgt.n	8006e9c <_printf_float+0x2bc>
 8006e24:	4a1c      	ldr	r2, [pc, #112]	@ (8006e98 <_printf_float+0x2b8>)
 8006e26:	2301      	movs	r3, #1
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f af22 	beq.w	8006c78 <_printf_float+0x98>
 8006e34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006e38:	ea59 0303 	orrs.w	r3, r9, r3
 8006e3c:	d102      	bne.n	8006e44 <_printf_float+0x264>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	07d9      	lsls	r1, r3, #31
 8006e42:	d5d7      	bpl.n	8006df4 <_printf_float+0x214>
 8006e44:	9b05      	ldr	r3, [sp, #20]
 8006e46:	465a      	mov	r2, fp
 8006e48:	4631      	mov	r1, r6
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	47b8      	blx	r7
 8006e4e:	3001      	adds	r0, #1
 8006e50:	f43f af12 	beq.w	8006c78 <_printf_float+0x98>
 8006e54:	f04f 0a00 	mov.w	sl, #0
 8006e58:	f104 0b1a 	add.w	fp, r4, #26
 8006e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e5e:	425b      	negs	r3, r3
 8006e60:	4553      	cmp	r3, sl
 8006e62:	dc01      	bgt.n	8006e68 <_printf_float+0x288>
 8006e64:	464b      	mov	r3, r9
 8006e66:	e794      	b.n	8006d92 <_printf_float+0x1b2>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	465a      	mov	r2, fp
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f af00 	beq.w	8006c78 <_printf_float+0x98>
 8006e78:	f10a 0a01 	add.w	sl, sl, #1
 8006e7c:	e7ee      	b.n	8006e5c <_printf_float+0x27c>
 8006e7e:	bf00      	nop
 8006e80:	ffffffff 	.word	0xffffffff
 8006e84:	7fefffff 	.word	0x7fefffff
 8006e88:	08009d7a 	.word	0x08009d7a
 8006e8c:	08009d76 	.word	0x08009d76
 8006e90:	08009d82 	.word	0x08009d82
 8006e94:	08009d7e 	.word	0x08009d7e
 8006e98:	08009d86 	.word	0x08009d86
 8006e9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ea2:	4553      	cmp	r3, sl
 8006ea4:	bfa8      	it	ge
 8006ea6:	4653      	movge	r3, sl
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	4699      	mov	r9, r3
 8006eac:	dc37      	bgt.n	8006f1e <_printf_float+0x33e>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	9307      	str	r3, [sp, #28]
 8006eb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eb6:	f104 021a 	add.w	r2, r4, #26
 8006eba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ebc:	9907      	ldr	r1, [sp, #28]
 8006ebe:	9306      	str	r3, [sp, #24]
 8006ec0:	eba3 0309 	sub.w	r3, r3, r9
 8006ec4:	428b      	cmp	r3, r1
 8006ec6:	dc31      	bgt.n	8006f2c <_printf_float+0x34c>
 8006ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eca:	459a      	cmp	sl, r3
 8006ecc:	dc3b      	bgt.n	8006f46 <_printf_float+0x366>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	07da      	lsls	r2, r3, #31
 8006ed2:	d438      	bmi.n	8006f46 <_printf_float+0x366>
 8006ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed6:	ebaa 0903 	sub.w	r9, sl, r3
 8006eda:	9b06      	ldr	r3, [sp, #24]
 8006edc:	ebaa 0303 	sub.w	r3, sl, r3
 8006ee0:	4599      	cmp	r9, r3
 8006ee2:	bfa8      	it	ge
 8006ee4:	4699      	movge	r9, r3
 8006ee6:	f1b9 0f00 	cmp.w	r9, #0
 8006eea:	dc34      	bgt.n	8006f56 <_printf_float+0x376>
 8006eec:	f04f 0800 	mov.w	r8, #0
 8006ef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ef4:	f104 0b1a 	add.w	fp, r4, #26
 8006ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efa:	ebaa 0303 	sub.w	r3, sl, r3
 8006efe:	eba3 0309 	sub.w	r3, r3, r9
 8006f02:	4543      	cmp	r3, r8
 8006f04:	f77f af76 	ble.w	8006df4 <_printf_float+0x214>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	465a      	mov	r2, fp
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	f43f aeb0 	beq.w	8006c78 <_printf_float+0x98>
 8006f18:	f108 0801 	add.w	r8, r8, #1
 8006f1c:	e7ec      	b.n	8006ef8 <_printf_float+0x318>
 8006f1e:	4642      	mov	r2, r8
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	d1c1      	bne.n	8006eae <_printf_float+0x2ce>
 8006f2a:	e6a5      	b.n	8006c78 <_printf_float+0x98>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	9206      	str	r2, [sp, #24]
 8006f34:	47b8      	blx	r7
 8006f36:	3001      	adds	r0, #1
 8006f38:	f43f ae9e 	beq.w	8006c78 <_printf_float+0x98>
 8006f3c:	9b07      	ldr	r3, [sp, #28]
 8006f3e:	9a06      	ldr	r2, [sp, #24]
 8006f40:	3301      	adds	r3, #1
 8006f42:	9307      	str	r3, [sp, #28]
 8006f44:	e7b9      	b.n	8006eba <_printf_float+0x2da>
 8006f46:	9b05      	ldr	r3, [sp, #20]
 8006f48:	465a      	mov	r2, fp
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	47b8      	blx	r7
 8006f50:	3001      	adds	r0, #1
 8006f52:	d1bf      	bne.n	8006ed4 <_printf_float+0x2f4>
 8006f54:	e690      	b.n	8006c78 <_printf_float+0x98>
 8006f56:	9a06      	ldr	r2, [sp, #24]
 8006f58:	464b      	mov	r3, r9
 8006f5a:	4442      	add	r2, r8
 8006f5c:	4631      	mov	r1, r6
 8006f5e:	4628      	mov	r0, r5
 8006f60:	47b8      	blx	r7
 8006f62:	3001      	adds	r0, #1
 8006f64:	d1c2      	bne.n	8006eec <_printf_float+0x30c>
 8006f66:	e687      	b.n	8006c78 <_printf_float+0x98>
 8006f68:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8006f6c:	f1b9 0f01 	cmp.w	r9, #1
 8006f70:	dc01      	bgt.n	8006f76 <_printf_float+0x396>
 8006f72:	07db      	lsls	r3, r3, #31
 8006f74:	d536      	bpl.n	8006fe4 <_printf_float+0x404>
 8006f76:	2301      	movs	r3, #1
 8006f78:	4642      	mov	r2, r8
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	47b8      	blx	r7
 8006f80:	3001      	adds	r0, #1
 8006f82:	f43f ae79 	beq.w	8006c78 <_printf_float+0x98>
 8006f86:	9b05      	ldr	r3, [sp, #20]
 8006f88:	465a      	mov	r2, fp
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	47b8      	blx	r7
 8006f90:	3001      	adds	r0, #1
 8006f92:	f43f ae71 	beq.w	8006c78 <_printf_float+0x98>
 8006f96:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8006f9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fa2:	f109 39ff 	add.w	r9, r9, #4294967295
 8006fa6:	d018      	beq.n	8006fda <_printf_float+0x3fa>
 8006fa8:	464b      	mov	r3, r9
 8006faa:	f108 0201 	add.w	r2, r8, #1
 8006fae:	4631      	mov	r1, r6
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	47b8      	blx	r7
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d10c      	bne.n	8006fd2 <_printf_float+0x3f2>
 8006fb8:	e65e      	b.n	8006c78 <_printf_float+0x98>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	465a      	mov	r2, fp
 8006fbe:	4631      	mov	r1, r6
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	47b8      	blx	r7
 8006fc4:	3001      	adds	r0, #1
 8006fc6:	f43f ae57 	beq.w	8006c78 <_printf_float+0x98>
 8006fca:	f108 0801 	add.w	r8, r8, #1
 8006fce:	45c8      	cmp	r8, r9
 8006fd0:	dbf3      	blt.n	8006fba <_printf_float+0x3da>
 8006fd2:	4653      	mov	r3, sl
 8006fd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006fd8:	e6dc      	b.n	8006d94 <_printf_float+0x1b4>
 8006fda:	f04f 0800 	mov.w	r8, #0
 8006fde:	f104 0b1a 	add.w	fp, r4, #26
 8006fe2:	e7f4      	b.n	8006fce <_printf_float+0x3ee>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	e7e1      	b.n	8006fae <_printf_float+0x3ce>
 8006fea:	2301      	movs	r3, #1
 8006fec:	464a      	mov	r2, r9
 8006fee:	4631      	mov	r1, r6
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	47b8      	blx	r7
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	f43f ae3f 	beq.w	8006c78 <_printf_float+0x98>
 8006ffa:	f108 0801 	add.w	r8, r8, #1
 8006ffe:	68e3      	ldr	r3, [r4, #12]
 8007000:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007002:	1a5b      	subs	r3, r3, r1
 8007004:	4543      	cmp	r3, r8
 8007006:	dcf0      	bgt.n	8006fea <_printf_float+0x40a>
 8007008:	e6f8      	b.n	8006dfc <_printf_float+0x21c>
 800700a:	f04f 0800 	mov.w	r8, #0
 800700e:	f104 0919 	add.w	r9, r4, #25
 8007012:	e7f4      	b.n	8006ffe <_printf_float+0x41e>

08007014 <_printf_common>:
 8007014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007018:	4616      	mov	r6, r2
 800701a:	4698      	mov	r8, r3
 800701c:	688a      	ldr	r2, [r1, #8]
 800701e:	690b      	ldr	r3, [r1, #16]
 8007020:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007024:	4293      	cmp	r3, r2
 8007026:	bfb8      	it	lt
 8007028:	4613      	movlt	r3, r2
 800702a:	6033      	str	r3, [r6, #0]
 800702c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007030:	4607      	mov	r7, r0
 8007032:	460c      	mov	r4, r1
 8007034:	b10a      	cbz	r2, 800703a <_printf_common+0x26>
 8007036:	3301      	adds	r3, #1
 8007038:	6033      	str	r3, [r6, #0]
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	0699      	lsls	r1, r3, #26
 800703e:	bf42      	ittt	mi
 8007040:	6833      	ldrmi	r3, [r6, #0]
 8007042:	3302      	addmi	r3, #2
 8007044:	6033      	strmi	r3, [r6, #0]
 8007046:	6825      	ldr	r5, [r4, #0]
 8007048:	f015 0506 	ands.w	r5, r5, #6
 800704c:	d106      	bne.n	800705c <_printf_common+0x48>
 800704e:	f104 0a19 	add.w	sl, r4, #25
 8007052:	68e3      	ldr	r3, [r4, #12]
 8007054:	6832      	ldr	r2, [r6, #0]
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	42ab      	cmp	r3, r5
 800705a:	dc26      	bgt.n	80070aa <_printf_common+0x96>
 800705c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007060:	6822      	ldr	r2, [r4, #0]
 8007062:	3b00      	subs	r3, #0
 8007064:	bf18      	it	ne
 8007066:	2301      	movne	r3, #1
 8007068:	0692      	lsls	r2, r2, #26
 800706a:	d42b      	bmi.n	80070c4 <_printf_common+0xb0>
 800706c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007070:	4641      	mov	r1, r8
 8007072:	4638      	mov	r0, r7
 8007074:	47c8      	blx	r9
 8007076:	3001      	adds	r0, #1
 8007078:	d01e      	beq.n	80070b8 <_printf_common+0xa4>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	6922      	ldr	r2, [r4, #16]
 800707e:	f003 0306 	and.w	r3, r3, #6
 8007082:	2b04      	cmp	r3, #4
 8007084:	bf02      	ittt	eq
 8007086:	68e5      	ldreq	r5, [r4, #12]
 8007088:	6833      	ldreq	r3, [r6, #0]
 800708a:	1aed      	subeq	r5, r5, r3
 800708c:	68a3      	ldr	r3, [r4, #8]
 800708e:	bf0c      	ite	eq
 8007090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007094:	2500      	movne	r5, #0
 8007096:	4293      	cmp	r3, r2
 8007098:	bfc4      	itt	gt
 800709a:	1a9b      	subgt	r3, r3, r2
 800709c:	18ed      	addgt	r5, r5, r3
 800709e:	2600      	movs	r6, #0
 80070a0:	341a      	adds	r4, #26
 80070a2:	42b5      	cmp	r5, r6
 80070a4:	d11a      	bne.n	80070dc <_printf_common+0xc8>
 80070a6:	2000      	movs	r0, #0
 80070a8:	e008      	b.n	80070bc <_printf_common+0xa8>
 80070aa:	2301      	movs	r3, #1
 80070ac:	4652      	mov	r2, sl
 80070ae:	4641      	mov	r1, r8
 80070b0:	4638      	mov	r0, r7
 80070b2:	47c8      	blx	r9
 80070b4:	3001      	adds	r0, #1
 80070b6:	d103      	bne.n	80070c0 <_printf_common+0xac>
 80070b8:	f04f 30ff 	mov.w	r0, #4294967295
 80070bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c0:	3501      	adds	r5, #1
 80070c2:	e7c6      	b.n	8007052 <_printf_common+0x3e>
 80070c4:	18e1      	adds	r1, r4, r3
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	2030      	movs	r0, #48	@ 0x30
 80070ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070ce:	4422      	add	r2, r4
 80070d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070d8:	3302      	adds	r3, #2
 80070da:	e7c7      	b.n	800706c <_printf_common+0x58>
 80070dc:	2301      	movs	r3, #1
 80070de:	4622      	mov	r2, r4
 80070e0:	4641      	mov	r1, r8
 80070e2:	4638      	mov	r0, r7
 80070e4:	47c8      	blx	r9
 80070e6:	3001      	adds	r0, #1
 80070e8:	d0e6      	beq.n	80070b8 <_printf_common+0xa4>
 80070ea:	3601      	adds	r6, #1
 80070ec:	e7d9      	b.n	80070a2 <_printf_common+0x8e>
	...

080070f0 <_printf_i>:
 80070f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070f4:	7e0f      	ldrb	r7, [r1, #24]
 80070f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80070f8:	2f78      	cmp	r7, #120	@ 0x78
 80070fa:	4691      	mov	r9, r2
 80070fc:	4680      	mov	r8, r0
 80070fe:	460c      	mov	r4, r1
 8007100:	469a      	mov	sl, r3
 8007102:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007106:	d807      	bhi.n	8007118 <_printf_i+0x28>
 8007108:	2f62      	cmp	r7, #98	@ 0x62
 800710a:	d80a      	bhi.n	8007122 <_printf_i+0x32>
 800710c:	2f00      	cmp	r7, #0
 800710e:	f000 80d1 	beq.w	80072b4 <_printf_i+0x1c4>
 8007112:	2f58      	cmp	r7, #88	@ 0x58
 8007114:	f000 80b8 	beq.w	8007288 <_printf_i+0x198>
 8007118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800711c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007120:	e03a      	b.n	8007198 <_printf_i+0xa8>
 8007122:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007126:	2b15      	cmp	r3, #21
 8007128:	d8f6      	bhi.n	8007118 <_printf_i+0x28>
 800712a:	a101      	add	r1, pc, #4	@ (adr r1, 8007130 <_printf_i+0x40>)
 800712c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007130:	08007189 	.word	0x08007189
 8007134:	0800719d 	.word	0x0800719d
 8007138:	08007119 	.word	0x08007119
 800713c:	08007119 	.word	0x08007119
 8007140:	08007119 	.word	0x08007119
 8007144:	08007119 	.word	0x08007119
 8007148:	0800719d 	.word	0x0800719d
 800714c:	08007119 	.word	0x08007119
 8007150:	08007119 	.word	0x08007119
 8007154:	08007119 	.word	0x08007119
 8007158:	08007119 	.word	0x08007119
 800715c:	0800729b 	.word	0x0800729b
 8007160:	080071c7 	.word	0x080071c7
 8007164:	08007255 	.word	0x08007255
 8007168:	08007119 	.word	0x08007119
 800716c:	08007119 	.word	0x08007119
 8007170:	080072bd 	.word	0x080072bd
 8007174:	08007119 	.word	0x08007119
 8007178:	080071c7 	.word	0x080071c7
 800717c:	08007119 	.word	0x08007119
 8007180:	08007119 	.word	0x08007119
 8007184:	0800725d 	.word	0x0800725d
 8007188:	6833      	ldr	r3, [r6, #0]
 800718a:	1d1a      	adds	r2, r3, #4
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6032      	str	r2, [r6, #0]
 8007190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007194:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007198:	2301      	movs	r3, #1
 800719a:	e09c      	b.n	80072d6 <_printf_i+0x1e6>
 800719c:	6833      	ldr	r3, [r6, #0]
 800719e:	6820      	ldr	r0, [r4, #0]
 80071a0:	1d19      	adds	r1, r3, #4
 80071a2:	6031      	str	r1, [r6, #0]
 80071a4:	0606      	lsls	r6, r0, #24
 80071a6:	d501      	bpl.n	80071ac <_printf_i+0xbc>
 80071a8:	681d      	ldr	r5, [r3, #0]
 80071aa:	e003      	b.n	80071b4 <_printf_i+0xc4>
 80071ac:	0645      	lsls	r5, r0, #25
 80071ae:	d5fb      	bpl.n	80071a8 <_printf_i+0xb8>
 80071b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071b4:	2d00      	cmp	r5, #0
 80071b6:	da03      	bge.n	80071c0 <_printf_i+0xd0>
 80071b8:	232d      	movs	r3, #45	@ 0x2d
 80071ba:	426d      	negs	r5, r5
 80071bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071c0:	4858      	ldr	r0, [pc, #352]	@ (8007324 <_printf_i+0x234>)
 80071c2:	230a      	movs	r3, #10
 80071c4:	e011      	b.n	80071ea <_printf_i+0xfa>
 80071c6:	6821      	ldr	r1, [r4, #0]
 80071c8:	6833      	ldr	r3, [r6, #0]
 80071ca:	0608      	lsls	r0, r1, #24
 80071cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80071d0:	d402      	bmi.n	80071d8 <_printf_i+0xe8>
 80071d2:	0649      	lsls	r1, r1, #25
 80071d4:	bf48      	it	mi
 80071d6:	b2ad      	uxthmi	r5, r5
 80071d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80071da:	4852      	ldr	r0, [pc, #328]	@ (8007324 <_printf_i+0x234>)
 80071dc:	6033      	str	r3, [r6, #0]
 80071de:	bf14      	ite	ne
 80071e0:	230a      	movne	r3, #10
 80071e2:	2308      	moveq	r3, #8
 80071e4:	2100      	movs	r1, #0
 80071e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071ea:	6866      	ldr	r6, [r4, #4]
 80071ec:	60a6      	str	r6, [r4, #8]
 80071ee:	2e00      	cmp	r6, #0
 80071f0:	db05      	blt.n	80071fe <_printf_i+0x10e>
 80071f2:	6821      	ldr	r1, [r4, #0]
 80071f4:	432e      	orrs	r6, r5
 80071f6:	f021 0104 	bic.w	r1, r1, #4
 80071fa:	6021      	str	r1, [r4, #0]
 80071fc:	d04b      	beq.n	8007296 <_printf_i+0x1a6>
 80071fe:	4616      	mov	r6, r2
 8007200:	fbb5 f1f3 	udiv	r1, r5, r3
 8007204:	fb03 5711 	mls	r7, r3, r1, r5
 8007208:	5dc7      	ldrb	r7, [r0, r7]
 800720a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800720e:	462f      	mov	r7, r5
 8007210:	42bb      	cmp	r3, r7
 8007212:	460d      	mov	r5, r1
 8007214:	d9f4      	bls.n	8007200 <_printf_i+0x110>
 8007216:	2b08      	cmp	r3, #8
 8007218:	d10b      	bne.n	8007232 <_printf_i+0x142>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	07df      	lsls	r7, r3, #31
 800721e:	d508      	bpl.n	8007232 <_printf_i+0x142>
 8007220:	6923      	ldr	r3, [r4, #16]
 8007222:	6861      	ldr	r1, [r4, #4]
 8007224:	4299      	cmp	r1, r3
 8007226:	bfde      	ittt	le
 8007228:	2330      	movle	r3, #48	@ 0x30
 800722a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800722e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007232:	1b92      	subs	r2, r2, r6
 8007234:	6122      	str	r2, [r4, #16]
 8007236:	f8cd a000 	str.w	sl, [sp]
 800723a:	464b      	mov	r3, r9
 800723c:	aa03      	add	r2, sp, #12
 800723e:	4621      	mov	r1, r4
 8007240:	4640      	mov	r0, r8
 8007242:	f7ff fee7 	bl	8007014 <_printf_common>
 8007246:	3001      	adds	r0, #1
 8007248:	d14a      	bne.n	80072e0 <_printf_i+0x1f0>
 800724a:	f04f 30ff 	mov.w	r0, #4294967295
 800724e:	b004      	add	sp, #16
 8007250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	f043 0320 	orr.w	r3, r3, #32
 800725a:	6023      	str	r3, [r4, #0]
 800725c:	4832      	ldr	r0, [pc, #200]	@ (8007328 <_printf_i+0x238>)
 800725e:	2778      	movs	r7, #120	@ 0x78
 8007260:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	6831      	ldr	r1, [r6, #0]
 8007268:	061f      	lsls	r7, r3, #24
 800726a:	f851 5b04 	ldr.w	r5, [r1], #4
 800726e:	d402      	bmi.n	8007276 <_printf_i+0x186>
 8007270:	065f      	lsls	r7, r3, #25
 8007272:	bf48      	it	mi
 8007274:	b2ad      	uxthmi	r5, r5
 8007276:	6031      	str	r1, [r6, #0]
 8007278:	07d9      	lsls	r1, r3, #31
 800727a:	bf44      	itt	mi
 800727c:	f043 0320 	orrmi.w	r3, r3, #32
 8007280:	6023      	strmi	r3, [r4, #0]
 8007282:	b11d      	cbz	r5, 800728c <_printf_i+0x19c>
 8007284:	2310      	movs	r3, #16
 8007286:	e7ad      	b.n	80071e4 <_printf_i+0xf4>
 8007288:	4826      	ldr	r0, [pc, #152]	@ (8007324 <_printf_i+0x234>)
 800728a:	e7e9      	b.n	8007260 <_printf_i+0x170>
 800728c:	6823      	ldr	r3, [r4, #0]
 800728e:	f023 0320 	bic.w	r3, r3, #32
 8007292:	6023      	str	r3, [r4, #0]
 8007294:	e7f6      	b.n	8007284 <_printf_i+0x194>
 8007296:	4616      	mov	r6, r2
 8007298:	e7bd      	b.n	8007216 <_printf_i+0x126>
 800729a:	6833      	ldr	r3, [r6, #0]
 800729c:	6825      	ldr	r5, [r4, #0]
 800729e:	6961      	ldr	r1, [r4, #20]
 80072a0:	1d18      	adds	r0, r3, #4
 80072a2:	6030      	str	r0, [r6, #0]
 80072a4:	062e      	lsls	r6, r5, #24
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	d501      	bpl.n	80072ae <_printf_i+0x1be>
 80072aa:	6019      	str	r1, [r3, #0]
 80072ac:	e002      	b.n	80072b4 <_printf_i+0x1c4>
 80072ae:	0668      	lsls	r0, r5, #25
 80072b0:	d5fb      	bpl.n	80072aa <_printf_i+0x1ba>
 80072b2:	8019      	strh	r1, [r3, #0]
 80072b4:	2300      	movs	r3, #0
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	4616      	mov	r6, r2
 80072ba:	e7bc      	b.n	8007236 <_printf_i+0x146>
 80072bc:	6833      	ldr	r3, [r6, #0]
 80072be:	1d1a      	adds	r2, r3, #4
 80072c0:	6032      	str	r2, [r6, #0]
 80072c2:	681e      	ldr	r6, [r3, #0]
 80072c4:	6862      	ldr	r2, [r4, #4]
 80072c6:	2100      	movs	r1, #0
 80072c8:	4630      	mov	r0, r6
 80072ca:	f7f8 ffb9 	bl	8000240 <memchr>
 80072ce:	b108      	cbz	r0, 80072d4 <_printf_i+0x1e4>
 80072d0:	1b80      	subs	r0, r0, r6
 80072d2:	6060      	str	r0, [r4, #4]
 80072d4:	6863      	ldr	r3, [r4, #4]
 80072d6:	6123      	str	r3, [r4, #16]
 80072d8:	2300      	movs	r3, #0
 80072da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072de:	e7aa      	b.n	8007236 <_printf_i+0x146>
 80072e0:	6923      	ldr	r3, [r4, #16]
 80072e2:	4632      	mov	r2, r6
 80072e4:	4649      	mov	r1, r9
 80072e6:	4640      	mov	r0, r8
 80072e8:	47d0      	blx	sl
 80072ea:	3001      	adds	r0, #1
 80072ec:	d0ad      	beq.n	800724a <_printf_i+0x15a>
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	079b      	lsls	r3, r3, #30
 80072f2:	d413      	bmi.n	800731c <_printf_i+0x22c>
 80072f4:	68e0      	ldr	r0, [r4, #12]
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	4298      	cmp	r0, r3
 80072fa:	bfb8      	it	lt
 80072fc:	4618      	movlt	r0, r3
 80072fe:	e7a6      	b.n	800724e <_printf_i+0x15e>
 8007300:	2301      	movs	r3, #1
 8007302:	4632      	mov	r2, r6
 8007304:	4649      	mov	r1, r9
 8007306:	4640      	mov	r0, r8
 8007308:	47d0      	blx	sl
 800730a:	3001      	adds	r0, #1
 800730c:	d09d      	beq.n	800724a <_printf_i+0x15a>
 800730e:	3501      	adds	r5, #1
 8007310:	68e3      	ldr	r3, [r4, #12]
 8007312:	9903      	ldr	r1, [sp, #12]
 8007314:	1a5b      	subs	r3, r3, r1
 8007316:	42ab      	cmp	r3, r5
 8007318:	dcf2      	bgt.n	8007300 <_printf_i+0x210>
 800731a:	e7eb      	b.n	80072f4 <_printf_i+0x204>
 800731c:	2500      	movs	r5, #0
 800731e:	f104 0619 	add.w	r6, r4, #25
 8007322:	e7f5      	b.n	8007310 <_printf_i+0x220>
 8007324:	08009d88 	.word	0x08009d88
 8007328:	08009d99 	.word	0x08009d99

0800732c <std>:
 800732c:	2300      	movs	r3, #0
 800732e:	b510      	push	{r4, lr}
 8007330:	4604      	mov	r4, r0
 8007332:	e9c0 3300 	strd	r3, r3, [r0]
 8007336:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800733a:	6083      	str	r3, [r0, #8]
 800733c:	8181      	strh	r1, [r0, #12]
 800733e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007340:	81c2      	strh	r2, [r0, #14]
 8007342:	6183      	str	r3, [r0, #24]
 8007344:	4619      	mov	r1, r3
 8007346:	2208      	movs	r2, #8
 8007348:	305c      	adds	r0, #92	@ 0x5c
 800734a:	f000 f9f9 	bl	8007740 <memset>
 800734e:	4b0d      	ldr	r3, [pc, #52]	@ (8007384 <std+0x58>)
 8007350:	6263      	str	r3, [r4, #36]	@ 0x24
 8007352:	4b0d      	ldr	r3, [pc, #52]	@ (8007388 <std+0x5c>)
 8007354:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007356:	4b0d      	ldr	r3, [pc, #52]	@ (800738c <std+0x60>)
 8007358:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800735a:	4b0d      	ldr	r3, [pc, #52]	@ (8007390 <std+0x64>)
 800735c:	6323      	str	r3, [r4, #48]	@ 0x30
 800735e:	4b0d      	ldr	r3, [pc, #52]	@ (8007394 <std+0x68>)
 8007360:	6224      	str	r4, [r4, #32]
 8007362:	429c      	cmp	r4, r3
 8007364:	d006      	beq.n	8007374 <std+0x48>
 8007366:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800736a:	4294      	cmp	r4, r2
 800736c:	d002      	beq.n	8007374 <std+0x48>
 800736e:	33d0      	adds	r3, #208	@ 0xd0
 8007370:	429c      	cmp	r4, r3
 8007372:	d105      	bne.n	8007380 <std+0x54>
 8007374:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800737c:	f000 ba6e 	b.w	800785c <__retarget_lock_init_recursive>
 8007380:	bd10      	pop	{r4, pc}
 8007382:	bf00      	nop
 8007384:	08007591 	.word	0x08007591
 8007388:	080075b3 	.word	0x080075b3
 800738c:	080075eb 	.word	0x080075eb
 8007390:	0800760f 	.word	0x0800760f
 8007394:	20000430 	.word	0x20000430

08007398 <stdio_exit_handler>:
 8007398:	4a02      	ldr	r2, [pc, #8]	@ (80073a4 <stdio_exit_handler+0xc>)
 800739a:	4903      	ldr	r1, [pc, #12]	@ (80073a8 <stdio_exit_handler+0x10>)
 800739c:	4803      	ldr	r0, [pc, #12]	@ (80073ac <stdio_exit_handler+0x14>)
 800739e:	f000 b869 	b.w	8007474 <_fwalk_sglue>
 80073a2:	bf00      	nop
 80073a4:	2000002c 	.word	0x2000002c
 80073a8:	080099e9 	.word	0x080099e9
 80073ac:	200001a8 	.word	0x200001a8

080073b0 <cleanup_stdio>:
 80073b0:	6841      	ldr	r1, [r0, #4]
 80073b2:	4b0c      	ldr	r3, [pc, #48]	@ (80073e4 <cleanup_stdio+0x34>)
 80073b4:	4299      	cmp	r1, r3
 80073b6:	b510      	push	{r4, lr}
 80073b8:	4604      	mov	r4, r0
 80073ba:	d001      	beq.n	80073c0 <cleanup_stdio+0x10>
 80073bc:	f002 fb14 	bl	80099e8 <_fflush_r>
 80073c0:	68a1      	ldr	r1, [r4, #8]
 80073c2:	4b09      	ldr	r3, [pc, #36]	@ (80073e8 <cleanup_stdio+0x38>)
 80073c4:	4299      	cmp	r1, r3
 80073c6:	d002      	beq.n	80073ce <cleanup_stdio+0x1e>
 80073c8:	4620      	mov	r0, r4
 80073ca:	f002 fb0d 	bl	80099e8 <_fflush_r>
 80073ce:	68e1      	ldr	r1, [r4, #12]
 80073d0:	4b06      	ldr	r3, [pc, #24]	@ (80073ec <cleanup_stdio+0x3c>)
 80073d2:	4299      	cmp	r1, r3
 80073d4:	d004      	beq.n	80073e0 <cleanup_stdio+0x30>
 80073d6:	4620      	mov	r0, r4
 80073d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073dc:	f002 bb04 	b.w	80099e8 <_fflush_r>
 80073e0:	bd10      	pop	{r4, pc}
 80073e2:	bf00      	nop
 80073e4:	20000430 	.word	0x20000430
 80073e8:	20000498 	.word	0x20000498
 80073ec:	20000500 	.word	0x20000500

080073f0 <global_stdio_init.part.0>:
 80073f0:	b510      	push	{r4, lr}
 80073f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007420 <global_stdio_init.part.0+0x30>)
 80073f4:	4c0b      	ldr	r4, [pc, #44]	@ (8007424 <global_stdio_init.part.0+0x34>)
 80073f6:	4a0c      	ldr	r2, [pc, #48]	@ (8007428 <global_stdio_init.part.0+0x38>)
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	4620      	mov	r0, r4
 80073fc:	2200      	movs	r2, #0
 80073fe:	2104      	movs	r1, #4
 8007400:	f7ff ff94 	bl	800732c <std>
 8007404:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007408:	2201      	movs	r2, #1
 800740a:	2109      	movs	r1, #9
 800740c:	f7ff ff8e 	bl	800732c <std>
 8007410:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007414:	2202      	movs	r2, #2
 8007416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800741a:	2112      	movs	r1, #18
 800741c:	f7ff bf86 	b.w	800732c <std>
 8007420:	20000568 	.word	0x20000568
 8007424:	20000430 	.word	0x20000430
 8007428:	08007399 	.word	0x08007399

0800742c <__sfp_lock_acquire>:
 800742c:	4801      	ldr	r0, [pc, #4]	@ (8007434 <__sfp_lock_acquire+0x8>)
 800742e:	f000 ba16 	b.w	800785e <__retarget_lock_acquire_recursive>
 8007432:	bf00      	nop
 8007434:	20000571 	.word	0x20000571

08007438 <__sfp_lock_release>:
 8007438:	4801      	ldr	r0, [pc, #4]	@ (8007440 <__sfp_lock_release+0x8>)
 800743a:	f000 ba11 	b.w	8007860 <__retarget_lock_release_recursive>
 800743e:	bf00      	nop
 8007440:	20000571 	.word	0x20000571

08007444 <__sinit>:
 8007444:	b510      	push	{r4, lr}
 8007446:	4604      	mov	r4, r0
 8007448:	f7ff fff0 	bl	800742c <__sfp_lock_acquire>
 800744c:	6a23      	ldr	r3, [r4, #32]
 800744e:	b11b      	cbz	r3, 8007458 <__sinit+0x14>
 8007450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007454:	f7ff bff0 	b.w	8007438 <__sfp_lock_release>
 8007458:	4b04      	ldr	r3, [pc, #16]	@ (800746c <__sinit+0x28>)
 800745a:	6223      	str	r3, [r4, #32]
 800745c:	4b04      	ldr	r3, [pc, #16]	@ (8007470 <__sinit+0x2c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1f5      	bne.n	8007450 <__sinit+0xc>
 8007464:	f7ff ffc4 	bl	80073f0 <global_stdio_init.part.0>
 8007468:	e7f2      	b.n	8007450 <__sinit+0xc>
 800746a:	bf00      	nop
 800746c:	080073b1 	.word	0x080073b1
 8007470:	20000568 	.word	0x20000568

08007474 <_fwalk_sglue>:
 8007474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007478:	4607      	mov	r7, r0
 800747a:	4688      	mov	r8, r1
 800747c:	4614      	mov	r4, r2
 800747e:	2600      	movs	r6, #0
 8007480:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007484:	f1b9 0901 	subs.w	r9, r9, #1
 8007488:	d505      	bpl.n	8007496 <_fwalk_sglue+0x22>
 800748a:	6824      	ldr	r4, [r4, #0]
 800748c:	2c00      	cmp	r4, #0
 800748e:	d1f7      	bne.n	8007480 <_fwalk_sglue+0xc>
 8007490:	4630      	mov	r0, r6
 8007492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007496:	89ab      	ldrh	r3, [r5, #12]
 8007498:	2b01      	cmp	r3, #1
 800749a:	d907      	bls.n	80074ac <_fwalk_sglue+0x38>
 800749c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80074a0:	3301      	adds	r3, #1
 80074a2:	d003      	beq.n	80074ac <_fwalk_sglue+0x38>
 80074a4:	4629      	mov	r1, r5
 80074a6:	4638      	mov	r0, r7
 80074a8:	47c0      	blx	r8
 80074aa:	4306      	orrs	r6, r0
 80074ac:	3568      	adds	r5, #104	@ 0x68
 80074ae:	e7e9      	b.n	8007484 <_fwalk_sglue+0x10>

080074b0 <iprintf>:
 80074b0:	b40f      	push	{r0, r1, r2, r3}
 80074b2:	b507      	push	{r0, r1, r2, lr}
 80074b4:	4906      	ldr	r1, [pc, #24]	@ (80074d0 <iprintf+0x20>)
 80074b6:	ab04      	add	r3, sp, #16
 80074b8:	6808      	ldr	r0, [r1, #0]
 80074ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80074be:	6881      	ldr	r1, [r0, #8]
 80074c0:	9301      	str	r3, [sp, #4]
 80074c2:	f002 f8f5 	bl	80096b0 <_vfiprintf_r>
 80074c6:	b003      	add	sp, #12
 80074c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80074cc:	b004      	add	sp, #16
 80074ce:	4770      	bx	lr
 80074d0:	200001a4 	.word	0x200001a4

080074d4 <_puts_r>:
 80074d4:	6a03      	ldr	r3, [r0, #32]
 80074d6:	b570      	push	{r4, r5, r6, lr}
 80074d8:	6884      	ldr	r4, [r0, #8]
 80074da:	4605      	mov	r5, r0
 80074dc:	460e      	mov	r6, r1
 80074de:	b90b      	cbnz	r3, 80074e4 <_puts_r+0x10>
 80074e0:	f7ff ffb0 	bl	8007444 <__sinit>
 80074e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074e6:	07db      	lsls	r3, r3, #31
 80074e8:	d405      	bmi.n	80074f6 <_puts_r+0x22>
 80074ea:	89a3      	ldrh	r3, [r4, #12]
 80074ec:	0598      	lsls	r0, r3, #22
 80074ee:	d402      	bmi.n	80074f6 <_puts_r+0x22>
 80074f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074f2:	f000 f9b4 	bl	800785e <__retarget_lock_acquire_recursive>
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	0719      	lsls	r1, r3, #28
 80074fa:	d502      	bpl.n	8007502 <_puts_r+0x2e>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d135      	bne.n	800756e <_puts_r+0x9a>
 8007502:	4621      	mov	r1, r4
 8007504:	4628      	mov	r0, r5
 8007506:	f000 f8c5 	bl	8007694 <__swsetup_r>
 800750a:	b380      	cbz	r0, 800756e <_puts_r+0x9a>
 800750c:	f04f 35ff 	mov.w	r5, #4294967295
 8007510:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007512:	07da      	lsls	r2, r3, #31
 8007514:	d405      	bmi.n	8007522 <_puts_r+0x4e>
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	059b      	lsls	r3, r3, #22
 800751a:	d402      	bmi.n	8007522 <_puts_r+0x4e>
 800751c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800751e:	f000 f99f 	bl	8007860 <__retarget_lock_release_recursive>
 8007522:	4628      	mov	r0, r5
 8007524:	bd70      	pop	{r4, r5, r6, pc}
 8007526:	2b00      	cmp	r3, #0
 8007528:	da04      	bge.n	8007534 <_puts_r+0x60>
 800752a:	69a2      	ldr	r2, [r4, #24]
 800752c:	429a      	cmp	r2, r3
 800752e:	dc17      	bgt.n	8007560 <_puts_r+0x8c>
 8007530:	290a      	cmp	r1, #10
 8007532:	d015      	beq.n	8007560 <_puts_r+0x8c>
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	6022      	str	r2, [r4, #0]
 800753a:	7019      	strb	r1, [r3, #0]
 800753c:	68a3      	ldr	r3, [r4, #8]
 800753e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007542:	3b01      	subs	r3, #1
 8007544:	60a3      	str	r3, [r4, #8]
 8007546:	2900      	cmp	r1, #0
 8007548:	d1ed      	bne.n	8007526 <_puts_r+0x52>
 800754a:	2b00      	cmp	r3, #0
 800754c:	da11      	bge.n	8007572 <_puts_r+0x9e>
 800754e:	4622      	mov	r2, r4
 8007550:	210a      	movs	r1, #10
 8007552:	4628      	mov	r0, r5
 8007554:	f000 f85f 	bl	8007616 <__swbuf_r>
 8007558:	3001      	adds	r0, #1
 800755a:	d0d7      	beq.n	800750c <_puts_r+0x38>
 800755c:	250a      	movs	r5, #10
 800755e:	e7d7      	b.n	8007510 <_puts_r+0x3c>
 8007560:	4622      	mov	r2, r4
 8007562:	4628      	mov	r0, r5
 8007564:	f000 f857 	bl	8007616 <__swbuf_r>
 8007568:	3001      	adds	r0, #1
 800756a:	d1e7      	bne.n	800753c <_puts_r+0x68>
 800756c:	e7ce      	b.n	800750c <_puts_r+0x38>
 800756e:	3e01      	subs	r6, #1
 8007570:	e7e4      	b.n	800753c <_puts_r+0x68>
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	6022      	str	r2, [r4, #0]
 8007578:	220a      	movs	r2, #10
 800757a:	701a      	strb	r2, [r3, #0]
 800757c:	e7ee      	b.n	800755c <_puts_r+0x88>
	...

08007580 <puts>:
 8007580:	4b02      	ldr	r3, [pc, #8]	@ (800758c <puts+0xc>)
 8007582:	4601      	mov	r1, r0
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	f7ff bfa5 	b.w	80074d4 <_puts_r>
 800758a:	bf00      	nop
 800758c:	200001a4 	.word	0x200001a4

08007590 <__sread>:
 8007590:	b510      	push	{r4, lr}
 8007592:	460c      	mov	r4, r1
 8007594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007598:	f000 f912 	bl	80077c0 <_read_r>
 800759c:	2800      	cmp	r0, #0
 800759e:	bfab      	itete	ge
 80075a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075a2:	89a3      	ldrhlt	r3, [r4, #12]
 80075a4:	181b      	addge	r3, r3, r0
 80075a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075aa:	bfac      	ite	ge
 80075ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075ae:	81a3      	strhlt	r3, [r4, #12]
 80075b0:	bd10      	pop	{r4, pc}

080075b2 <__swrite>:
 80075b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b6:	461f      	mov	r7, r3
 80075b8:	898b      	ldrh	r3, [r1, #12]
 80075ba:	05db      	lsls	r3, r3, #23
 80075bc:	4605      	mov	r5, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	4616      	mov	r6, r2
 80075c2:	d505      	bpl.n	80075d0 <__swrite+0x1e>
 80075c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c8:	2302      	movs	r3, #2
 80075ca:	2200      	movs	r2, #0
 80075cc:	f000 f8e6 	bl	800779c <_lseek_r>
 80075d0:	89a3      	ldrh	r3, [r4, #12]
 80075d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	4632      	mov	r2, r6
 80075de:	463b      	mov	r3, r7
 80075e0:	4628      	mov	r0, r5
 80075e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075e6:	f000 b8fd 	b.w	80077e4 <_write_r>

080075ea <__sseek>:
 80075ea:	b510      	push	{r4, lr}
 80075ec:	460c      	mov	r4, r1
 80075ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f2:	f000 f8d3 	bl	800779c <_lseek_r>
 80075f6:	1c43      	adds	r3, r0, #1
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	bf15      	itete	ne
 80075fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007602:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007606:	81a3      	strheq	r3, [r4, #12]
 8007608:	bf18      	it	ne
 800760a:	81a3      	strhne	r3, [r4, #12]
 800760c:	bd10      	pop	{r4, pc}

0800760e <__sclose>:
 800760e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007612:	f000 b8b3 	b.w	800777c <_close_r>

08007616 <__swbuf_r>:
 8007616:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007618:	460e      	mov	r6, r1
 800761a:	4614      	mov	r4, r2
 800761c:	4605      	mov	r5, r0
 800761e:	b118      	cbz	r0, 8007628 <__swbuf_r+0x12>
 8007620:	6a03      	ldr	r3, [r0, #32]
 8007622:	b90b      	cbnz	r3, 8007628 <__swbuf_r+0x12>
 8007624:	f7ff ff0e 	bl	8007444 <__sinit>
 8007628:	69a3      	ldr	r3, [r4, #24]
 800762a:	60a3      	str	r3, [r4, #8]
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	071a      	lsls	r2, r3, #28
 8007630:	d501      	bpl.n	8007636 <__swbuf_r+0x20>
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	b943      	cbnz	r3, 8007648 <__swbuf_r+0x32>
 8007636:	4621      	mov	r1, r4
 8007638:	4628      	mov	r0, r5
 800763a:	f000 f82b 	bl	8007694 <__swsetup_r>
 800763e:	b118      	cbz	r0, 8007648 <__swbuf_r+0x32>
 8007640:	f04f 37ff 	mov.w	r7, #4294967295
 8007644:	4638      	mov	r0, r7
 8007646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007648:	6823      	ldr	r3, [r4, #0]
 800764a:	6922      	ldr	r2, [r4, #16]
 800764c:	1a98      	subs	r0, r3, r2
 800764e:	6963      	ldr	r3, [r4, #20]
 8007650:	b2f6      	uxtb	r6, r6
 8007652:	4283      	cmp	r3, r0
 8007654:	4637      	mov	r7, r6
 8007656:	dc05      	bgt.n	8007664 <__swbuf_r+0x4e>
 8007658:	4621      	mov	r1, r4
 800765a:	4628      	mov	r0, r5
 800765c:	f002 f9c4 	bl	80099e8 <_fflush_r>
 8007660:	2800      	cmp	r0, #0
 8007662:	d1ed      	bne.n	8007640 <__swbuf_r+0x2a>
 8007664:	68a3      	ldr	r3, [r4, #8]
 8007666:	3b01      	subs	r3, #1
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	6823      	ldr	r3, [r4, #0]
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	6022      	str	r2, [r4, #0]
 8007670:	701e      	strb	r6, [r3, #0]
 8007672:	6962      	ldr	r2, [r4, #20]
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	429a      	cmp	r2, r3
 8007678:	d004      	beq.n	8007684 <__swbuf_r+0x6e>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	07db      	lsls	r3, r3, #31
 800767e:	d5e1      	bpl.n	8007644 <__swbuf_r+0x2e>
 8007680:	2e0a      	cmp	r6, #10
 8007682:	d1df      	bne.n	8007644 <__swbuf_r+0x2e>
 8007684:	4621      	mov	r1, r4
 8007686:	4628      	mov	r0, r5
 8007688:	f002 f9ae 	bl	80099e8 <_fflush_r>
 800768c:	2800      	cmp	r0, #0
 800768e:	d0d9      	beq.n	8007644 <__swbuf_r+0x2e>
 8007690:	e7d6      	b.n	8007640 <__swbuf_r+0x2a>
	...

08007694 <__swsetup_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	4b29      	ldr	r3, [pc, #164]	@ (800773c <__swsetup_r+0xa8>)
 8007698:	4605      	mov	r5, r0
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	460c      	mov	r4, r1
 800769e:	b118      	cbz	r0, 80076a8 <__swsetup_r+0x14>
 80076a0:	6a03      	ldr	r3, [r0, #32]
 80076a2:	b90b      	cbnz	r3, 80076a8 <__swsetup_r+0x14>
 80076a4:	f7ff fece 	bl	8007444 <__sinit>
 80076a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ac:	0719      	lsls	r1, r3, #28
 80076ae:	d422      	bmi.n	80076f6 <__swsetup_r+0x62>
 80076b0:	06da      	lsls	r2, r3, #27
 80076b2:	d407      	bmi.n	80076c4 <__swsetup_r+0x30>
 80076b4:	2209      	movs	r2, #9
 80076b6:	602a      	str	r2, [r5, #0]
 80076b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076bc:	81a3      	strh	r3, [r4, #12]
 80076be:	f04f 30ff 	mov.w	r0, #4294967295
 80076c2:	e033      	b.n	800772c <__swsetup_r+0x98>
 80076c4:	0758      	lsls	r0, r3, #29
 80076c6:	d512      	bpl.n	80076ee <__swsetup_r+0x5a>
 80076c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076ca:	b141      	cbz	r1, 80076de <__swsetup_r+0x4a>
 80076cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076d0:	4299      	cmp	r1, r3
 80076d2:	d002      	beq.n	80076da <__swsetup_r+0x46>
 80076d4:	4628      	mov	r0, r5
 80076d6:	f000 fec1 	bl	800845c <_free_r>
 80076da:	2300      	movs	r3, #0
 80076dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80076de:	89a3      	ldrh	r3, [r4, #12]
 80076e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076e4:	81a3      	strh	r3, [r4, #12]
 80076e6:	2300      	movs	r3, #0
 80076e8:	6063      	str	r3, [r4, #4]
 80076ea:	6923      	ldr	r3, [r4, #16]
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	89a3      	ldrh	r3, [r4, #12]
 80076f0:	f043 0308 	orr.w	r3, r3, #8
 80076f4:	81a3      	strh	r3, [r4, #12]
 80076f6:	6923      	ldr	r3, [r4, #16]
 80076f8:	b94b      	cbnz	r3, 800770e <__swsetup_r+0x7a>
 80076fa:	89a3      	ldrh	r3, [r4, #12]
 80076fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007704:	d003      	beq.n	800770e <__swsetup_r+0x7a>
 8007706:	4621      	mov	r1, r4
 8007708:	4628      	mov	r0, r5
 800770a:	f002 f9bb 	bl	8009a84 <__smakebuf_r>
 800770e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007712:	f013 0201 	ands.w	r2, r3, #1
 8007716:	d00a      	beq.n	800772e <__swsetup_r+0x9a>
 8007718:	2200      	movs	r2, #0
 800771a:	60a2      	str	r2, [r4, #8]
 800771c:	6962      	ldr	r2, [r4, #20]
 800771e:	4252      	negs	r2, r2
 8007720:	61a2      	str	r2, [r4, #24]
 8007722:	6922      	ldr	r2, [r4, #16]
 8007724:	b942      	cbnz	r2, 8007738 <__swsetup_r+0xa4>
 8007726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800772a:	d1c5      	bne.n	80076b8 <__swsetup_r+0x24>
 800772c:	bd38      	pop	{r3, r4, r5, pc}
 800772e:	0799      	lsls	r1, r3, #30
 8007730:	bf58      	it	pl
 8007732:	6962      	ldrpl	r2, [r4, #20]
 8007734:	60a2      	str	r2, [r4, #8]
 8007736:	e7f4      	b.n	8007722 <__swsetup_r+0x8e>
 8007738:	2000      	movs	r0, #0
 800773a:	e7f7      	b.n	800772c <__swsetup_r+0x98>
 800773c:	200001a4 	.word	0x200001a4

08007740 <memset>:
 8007740:	4402      	add	r2, r0
 8007742:	4603      	mov	r3, r0
 8007744:	4293      	cmp	r3, r2
 8007746:	d100      	bne.n	800774a <memset+0xa>
 8007748:	4770      	bx	lr
 800774a:	f803 1b01 	strb.w	r1, [r3], #1
 800774e:	e7f9      	b.n	8007744 <memset+0x4>

08007750 <strncmp>:
 8007750:	b510      	push	{r4, lr}
 8007752:	b16a      	cbz	r2, 8007770 <strncmp+0x20>
 8007754:	3901      	subs	r1, #1
 8007756:	1884      	adds	r4, r0, r2
 8007758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800775c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007760:	429a      	cmp	r2, r3
 8007762:	d103      	bne.n	800776c <strncmp+0x1c>
 8007764:	42a0      	cmp	r0, r4
 8007766:	d001      	beq.n	800776c <strncmp+0x1c>
 8007768:	2a00      	cmp	r2, #0
 800776a:	d1f5      	bne.n	8007758 <strncmp+0x8>
 800776c:	1ad0      	subs	r0, r2, r3
 800776e:	bd10      	pop	{r4, pc}
 8007770:	4610      	mov	r0, r2
 8007772:	e7fc      	b.n	800776e <strncmp+0x1e>

08007774 <_localeconv_r>:
 8007774:	4800      	ldr	r0, [pc, #0]	@ (8007778 <_localeconv_r+0x4>)
 8007776:	4770      	bx	lr
 8007778:	20000128 	.word	0x20000128

0800777c <_close_r>:
 800777c:	b538      	push	{r3, r4, r5, lr}
 800777e:	4d06      	ldr	r5, [pc, #24]	@ (8007798 <_close_r+0x1c>)
 8007780:	2300      	movs	r3, #0
 8007782:	4604      	mov	r4, r0
 8007784:	4608      	mov	r0, r1
 8007786:	602b      	str	r3, [r5, #0]
 8007788:	f7f9 fef9 	bl	800157e <_close>
 800778c:	1c43      	adds	r3, r0, #1
 800778e:	d102      	bne.n	8007796 <_close_r+0x1a>
 8007790:	682b      	ldr	r3, [r5, #0]
 8007792:	b103      	cbz	r3, 8007796 <_close_r+0x1a>
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	bd38      	pop	{r3, r4, r5, pc}
 8007798:	2000056c 	.word	0x2000056c

0800779c <_lseek_r>:
 800779c:	b538      	push	{r3, r4, r5, lr}
 800779e:	4d07      	ldr	r5, [pc, #28]	@ (80077bc <_lseek_r+0x20>)
 80077a0:	4604      	mov	r4, r0
 80077a2:	4608      	mov	r0, r1
 80077a4:	4611      	mov	r1, r2
 80077a6:	2200      	movs	r2, #0
 80077a8:	602a      	str	r2, [r5, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	f7f9 ff0e 	bl	80015cc <_lseek>
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	d102      	bne.n	80077ba <_lseek_r+0x1e>
 80077b4:	682b      	ldr	r3, [r5, #0]
 80077b6:	b103      	cbz	r3, 80077ba <_lseek_r+0x1e>
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	bd38      	pop	{r3, r4, r5, pc}
 80077bc:	2000056c 	.word	0x2000056c

080077c0 <_read_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	@ (80077e0 <_read_r+0x20>)
 80077c4:	4604      	mov	r4, r0
 80077c6:	4608      	mov	r0, r1
 80077c8:	4611      	mov	r1, r2
 80077ca:	2200      	movs	r2, #0
 80077cc:	602a      	str	r2, [r5, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	f7f9 fb70 	bl	8000eb4 <_read>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d102      	bne.n	80077de <_read_r+0x1e>
 80077d8:	682b      	ldr	r3, [r5, #0]
 80077da:	b103      	cbz	r3, 80077de <_read_r+0x1e>
 80077dc:	6023      	str	r3, [r4, #0]
 80077de:	bd38      	pop	{r3, r4, r5, pc}
 80077e0:	2000056c 	.word	0x2000056c

080077e4 <_write_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d07      	ldr	r5, [pc, #28]	@ (8007804 <_write_r+0x20>)
 80077e8:	4604      	mov	r4, r0
 80077ea:	4608      	mov	r0, r1
 80077ec:	4611      	mov	r1, r2
 80077ee:	2200      	movs	r2, #0
 80077f0:	602a      	str	r2, [r5, #0]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f7f9 fb42 	bl	8000e7c <_write>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_write_r+0x1e>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_write_r+0x1e>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	2000056c 	.word	0x2000056c

08007808 <__errno>:
 8007808:	4b01      	ldr	r3, [pc, #4]	@ (8007810 <__errno+0x8>)
 800780a:	6818      	ldr	r0, [r3, #0]
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	200001a4 	.word	0x200001a4

08007814 <__libc_init_array>:
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	4d0d      	ldr	r5, [pc, #52]	@ (800784c <__libc_init_array+0x38>)
 8007818:	4c0d      	ldr	r4, [pc, #52]	@ (8007850 <__libc_init_array+0x3c>)
 800781a:	1b64      	subs	r4, r4, r5
 800781c:	10a4      	asrs	r4, r4, #2
 800781e:	2600      	movs	r6, #0
 8007820:	42a6      	cmp	r6, r4
 8007822:	d109      	bne.n	8007838 <__libc_init_array+0x24>
 8007824:	4d0b      	ldr	r5, [pc, #44]	@ (8007854 <__libc_init_array+0x40>)
 8007826:	4c0c      	ldr	r4, [pc, #48]	@ (8007858 <__libc_init_array+0x44>)
 8007828:	f002 fa2a 	bl	8009c80 <_init>
 800782c:	1b64      	subs	r4, r4, r5
 800782e:	10a4      	asrs	r4, r4, #2
 8007830:	2600      	movs	r6, #0
 8007832:	42a6      	cmp	r6, r4
 8007834:	d105      	bne.n	8007842 <__libc_init_array+0x2e>
 8007836:	bd70      	pop	{r4, r5, r6, pc}
 8007838:	f855 3b04 	ldr.w	r3, [r5], #4
 800783c:	4798      	blx	r3
 800783e:	3601      	adds	r6, #1
 8007840:	e7ee      	b.n	8007820 <__libc_init_array+0xc>
 8007842:	f855 3b04 	ldr.w	r3, [r5], #4
 8007846:	4798      	blx	r3
 8007848:	3601      	adds	r6, #1
 800784a:	e7f2      	b.n	8007832 <__libc_init_array+0x1e>
 800784c:	0800a1a4 	.word	0x0800a1a4
 8007850:	0800a1a4 	.word	0x0800a1a4
 8007854:	0800a1a4 	.word	0x0800a1a4
 8007858:	0800a1a8 	.word	0x0800a1a8

0800785c <__retarget_lock_init_recursive>:
 800785c:	4770      	bx	lr

0800785e <__retarget_lock_acquire_recursive>:
 800785e:	4770      	bx	lr

08007860 <__retarget_lock_release_recursive>:
 8007860:	4770      	bx	lr

08007862 <memcpy>:
 8007862:	440a      	add	r2, r1
 8007864:	4291      	cmp	r1, r2
 8007866:	f100 33ff 	add.w	r3, r0, #4294967295
 800786a:	d100      	bne.n	800786e <memcpy+0xc>
 800786c:	4770      	bx	lr
 800786e:	b510      	push	{r4, lr}
 8007870:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007874:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007878:	4291      	cmp	r1, r2
 800787a:	d1f9      	bne.n	8007870 <memcpy+0xe>
 800787c:	bd10      	pop	{r4, pc}
	...

08007880 <nan>:
 8007880:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007888 <nan+0x8>
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	00000000 	.word	0x00000000
 800788c:	7ff80000 	.word	0x7ff80000

08007890 <quorem>:
 8007890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	6903      	ldr	r3, [r0, #16]
 8007896:	690c      	ldr	r4, [r1, #16]
 8007898:	42a3      	cmp	r3, r4
 800789a:	4607      	mov	r7, r0
 800789c:	db7e      	blt.n	800799c <quorem+0x10c>
 800789e:	3c01      	subs	r4, #1
 80078a0:	f101 0814 	add.w	r8, r1, #20
 80078a4:	00a3      	lsls	r3, r4, #2
 80078a6:	f100 0514 	add.w	r5, r0, #20
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078ba:	3301      	adds	r3, #1
 80078bc:	429a      	cmp	r2, r3
 80078be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078c2:	fbb2 f6f3 	udiv	r6, r2, r3
 80078c6:	d32e      	bcc.n	8007926 <quorem+0x96>
 80078c8:	f04f 0a00 	mov.w	sl, #0
 80078cc:	46c4      	mov	ip, r8
 80078ce:	46ae      	mov	lr, r5
 80078d0:	46d3      	mov	fp, sl
 80078d2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078d6:	b298      	uxth	r0, r3
 80078d8:	fb06 a000 	mla	r0, r6, r0, sl
 80078dc:	0c02      	lsrs	r2, r0, #16
 80078de:	0c1b      	lsrs	r3, r3, #16
 80078e0:	fb06 2303 	mla	r3, r6, r3, r2
 80078e4:	f8de 2000 	ldr.w	r2, [lr]
 80078e8:	b280      	uxth	r0, r0
 80078ea:	b292      	uxth	r2, r2
 80078ec:	1a12      	subs	r2, r2, r0
 80078ee:	445a      	add	r2, fp
 80078f0:	f8de 0000 	ldr.w	r0, [lr]
 80078f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80078fe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007902:	b292      	uxth	r2, r2
 8007904:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007908:	45e1      	cmp	r9, ip
 800790a:	f84e 2b04 	str.w	r2, [lr], #4
 800790e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007912:	d2de      	bcs.n	80078d2 <quorem+0x42>
 8007914:	9b00      	ldr	r3, [sp, #0]
 8007916:	58eb      	ldr	r3, [r5, r3]
 8007918:	b92b      	cbnz	r3, 8007926 <quorem+0x96>
 800791a:	9b01      	ldr	r3, [sp, #4]
 800791c:	3b04      	subs	r3, #4
 800791e:	429d      	cmp	r5, r3
 8007920:	461a      	mov	r2, r3
 8007922:	d32f      	bcc.n	8007984 <quorem+0xf4>
 8007924:	613c      	str	r4, [r7, #16]
 8007926:	4638      	mov	r0, r7
 8007928:	f001 fca0 	bl	800926c <__mcmp>
 800792c:	2800      	cmp	r0, #0
 800792e:	db25      	blt.n	800797c <quorem+0xec>
 8007930:	4629      	mov	r1, r5
 8007932:	2000      	movs	r0, #0
 8007934:	f858 2b04 	ldr.w	r2, [r8], #4
 8007938:	f8d1 c000 	ldr.w	ip, [r1]
 800793c:	fa1f fe82 	uxth.w	lr, r2
 8007940:	fa1f f38c 	uxth.w	r3, ip
 8007944:	eba3 030e 	sub.w	r3, r3, lr
 8007948:	4403      	add	r3, r0
 800794a:	0c12      	lsrs	r2, r2, #16
 800794c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007950:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007954:	b29b      	uxth	r3, r3
 8007956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800795a:	45c1      	cmp	r9, r8
 800795c:	f841 3b04 	str.w	r3, [r1], #4
 8007960:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007964:	d2e6      	bcs.n	8007934 <quorem+0xa4>
 8007966:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800796a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800796e:	b922      	cbnz	r2, 800797a <quorem+0xea>
 8007970:	3b04      	subs	r3, #4
 8007972:	429d      	cmp	r5, r3
 8007974:	461a      	mov	r2, r3
 8007976:	d30b      	bcc.n	8007990 <quorem+0x100>
 8007978:	613c      	str	r4, [r7, #16]
 800797a:	3601      	adds	r6, #1
 800797c:	4630      	mov	r0, r6
 800797e:	b003      	add	sp, #12
 8007980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007984:	6812      	ldr	r2, [r2, #0]
 8007986:	3b04      	subs	r3, #4
 8007988:	2a00      	cmp	r2, #0
 800798a:	d1cb      	bne.n	8007924 <quorem+0x94>
 800798c:	3c01      	subs	r4, #1
 800798e:	e7c6      	b.n	800791e <quorem+0x8e>
 8007990:	6812      	ldr	r2, [r2, #0]
 8007992:	3b04      	subs	r3, #4
 8007994:	2a00      	cmp	r2, #0
 8007996:	d1ef      	bne.n	8007978 <quorem+0xe8>
 8007998:	3c01      	subs	r4, #1
 800799a:	e7ea      	b.n	8007972 <quorem+0xe2>
 800799c:	2000      	movs	r0, #0
 800799e:	e7ee      	b.n	800797e <quorem+0xee>

080079a0 <_dtoa_r>:
 80079a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a4:	ed2d 8b02 	vpush	{d8}
 80079a8:	69c7      	ldr	r7, [r0, #28]
 80079aa:	b091      	sub	sp, #68	@ 0x44
 80079ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80079b0:	ec55 4b10 	vmov	r4, r5, d0
 80079b4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80079b6:	9107      	str	r1, [sp, #28]
 80079b8:	4681      	mov	r9, r0
 80079ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80079bc:	930d      	str	r3, [sp, #52]	@ 0x34
 80079be:	b97f      	cbnz	r7, 80079e0 <_dtoa_r+0x40>
 80079c0:	2010      	movs	r0, #16
 80079c2:	f001 f8cf 	bl	8008b64 <malloc>
 80079c6:	4602      	mov	r2, r0
 80079c8:	f8c9 001c 	str.w	r0, [r9, #28]
 80079cc:	b920      	cbnz	r0, 80079d8 <_dtoa_r+0x38>
 80079ce:	4ba0      	ldr	r3, [pc, #640]	@ (8007c50 <_dtoa_r+0x2b0>)
 80079d0:	21ef      	movs	r1, #239	@ 0xef
 80079d2:	48a0      	ldr	r0, [pc, #640]	@ (8007c54 <_dtoa_r+0x2b4>)
 80079d4:	f002 f8c4 	bl	8009b60 <__assert_func>
 80079d8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80079dc:	6007      	str	r7, [r0, #0]
 80079de:	60c7      	str	r7, [r0, #12]
 80079e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80079e4:	6819      	ldr	r1, [r3, #0]
 80079e6:	b159      	cbz	r1, 8007a00 <_dtoa_r+0x60>
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	604a      	str	r2, [r1, #4]
 80079ec:	2301      	movs	r3, #1
 80079ee:	4093      	lsls	r3, r2
 80079f0:	608b      	str	r3, [r1, #8]
 80079f2:	4648      	mov	r0, r9
 80079f4:	f001 f9be 	bl	8008d74 <_Bfree>
 80079f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80079fc:	2200      	movs	r2, #0
 80079fe:	601a      	str	r2, [r3, #0]
 8007a00:	1e2b      	subs	r3, r5, #0
 8007a02:	bfbb      	ittet	lt
 8007a04:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007a08:	9303      	strlt	r3, [sp, #12]
 8007a0a:	2300      	movge	r3, #0
 8007a0c:	2201      	movlt	r2, #1
 8007a0e:	bfac      	ite	ge
 8007a10:	6033      	strge	r3, [r6, #0]
 8007a12:	6032      	strlt	r2, [r6, #0]
 8007a14:	4b90      	ldr	r3, [pc, #576]	@ (8007c58 <_dtoa_r+0x2b8>)
 8007a16:	9e03      	ldr	r6, [sp, #12]
 8007a18:	43b3      	bics	r3, r6
 8007a1a:	d110      	bne.n	8007a3e <_dtoa_r+0x9e>
 8007a1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a1e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007a28:	4323      	orrs	r3, r4
 8007a2a:	f000 84e6 	beq.w	80083fa <_dtoa_r+0xa5a>
 8007a2e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a30:	4f8a      	ldr	r7, [pc, #552]	@ (8007c5c <_dtoa_r+0x2bc>)
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f000 84e8 	beq.w	8008408 <_dtoa_r+0xa68>
 8007a38:	1cfb      	adds	r3, r7, #3
 8007a3a:	f000 bce3 	b.w	8008404 <_dtoa_r+0xa64>
 8007a3e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007a42:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a4a:	d10a      	bne.n	8007a62 <_dtoa_r+0xc2>
 8007a4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a4e:	2301      	movs	r3, #1
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a54:	b113      	cbz	r3, 8007a5c <_dtoa_r+0xbc>
 8007a56:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007a58:	4b81      	ldr	r3, [pc, #516]	@ (8007c60 <_dtoa_r+0x2c0>)
 8007a5a:	6013      	str	r3, [r2, #0]
 8007a5c:	4f81      	ldr	r7, [pc, #516]	@ (8007c64 <_dtoa_r+0x2c4>)
 8007a5e:	f000 bcd3 	b.w	8008408 <_dtoa_r+0xa68>
 8007a62:	aa0e      	add	r2, sp, #56	@ 0x38
 8007a64:	a90f      	add	r1, sp, #60	@ 0x3c
 8007a66:	4648      	mov	r0, r9
 8007a68:	eeb0 0b48 	vmov.f64	d0, d8
 8007a6c:	f001 fd1e 	bl	80094ac <__d2b>
 8007a70:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007a74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a76:	9001      	str	r0, [sp, #4]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d045      	beq.n	8007b08 <_dtoa_r+0x168>
 8007a7c:	eeb0 7b48 	vmov.f64	d7, d8
 8007a80:	ee18 1a90 	vmov	r1, s17
 8007a84:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007a88:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8007a8c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007a90:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007a94:	2500      	movs	r5, #0
 8007a96:	ee07 1a90 	vmov	s15, r1
 8007a9a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8007a9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007c38 <_dtoa_r+0x298>
 8007aa2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007aa6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007c40 <_dtoa_r+0x2a0>
 8007aaa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007aae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007c48 <_dtoa_r+0x2a8>
 8007ab2:	ee07 3a90 	vmov	s15, r3
 8007ab6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007aba:	eeb0 7b46 	vmov.f64	d7, d6
 8007abe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007ac2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007ac6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ace:	ee16 8a90 	vmov	r8, s13
 8007ad2:	d508      	bpl.n	8007ae6 <_dtoa_r+0x146>
 8007ad4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007ad8:	eeb4 6b47 	vcmp.f64	d6, d7
 8007adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ae0:	bf18      	it	ne
 8007ae2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8007ae6:	f1b8 0f16 	cmp.w	r8, #22
 8007aea:	d82b      	bhi.n	8007b44 <_dtoa_r+0x1a4>
 8007aec:	495e      	ldr	r1, [pc, #376]	@ (8007c68 <_dtoa_r+0x2c8>)
 8007aee:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8007af2:	ed91 7b00 	vldr	d7, [r1]
 8007af6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007afe:	d501      	bpl.n	8007b04 <_dtoa_r+0x164>
 8007b00:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b04:	2100      	movs	r1, #0
 8007b06:	e01e      	b.n	8007b46 <_dtoa_r+0x1a6>
 8007b08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8007b10:	2920      	cmp	r1, #32
 8007b12:	bfc1      	itttt	gt
 8007b14:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8007b18:	408e      	lslgt	r6, r1
 8007b1a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8007b1e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8007b22:	bfd6      	itet	le
 8007b24:	f1c1 0120 	rsble	r1, r1, #32
 8007b28:	4331      	orrgt	r1, r6
 8007b2a:	fa04 f101 	lslle.w	r1, r4, r1
 8007b2e:	ee07 1a90 	vmov	s15, r1
 8007b32:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007b36:	3b01      	subs	r3, #1
 8007b38:	ee17 1a90 	vmov	r1, s15
 8007b3c:	2501      	movs	r5, #1
 8007b3e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8007b42:	e7a8      	b.n	8007a96 <_dtoa_r+0xf6>
 8007b44:	2101      	movs	r1, #1
 8007b46:	1ad2      	subs	r2, r2, r3
 8007b48:	1e53      	subs	r3, r2, #1
 8007b4a:	9306      	str	r3, [sp, #24]
 8007b4c:	bf45      	ittet	mi
 8007b4e:	f1c2 0301 	rsbmi	r3, r2, #1
 8007b52:	9304      	strmi	r3, [sp, #16]
 8007b54:	2300      	movpl	r3, #0
 8007b56:	2300      	movmi	r3, #0
 8007b58:	bf4c      	ite	mi
 8007b5a:	9306      	strmi	r3, [sp, #24]
 8007b5c:	9304      	strpl	r3, [sp, #16]
 8007b5e:	f1b8 0f00 	cmp.w	r8, #0
 8007b62:	910c      	str	r1, [sp, #48]	@ 0x30
 8007b64:	db18      	blt.n	8007b98 <_dtoa_r+0x1f8>
 8007b66:	9b06      	ldr	r3, [sp, #24]
 8007b68:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007b6c:	4443      	add	r3, r8
 8007b6e:	9306      	str	r3, [sp, #24]
 8007b70:	2300      	movs	r3, #0
 8007b72:	9a07      	ldr	r2, [sp, #28]
 8007b74:	2a09      	cmp	r2, #9
 8007b76:	d845      	bhi.n	8007c04 <_dtoa_r+0x264>
 8007b78:	2a05      	cmp	r2, #5
 8007b7a:	bfc4      	itt	gt
 8007b7c:	3a04      	subgt	r2, #4
 8007b7e:	9207      	strgt	r2, [sp, #28]
 8007b80:	9a07      	ldr	r2, [sp, #28]
 8007b82:	f1a2 0202 	sub.w	r2, r2, #2
 8007b86:	bfcc      	ite	gt
 8007b88:	2400      	movgt	r4, #0
 8007b8a:	2401      	movle	r4, #1
 8007b8c:	2a03      	cmp	r2, #3
 8007b8e:	d844      	bhi.n	8007c1a <_dtoa_r+0x27a>
 8007b90:	e8df f002 	tbb	[pc, r2]
 8007b94:	0b173634 	.word	0x0b173634
 8007b98:	9b04      	ldr	r3, [sp, #16]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	eba3 0308 	sub.w	r3, r3, r8
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	920a      	str	r2, [sp, #40]	@ 0x28
 8007ba4:	f1c8 0300 	rsb	r3, r8, #0
 8007ba8:	e7e3      	b.n	8007b72 <_dtoa_r+0x1d2>
 8007baa:	2201      	movs	r2, #1
 8007bac:	9208      	str	r2, [sp, #32]
 8007bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bb0:	eb08 0b02 	add.w	fp, r8, r2
 8007bb4:	f10b 0a01 	add.w	sl, fp, #1
 8007bb8:	4652      	mov	r2, sl
 8007bba:	2a01      	cmp	r2, #1
 8007bbc:	bfb8      	it	lt
 8007bbe:	2201      	movlt	r2, #1
 8007bc0:	e006      	b.n	8007bd0 <_dtoa_r+0x230>
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	9208      	str	r2, [sp, #32]
 8007bc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bc8:	2a00      	cmp	r2, #0
 8007bca:	dd29      	ble.n	8007c20 <_dtoa_r+0x280>
 8007bcc:	4693      	mov	fp, r2
 8007bce:	4692      	mov	sl, r2
 8007bd0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	2004      	movs	r0, #4
 8007bd8:	f100 0614 	add.w	r6, r0, #20
 8007bdc:	4296      	cmp	r6, r2
 8007bde:	d926      	bls.n	8007c2e <_dtoa_r+0x28e>
 8007be0:	6079      	str	r1, [r7, #4]
 8007be2:	4648      	mov	r0, r9
 8007be4:	9305      	str	r3, [sp, #20]
 8007be6:	f001 f885 	bl	8008cf4 <_Balloc>
 8007bea:	9b05      	ldr	r3, [sp, #20]
 8007bec:	4607      	mov	r7, r0
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d13e      	bne.n	8007c70 <_dtoa_r+0x2d0>
 8007bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8007c6c <_dtoa_r+0x2cc>)
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	f240 11af 	movw	r1, #431	@ 0x1af
 8007bfa:	e6ea      	b.n	80079d2 <_dtoa_r+0x32>
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	e7e1      	b.n	8007bc4 <_dtoa_r+0x224>
 8007c00:	2200      	movs	r2, #0
 8007c02:	e7d3      	b.n	8007bac <_dtoa_r+0x20c>
 8007c04:	2401      	movs	r4, #1
 8007c06:	2200      	movs	r2, #0
 8007c08:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007c0c:	f04f 3bff 	mov.w	fp, #4294967295
 8007c10:	2100      	movs	r1, #0
 8007c12:	46da      	mov	sl, fp
 8007c14:	2212      	movs	r2, #18
 8007c16:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c18:	e7da      	b.n	8007bd0 <_dtoa_r+0x230>
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	9208      	str	r2, [sp, #32]
 8007c1e:	e7f5      	b.n	8007c0c <_dtoa_r+0x26c>
 8007c20:	f04f 0b01 	mov.w	fp, #1
 8007c24:	46da      	mov	sl, fp
 8007c26:	465a      	mov	r2, fp
 8007c28:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007c2c:	e7d0      	b.n	8007bd0 <_dtoa_r+0x230>
 8007c2e:	3101      	adds	r1, #1
 8007c30:	0040      	lsls	r0, r0, #1
 8007c32:	e7d1      	b.n	8007bd8 <_dtoa_r+0x238>
 8007c34:	f3af 8000 	nop.w
 8007c38:	636f4361 	.word	0x636f4361
 8007c3c:	3fd287a7 	.word	0x3fd287a7
 8007c40:	8b60c8b3 	.word	0x8b60c8b3
 8007c44:	3fc68a28 	.word	0x3fc68a28
 8007c48:	509f79fb 	.word	0x509f79fb
 8007c4c:	3fd34413 	.word	0x3fd34413
 8007c50:	08009dbf 	.word	0x08009dbf
 8007c54:	08009dd6 	.word	0x08009dd6
 8007c58:	7ff00000 	.word	0x7ff00000
 8007c5c:	08009dbb 	.word	0x08009dbb
 8007c60:	08009d87 	.word	0x08009d87
 8007c64:	08009d86 	.word	0x08009d86
 8007c68:	08009fd0 	.word	0x08009fd0
 8007c6c:	08009e2e 	.word	0x08009e2e
 8007c70:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8007c74:	f1ba 0f0e 	cmp.w	sl, #14
 8007c78:	6010      	str	r0, [r2, #0]
 8007c7a:	d86e      	bhi.n	8007d5a <_dtoa_r+0x3ba>
 8007c7c:	2c00      	cmp	r4, #0
 8007c7e:	d06c      	beq.n	8007d5a <_dtoa_r+0x3ba>
 8007c80:	f1b8 0f00 	cmp.w	r8, #0
 8007c84:	f340 80b4 	ble.w	8007df0 <_dtoa_r+0x450>
 8007c88:	4ac8      	ldr	r2, [pc, #800]	@ (8007fac <_dtoa_r+0x60c>)
 8007c8a:	f008 010f 	and.w	r1, r8, #15
 8007c8e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007c92:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8007c96:	ed92 7b00 	vldr	d7, [r2]
 8007c9a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007c9e:	f000 809b 	beq.w	8007dd8 <_dtoa_r+0x438>
 8007ca2:	4ac3      	ldr	r2, [pc, #780]	@ (8007fb0 <_dtoa_r+0x610>)
 8007ca4:	ed92 6b08 	vldr	d6, [r2, #32]
 8007ca8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007cac:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007cb0:	f001 010f 	and.w	r1, r1, #15
 8007cb4:	2203      	movs	r2, #3
 8007cb6:	48be      	ldr	r0, [pc, #760]	@ (8007fb0 <_dtoa_r+0x610>)
 8007cb8:	2900      	cmp	r1, #0
 8007cba:	f040 808f 	bne.w	8007ddc <_dtoa_r+0x43c>
 8007cbe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007cc2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007cc6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007cca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007ccc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007cd0:	2900      	cmp	r1, #0
 8007cd2:	f000 80b3 	beq.w	8007e3c <_dtoa_r+0x49c>
 8007cd6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8007cda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ce2:	f140 80ab 	bpl.w	8007e3c <_dtoa_r+0x49c>
 8007ce6:	f1ba 0f00 	cmp.w	sl, #0
 8007cea:	f000 80a7 	beq.w	8007e3c <_dtoa_r+0x49c>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	dd30      	ble.n	8007d56 <_dtoa_r+0x3b6>
 8007cf4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8007cf8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007cfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d00:	f108 31ff 	add.w	r1, r8, #4294967295
 8007d04:	9105      	str	r1, [sp, #20]
 8007d06:	3201      	adds	r2, #1
 8007d08:	465c      	mov	r4, fp
 8007d0a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007d0e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007d12:	ee07 2a90 	vmov	s15, r2
 8007d16:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007d1a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007d1e:	ee15 2a90 	vmov	r2, s11
 8007d22:	ec51 0b15 	vmov	r0, r1, d5
 8007d26:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8007d2a:	2c00      	cmp	r4, #0
 8007d2c:	f040 808a 	bne.w	8007e44 <_dtoa_r+0x4a4>
 8007d30:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007d34:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007d38:	ec41 0b17 	vmov	d7, r0, r1
 8007d3c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d44:	f300 826a 	bgt.w	800821c <_dtoa_r+0x87c>
 8007d48:	eeb1 7b47 	vneg.f64	d7, d7
 8007d4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d54:	d423      	bmi.n	8007d9e <_dtoa_r+0x3fe>
 8007d56:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d5c:	2a00      	cmp	r2, #0
 8007d5e:	f2c0 8129 	blt.w	8007fb4 <_dtoa_r+0x614>
 8007d62:	f1b8 0f0e 	cmp.w	r8, #14
 8007d66:	f300 8125 	bgt.w	8007fb4 <_dtoa_r+0x614>
 8007d6a:	4b90      	ldr	r3, [pc, #576]	@ (8007fac <_dtoa_r+0x60c>)
 8007d6c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007d70:	ed93 6b00 	vldr	d6, [r3]
 8007d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f280 80c8 	bge.w	8007f0c <_dtoa_r+0x56c>
 8007d7c:	f1ba 0f00 	cmp.w	sl, #0
 8007d80:	f300 80c4 	bgt.w	8007f0c <_dtoa_r+0x56c>
 8007d84:	d10b      	bne.n	8007d9e <_dtoa_r+0x3fe>
 8007d86:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007d8a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007d8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d92:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d9a:	f2c0 823c 	blt.w	8008216 <_dtoa_r+0x876>
 8007d9e:	2400      	movs	r4, #0
 8007da0:	4625      	mov	r5, r4
 8007da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da4:	43db      	mvns	r3, r3
 8007da6:	9305      	str	r3, [sp, #20]
 8007da8:	463e      	mov	r6, r7
 8007daa:	f04f 0800 	mov.w	r8, #0
 8007dae:	4621      	mov	r1, r4
 8007db0:	4648      	mov	r0, r9
 8007db2:	f000 ffdf 	bl	8008d74 <_Bfree>
 8007db6:	2d00      	cmp	r5, #0
 8007db8:	f000 80a2 	beq.w	8007f00 <_dtoa_r+0x560>
 8007dbc:	f1b8 0f00 	cmp.w	r8, #0
 8007dc0:	d005      	beq.n	8007dce <_dtoa_r+0x42e>
 8007dc2:	45a8      	cmp	r8, r5
 8007dc4:	d003      	beq.n	8007dce <_dtoa_r+0x42e>
 8007dc6:	4641      	mov	r1, r8
 8007dc8:	4648      	mov	r0, r9
 8007dca:	f000 ffd3 	bl	8008d74 <_Bfree>
 8007dce:	4629      	mov	r1, r5
 8007dd0:	4648      	mov	r0, r9
 8007dd2:	f000 ffcf 	bl	8008d74 <_Bfree>
 8007dd6:	e093      	b.n	8007f00 <_dtoa_r+0x560>
 8007dd8:	2202      	movs	r2, #2
 8007dda:	e76c      	b.n	8007cb6 <_dtoa_r+0x316>
 8007ddc:	07cc      	lsls	r4, r1, #31
 8007dde:	d504      	bpl.n	8007dea <_dtoa_r+0x44a>
 8007de0:	ed90 6b00 	vldr	d6, [r0]
 8007de4:	3201      	adds	r2, #1
 8007de6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007dea:	1049      	asrs	r1, r1, #1
 8007dec:	3008      	adds	r0, #8
 8007dee:	e763      	b.n	8007cb8 <_dtoa_r+0x318>
 8007df0:	d022      	beq.n	8007e38 <_dtoa_r+0x498>
 8007df2:	f1c8 0100 	rsb	r1, r8, #0
 8007df6:	4a6d      	ldr	r2, [pc, #436]	@ (8007fac <_dtoa_r+0x60c>)
 8007df8:	f001 000f 	and.w	r0, r1, #15
 8007dfc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007e00:	ed92 7b00 	vldr	d7, [r2]
 8007e04:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007e08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e0c:	4868      	ldr	r0, [pc, #416]	@ (8007fb0 <_dtoa_r+0x610>)
 8007e0e:	1109      	asrs	r1, r1, #4
 8007e10:	2400      	movs	r4, #0
 8007e12:	2202      	movs	r2, #2
 8007e14:	b929      	cbnz	r1, 8007e22 <_dtoa_r+0x482>
 8007e16:	2c00      	cmp	r4, #0
 8007e18:	f43f af57 	beq.w	8007cca <_dtoa_r+0x32a>
 8007e1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e20:	e753      	b.n	8007cca <_dtoa_r+0x32a>
 8007e22:	07ce      	lsls	r6, r1, #31
 8007e24:	d505      	bpl.n	8007e32 <_dtoa_r+0x492>
 8007e26:	ed90 6b00 	vldr	d6, [r0]
 8007e2a:	3201      	adds	r2, #1
 8007e2c:	2401      	movs	r4, #1
 8007e2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e32:	1049      	asrs	r1, r1, #1
 8007e34:	3008      	adds	r0, #8
 8007e36:	e7ed      	b.n	8007e14 <_dtoa_r+0x474>
 8007e38:	2202      	movs	r2, #2
 8007e3a:	e746      	b.n	8007cca <_dtoa_r+0x32a>
 8007e3c:	f8cd 8014 	str.w	r8, [sp, #20]
 8007e40:	4654      	mov	r4, sl
 8007e42:	e762      	b.n	8007d0a <_dtoa_r+0x36a>
 8007e44:	4a59      	ldr	r2, [pc, #356]	@ (8007fac <_dtoa_r+0x60c>)
 8007e46:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007e4a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007e4e:	9a08      	ldr	r2, [sp, #32]
 8007e50:	ec41 0b17 	vmov	d7, r0, r1
 8007e54:	443c      	add	r4, r7
 8007e56:	b34a      	cbz	r2, 8007eac <_dtoa_r+0x50c>
 8007e58:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8007e5c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007e60:	463e      	mov	r6, r7
 8007e62:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007e66:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007e6a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007e6e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007e72:	ee14 2a90 	vmov	r2, s9
 8007e76:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007e7a:	3230      	adds	r2, #48	@ 0x30
 8007e7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007e80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e88:	f806 2b01 	strb.w	r2, [r6], #1
 8007e8c:	d438      	bmi.n	8007f00 <_dtoa_r+0x560>
 8007e8e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007e92:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e9a:	d46e      	bmi.n	8007f7a <_dtoa_r+0x5da>
 8007e9c:	42a6      	cmp	r6, r4
 8007e9e:	f43f af5a 	beq.w	8007d56 <_dtoa_r+0x3b6>
 8007ea2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007ea6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007eaa:	e7e0      	b.n	8007e6e <_dtoa_r+0x4ce>
 8007eac:	4621      	mov	r1, r4
 8007eae:	463e      	mov	r6, r7
 8007eb0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007eb4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007eb8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007ebc:	ee14 2a90 	vmov	r2, s9
 8007ec0:	3230      	adds	r2, #48	@ 0x30
 8007ec2:	f806 2b01 	strb.w	r2, [r6], #1
 8007ec6:	42a6      	cmp	r6, r4
 8007ec8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007ecc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007ed0:	d119      	bne.n	8007f06 <_dtoa_r+0x566>
 8007ed2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8007ed6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007eda:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ee2:	dc4a      	bgt.n	8007f7a <_dtoa_r+0x5da>
 8007ee4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8007ee8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8007eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ef0:	f57f af31 	bpl.w	8007d56 <_dtoa_r+0x3b6>
 8007ef4:	460e      	mov	r6, r1
 8007ef6:	3901      	subs	r1, #1
 8007ef8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007efc:	2b30      	cmp	r3, #48	@ 0x30
 8007efe:	d0f9      	beq.n	8007ef4 <_dtoa_r+0x554>
 8007f00:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007f04:	e027      	b.n	8007f56 <_dtoa_r+0x5b6>
 8007f06:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007f0a:	e7d5      	b.n	8007eb8 <_dtoa_r+0x518>
 8007f0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f10:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8007f14:	463e      	mov	r6, r7
 8007f16:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007f1a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007f1e:	ee15 3a10 	vmov	r3, s10
 8007f22:	3330      	adds	r3, #48	@ 0x30
 8007f24:	f806 3b01 	strb.w	r3, [r6], #1
 8007f28:	1bf3      	subs	r3, r6, r7
 8007f2a:	459a      	cmp	sl, r3
 8007f2c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007f30:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007f34:	d132      	bne.n	8007f9c <_dtoa_r+0x5fc>
 8007f36:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007f3a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f42:	dc18      	bgt.n	8007f76 <_dtoa_r+0x5d6>
 8007f44:	eeb4 7b46 	vcmp.f64	d7, d6
 8007f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f4c:	d103      	bne.n	8007f56 <_dtoa_r+0x5b6>
 8007f4e:	ee15 3a10 	vmov	r3, s10
 8007f52:	07db      	lsls	r3, r3, #31
 8007f54:	d40f      	bmi.n	8007f76 <_dtoa_r+0x5d6>
 8007f56:	9901      	ldr	r1, [sp, #4]
 8007f58:	4648      	mov	r0, r9
 8007f5a:	f000 ff0b 	bl	8008d74 <_Bfree>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f62:	7033      	strb	r3, [r6, #0]
 8007f64:	f108 0301 	add.w	r3, r8, #1
 8007f68:	6013      	str	r3, [r2, #0]
 8007f6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 824b 	beq.w	8008408 <_dtoa_r+0xa68>
 8007f72:	601e      	str	r6, [r3, #0]
 8007f74:	e248      	b.n	8008408 <_dtoa_r+0xa68>
 8007f76:	f8cd 8014 	str.w	r8, [sp, #20]
 8007f7a:	4633      	mov	r3, r6
 8007f7c:	461e      	mov	r6, r3
 8007f7e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f82:	2a39      	cmp	r2, #57	@ 0x39
 8007f84:	d106      	bne.n	8007f94 <_dtoa_r+0x5f4>
 8007f86:	429f      	cmp	r7, r3
 8007f88:	d1f8      	bne.n	8007f7c <_dtoa_r+0x5dc>
 8007f8a:	9a05      	ldr	r2, [sp, #20]
 8007f8c:	3201      	adds	r2, #1
 8007f8e:	9205      	str	r2, [sp, #20]
 8007f90:	2230      	movs	r2, #48	@ 0x30
 8007f92:	703a      	strb	r2, [r7, #0]
 8007f94:	781a      	ldrb	r2, [r3, #0]
 8007f96:	3201      	adds	r2, #1
 8007f98:	701a      	strb	r2, [r3, #0]
 8007f9a:	e7b1      	b.n	8007f00 <_dtoa_r+0x560>
 8007f9c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007fa0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fa8:	d1b5      	bne.n	8007f16 <_dtoa_r+0x576>
 8007faa:	e7d4      	b.n	8007f56 <_dtoa_r+0x5b6>
 8007fac:	08009fd0 	.word	0x08009fd0
 8007fb0:	08009fa8 	.word	0x08009fa8
 8007fb4:	9908      	ldr	r1, [sp, #32]
 8007fb6:	2900      	cmp	r1, #0
 8007fb8:	f000 80e9 	beq.w	800818e <_dtoa_r+0x7ee>
 8007fbc:	9907      	ldr	r1, [sp, #28]
 8007fbe:	2901      	cmp	r1, #1
 8007fc0:	f300 80cb 	bgt.w	800815a <_dtoa_r+0x7ba>
 8007fc4:	2d00      	cmp	r5, #0
 8007fc6:	f000 80c4 	beq.w	8008152 <_dtoa_r+0x7b2>
 8007fca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007fce:	9e04      	ldr	r6, [sp, #16]
 8007fd0:	461c      	mov	r4, r3
 8007fd2:	9305      	str	r3, [sp, #20]
 8007fd4:	9b04      	ldr	r3, [sp, #16]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	9304      	str	r3, [sp, #16]
 8007fda:	9b06      	ldr	r3, [sp, #24]
 8007fdc:	2101      	movs	r1, #1
 8007fde:	4413      	add	r3, r2
 8007fe0:	4648      	mov	r0, r9
 8007fe2:	9306      	str	r3, [sp, #24]
 8007fe4:	f000 ffc4 	bl	8008f70 <__i2b>
 8007fe8:	9b05      	ldr	r3, [sp, #20]
 8007fea:	4605      	mov	r5, r0
 8007fec:	b166      	cbz	r6, 8008008 <_dtoa_r+0x668>
 8007fee:	9a06      	ldr	r2, [sp, #24]
 8007ff0:	2a00      	cmp	r2, #0
 8007ff2:	dd09      	ble.n	8008008 <_dtoa_r+0x668>
 8007ff4:	42b2      	cmp	r2, r6
 8007ff6:	9904      	ldr	r1, [sp, #16]
 8007ff8:	bfa8      	it	ge
 8007ffa:	4632      	movge	r2, r6
 8007ffc:	1a89      	subs	r1, r1, r2
 8007ffe:	9104      	str	r1, [sp, #16]
 8008000:	9906      	ldr	r1, [sp, #24]
 8008002:	1ab6      	subs	r6, r6, r2
 8008004:	1a8a      	subs	r2, r1, r2
 8008006:	9206      	str	r2, [sp, #24]
 8008008:	b30b      	cbz	r3, 800804e <_dtoa_r+0x6ae>
 800800a:	9a08      	ldr	r2, [sp, #32]
 800800c:	2a00      	cmp	r2, #0
 800800e:	f000 80c5 	beq.w	800819c <_dtoa_r+0x7fc>
 8008012:	2c00      	cmp	r4, #0
 8008014:	f000 80bf 	beq.w	8008196 <_dtoa_r+0x7f6>
 8008018:	4629      	mov	r1, r5
 800801a:	4622      	mov	r2, r4
 800801c:	4648      	mov	r0, r9
 800801e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008020:	f001 f85e 	bl	80090e0 <__pow5mult>
 8008024:	9a01      	ldr	r2, [sp, #4]
 8008026:	4601      	mov	r1, r0
 8008028:	4605      	mov	r5, r0
 800802a:	4648      	mov	r0, r9
 800802c:	f000 ffb6 	bl	8008f9c <__multiply>
 8008030:	9901      	ldr	r1, [sp, #4]
 8008032:	9005      	str	r0, [sp, #20]
 8008034:	4648      	mov	r0, r9
 8008036:	f000 fe9d 	bl	8008d74 <_Bfree>
 800803a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800803c:	1b1b      	subs	r3, r3, r4
 800803e:	f000 80b0 	beq.w	80081a2 <_dtoa_r+0x802>
 8008042:	9905      	ldr	r1, [sp, #20]
 8008044:	461a      	mov	r2, r3
 8008046:	4648      	mov	r0, r9
 8008048:	f001 f84a 	bl	80090e0 <__pow5mult>
 800804c:	9001      	str	r0, [sp, #4]
 800804e:	2101      	movs	r1, #1
 8008050:	4648      	mov	r0, r9
 8008052:	f000 ff8d 	bl	8008f70 <__i2b>
 8008056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008058:	4604      	mov	r4, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 81da 	beq.w	8008414 <_dtoa_r+0xa74>
 8008060:	461a      	mov	r2, r3
 8008062:	4601      	mov	r1, r0
 8008064:	4648      	mov	r0, r9
 8008066:	f001 f83b 	bl	80090e0 <__pow5mult>
 800806a:	9b07      	ldr	r3, [sp, #28]
 800806c:	2b01      	cmp	r3, #1
 800806e:	4604      	mov	r4, r0
 8008070:	f300 80a0 	bgt.w	80081b4 <_dtoa_r+0x814>
 8008074:	9b02      	ldr	r3, [sp, #8]
 8008076:	2b00      	cmp	r3, #0
 8008078:	f040 8096 	bne.w	80081a8 <_dtoa_r+0x808>
 800807c:	9b03      	ldr	r3, [sp, #12]
 800807e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008082:	2a00      	cmp	r2, #0
 8008084:	f040 8092 	bne.w	80081ac <_dtoa_r+0x80c>
 8008088:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800808c:	0d12      	lsrs	r2, r2, #20
 800808e:	0512      	lsls	r2, r2, #20
 8008090:	2a00      	cmp	r2, #0
 8008092:	f000 808d 	beq.w	80081b0 <_dtoa_r+0x810>
 8008096:	9b04      	ldr	r3, [sp, #16]
 8008098:	3301      	adds	r3, #1
 800809a:	9304      	str	r3, [sp, #16]
 800809c:	9b06      	ldr	r3, [sp, #24]
 800809e:	3301      	adds	r3, #1
 80080a0:	9306      	str	r3, [sp, #24]
 80080a2:	2301      	movs	r3, #1
 80080a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 81b9 	beq.w	8008420 <_dtoa_r+0xa80>
 80080ae:	6922      	ldr	r2, [r4, #16]
 80080b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80080b4:	6910      	ldr	r0, [r2, #16]
 80080b6:	f000 ff0f 	bl	8008ed8 <__hi0bits>
 80080ba:	f1c0 0020 	rsb	r0, r0, #32
 80080be:	9b06      	ldr	r3, [sp, #24]
 80080c0:	4418      	add	r0, r3
 80080c2:	f010 001f 	ands.w	r0, r0, #31
 80080c6:	f000 8081 	beq.w	80081cc <_dtoa_r+0x82c>
 80080ca:	f1c0 0220 	rsb	r2, r0, #32
 80080ce:	2a04      	cmp	r2, #4
 80080d0:	dd73      	ble.n	80081ba <_dtoa_r+0x81a>
 80080d2:	9b04      	ldr	r3, [sp, #16]
 80080d4:	f1c0 001c 	rsb	r0, r0, #28
 80080d8:	4403      	add	r3, r0
 80080da:	9304      	str	r3, [sp, #16]
 80080dc:	9b06      	ldr	r3, [sp, #24]
 80080de:	4406      	add	r6, r0
 80080e0:	4403      	add	r3, r0
 80080e2:	9306      	str	r3, [sp, #24]
 80080e4:	9b04      	ldr	r3, [sp, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	dd05      	ble.n	80080f6 <_dtoa_r+0x756>
 80080ea:	9901      	ldr	r1, [sp, #4]
 80080ec:	461a      	mov	r2, r3
 80080ee:	4648      	mov	r0, r9
 80080f0:	f001 f850 	bl	8009194 <__lshift>
 80080f4:	9001      	str	r0, [sp, #4]
 80080f6:	9b06      	ldr	r3, [sp, #24]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	dd05      	ble.n	8008108 <_dtoa_r+0x768>
 80080fc:	4621      	mov	r1, r4
 80080fe:	461a      	mov	r2, r3
 8008100:	4648      	mov	r0, r9
 8008102:	f001 f847 	bl	8009194 <__lshift>
 8008106:	4604      	mov	r4, r0
 8008108:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800810a:	2b00      	cmp	r3, #0
 800810c:	d060      	beq.n	80081d0 <_dtoa_r+0x830>
 800810e:	9801      	ldr	r0, [sp, #4]
 8008110:	4621      	mov	r1, r4
 8008112:	f001 f8ab 	bl	800926c <__mcmp>
 8008116:	2800      	cmp	r0, #0
 8008118:	da5a      	bge.n	80081d0 <_dtoa_r+0x830>
 800811a:	f108 33ff 	add.w	r3, r8, #4294967295
 800811e:	9305      	str	r3, [sp, #20]
 8008120:	9901      	ldr	r1, [sp, #4]
 8008122:	2300      	movs	r3, #0
 8008124:	220a      	movs	r2, #10
 8008126:	4648      	mov	r0, r9
 8008128:	f000 fe46 	bl	8008db8 <__multadd>
 800812c:	9b08      	ldr	r3, [sp, #32]
 800812e:	9001      	str	r0, [sp, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	f000 8177 	beq.w	8008424 <_dtoa_r+0xa84>
 8008136:	4629      	mov	r1, r5
 8008138:	2300      	movs	r3, #0
 800813a:	220a      	movs	r2, #10
 800813c:	4648      	mov	r0, r9
 800813e:	f000 fe3b 	bl	8008db8 <__multadd>
 8008142:	f1bb 0f00 	cmp.w	fp, #0
 8008146:	4605      	mov	r5, r0
 8008148:	dc6e      	bgt.n	8008228 <_dtoa_r+0x888>
 800814a:	9b07      	ldr	r3, [sp, #28]
 800814c:	2b02      	cmp	r3, #2
 800814e:	dc48      	bgt.n	80081e2 <_dtoa_r+0x842>
 8008150:	e06a      	b.n	8008228 <_dtoa_r+0x888>
 8008152:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008154:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008158:	e739      	b.n	8007fce <_dtoa_r+0x62e>
 800815a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800815e:	42a3      	cmp	r3, r4
 8008160:	db07      	blt.n	8008172 <_dtoa_r+0x7d2>
 8008162:	f1ba 0f00 	cmp.w	sl, #0
 8008166:	eba3 0404 	sub.w	r4, r3, r4
 800816a:	db0b      	blt.n	8008184 <_dtoa_r+0x7e4>
 800816c:	9e04      	ldr	r6, [sp, #16]
 800816e:	4652      	mov	r2, sl
 8008170:	e72f      	b.n	8007fd2 <_dtoa_r+0x632>
 8008172:	1ae2      	subs	r2, r4, r3
 8008174:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008176:	9e04      	ldr	r6, [sp, #16]
 8008178:	4413      	add	r3, r2
 800817a:	930a      	str	r3, [sp, #40]	@ 0x28
 800817c:	4652      	mov	r2, sl
 800817e:	4623      	mov	r3, r4
 8008180:	2400      	movs	r4, #0
 8008182:	e726      	b.n	8007fd2 <_dtoa_r+0x632>
 8008184:	9a04      	ldr	r2, [sp, #16]
 8008186:	eba2 060a 	sub.w	r6, r2, sl
 800818a:	2200      	movs	r2, #0
 800818c:	e721      	b.n	8007fd2 <_dtoa_r+0x632>
 800818e:	9e04      	ldr	r6, [sp, #16]
 8008190:	9d08      	ldr	r5, [sp, #32]
 8008192:	461c      	mov	r4, r3
 8008194:	e72a      	b.n	8007fec <_dtoa_r+0x64c>
 8008196:	9a01      	ldr	r2, [sp, #4]
 8008198:	9205      	str	r2, [sp, #20]
 800819a:	e752      	b.n	8008042 <_dtoa_r+0x6a2>
 800819c:	9901      	ldr	r1, [sp, #4]
 800819e:	461a      	mov	r2, r3
 80081a0:	e751      	b.n	8008046 <_dtoa_r+0x6a6>
 80081a2:	9b05      	ldr	r3, [sp, #20]
 80081a4:	9301      	str	r3, [sp, #4]
 80081a6:	e752      	b.n	800804e <_dtoa_r+0x6ae>
 80081a8:	2300      	movs	r3, #0
 80081aa:	e77b      	b.n	80080a4 <_dtoa_r+0x704>
 80081ac:	9b02      	ldr	r3, [sp, #8]
 80081ae:	e779      	b.n	80080a4 <_dtoa_r+0x704>
 80081b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80081b2:	e778      	b.n	80080a6 <_dtoa_r+0x706>
 80081b4:	2300      	movs	r3, #0
 80081b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081b8:	e779      	b.n	80080ae <_dtoa_r+0x70e>
 80081ba:	d093      	beq.n	80080e4 <_dtoa_r+0x744>
 80081bc:	9b04      	ldr	r3, [sp, #16]
 80081be:	321c      	adds	r2, #28
 80081c0:	4413      	add	r3, r2
 80081c2:	9304      	str	r3, [sp, #16]
 80081c4:	9b06      	ldr	r3, [sp, #24]
 80081c6:	4416      	add	r6, r2
 80081c8:	4413      	add	r3, r2
 80081ca:	e78a      	b.n	80080e2 <_dtoa_r+0x742>
 80081cc:	4602      	mov	r2, r0
 80081ce:	e7f5      	b.n	80081bc <_dtoa_r+0x81c>
 80081d0:	f1ba 0f00 	cmp.w	sl, #0
 80081d4:	f8cd 8014 	str.w	r8, [sp, #20]
 80081d8:	46d3      	mov	fp, sl
 80081da:	dc21      	bgt.n	8008220 <_dtoa_r+0x880>
 80081dc:	9b07      	ldr	r3, [sp, #28]
 80081de:	2b02      	cmp	r3, #2
 80081e0:	dd1e      	ble.n	8008220 <_dtoa_r+0x880>
 80081e2:	f1bb 0f00 	cmp.w	fp, #0
 80081e6:	f47f addc 	bne.w	8007da2 <_dtoa_r+0x402>
 80081ea:	4621      	mov	r1, r4
 80081ec:	465b      	mov	r3, fp
 80081ee:	2205      	movs	r2, #5
 80081f0:	4648      	mov	r0, r9
 80081f2:	f000 fde1 	bl	8008db8 <__multadd>
 80081f6:	4601      	mov	r1, r0
 80081f8:	4604      	mov	r4, r0
 80081fa:	9801      	ldr	r0, [sp, #4]
 80081fc:	f001 f836 	bl	800926c <__mcmp>
 8008200:	2800      	cmp	r0, #0
 8008202:	f77f adce 	ble.w	8007da2 <_dtoa_r+0x402>
 8008206:	463e      	mov	r6, r7
 8008208:	2331      	movs	r3, #49	@ 0x31
 800820a:	f806 3b01 	strb.w	r3, [r6], #1
 800820e:	9b05      	ldr	r3, [sp, #20]
 8008210:	3301      	adds	r3, #1
 8008212:	9305      	str	r3, [sp, #20]
 8008214:	e5c9      	b.n	8007daa <_dtoa_r+0x40a>
 8008216:	f8cd 8014 	str.w	r8, [sp, #20]
 800821a:	4654      	mov	r4, sl
 800821c:	4625      	mov	r5, r4
 800821e:	e7f2      	b.n	8008206 <_dtoa_r+0x866>
 8008220:	9b08      	ldr	r3, [sp, #32]
 8008222:	2b00      	cmp	r3, #0
 8008224:	f000 8102 	beq.w	800842c <_dtoa_r+0xa8c>
 8008228:	2e00      	cmp	r6, #0
 800822a:	dd05      	ble.n	8008238 <_dtoa_r+0x898>
 800822c:	4629      	mov	r1, r5
 800822e:	4632      	mov	r2, r6
 8008230:	4648      	mov	r0, r9
 8008232:	f000 ffaf 	bl	8009194 <__lshift>
 8008236:	4605      	mov	r5, r0
 8008238:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800823a:	2b00      	cmp	r3, #0
 800823c:	d058      	beq.n	80082f0 <_dtoa_r+0x950>
 800823e:	6869      	ldr	r1, [r5, #4]
 8008240:	4648      	mov	r0, r9
 8008242:	f000 fd57 	bl	8008cf4 <_Balloc>
 8008246:	4606      	mov	r6, r0
 8008248:	b928      	cbnz	r0, 8008256 <_dtoa_r+0x8b6>
 800824a:	4b82      	ldr	r3, [pc, #520]	@ (8008454 <_dtoa_r+0xab4>)
 800824c:	4602      	mov	r2, r0
 800824e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008252:	f7ff bbbe 	b.w	80079d2 <_dtoa_r+0x32>
 8008256:	692a      	ldr	r2, [r5, #16]
 8008258:	3202      	adds	r2, #2
 800825a:	0092      	lsls	r2, r2, #2
 800825c:	f105 010c 	add.w	r1, r5, #12
 8008260:	300c      	adds	r0, #12
 8008262:	f7ff fafe 	bl	8007862 <memcpy>
 8008266:	2201      	movs	r2, #1
 8008268:	4631      	mov	r1, r6
 800826a:	4648      	mov	r0, r9
 800826c:	f000 ff92 	bl	8009194 <__lshift>
 8008270:	1c7b      	adds	r3, r7, #1
 8008272:	9304      	str	r3, [sp, #16]
 8008274:	eb07 030b 	add.w	r3, r7, fp
 8008278:	9309      	str	r3, [sp, #36]	@ 0x24
 800827a:	9b02      	ldr	r3, [sp, #8]
 800827c:	f003 0301 	and.w	r3, r3, #1
 8008280:	46a8      	mov	r8, r5
 8008282:	9308      	str	r3, [sp, #32]
 8008284:	4605      	mov	r5, r0
 8008286:	9b04      	ldr	r3, [sp, #16]
 8008288:	9801      	ldr	r0, [sp, #4]
 800828a:	4621      	mov	r1, r4
 800828c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008290:	f7ff fafe 	bl	8007890 <quorem>
 8008294:	4641      	mov	r1, r8
 8008296:	9002      	str	r0, [sp, #8]
 8008298:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800829c:	9801      	ldr	r0, [sp, #4]
 800829e:	f000 ffe5 	bl	800926c <__mcmp>
 80082a2:	462a      	mov	r2, r5
 80082a4:	9006      	str	r0, [sp, #24]
 80082a6:	4621      	mov	r1, r4
 80082a8:	4648      	mov	r0, r9
 80082aa:	f000 fffb 	bl	80092a4 <__mdiff>
 80082ae:	68c2      	ldr	r2, [r0, #12]
 80082b0:	4606      	mov	r6, r0
 80082b2:	b9fa      	cbnz	r2, 80082f4 <_dtoa_r+0x954>
 80082b4:	4601      	mov	r1, r0
 80082b6:	9801      	ldr	r0, [sp, #4]
 80082b8:	f000 ffd8 	bl	800926c <__mcmp>
 80082bc:	4602      	mov	r2, r0
 80082be:	4631      	mov	r1, r6
 80082c0:	4648      	mov	r0, r9
 80082c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80082c4:	f000 fd56 	bl	8008d74 <_Bfree>
 80082c8:	9b07      	ldr	r3, [sp, #28]
 80082ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082cc:	9e04      	ldr	r6, [sp, #16]
 80082ce:	ea42 0103 	orr.w	r1, r2, r3
 80082d2:	9b08      	ldr	r3, [sp, #32]
 80082d4:	4319      	orrs	r1, r3
 80082d6:	d10f      	bne.n	80082f8 <_dtoa_r+0x958>
 80082d8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80082dc:	d028      	beq.n	8008330 <_dtoa_r+0x990>
 80082de:	9b06      	ldr	r3, [sp, #24]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	dd02      	ble.n	80082ea <_dtoa_r+0x94a>
 80082e4:	9b02      	ldr	r3, [sp, #8]
 80082e6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80082ea:	f88b a000 	strb.w	sl, [fp]
 80082ee:	e55e      	b.n	8007dae <_dtoa_r+0x40e>
 80082f0:	4628      	mov	r0, r5
 80082f2:	e7bd      	b.n	8008270 <_dtoa_r+0x8d0>
 80082f4:	2201      	movs	r2, #1
 80082f6:	e7e2      	b.n	80082be <_dtoa_r+0x91e>
 80082f8:	9b06      	ldr	r3, [sp, #24]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	db04      	blt.n	8008308 <_dtoa_r+0x968>
 80082fe:	9907      	ldr	r1, [sp, #28]
 8008300:	430b      	orrs	r3, r1
 8008302:	9908      	ldr	r1, [sp, #32]
 8008304:	430b      	orrs	r3, r1
 8008306:	d120      	bne.n	800834a <_dtoa_r+0x9aa>
 8008308:	2a00      	cmp	r2, #0
 800830a:	ddee      	ble.n	80082ea <_dtoa_r+0x94a>
 800830c:	9901      	ldr	r1, [sp, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	4648      	mov	r0, r9
 8008312:	f000 ff3f 	bl	8009194 <__lshift>
 8008316:	4621      	mov	r1, r4
 8008318:	9001      	str	r0, [sp, #4]
 800831a:	f000 ffa7 	bl	800926c <__mcmp>
 800831e:	2800      	cmp	r0, #0
 8008320:	dc03      	bgt.n	800832a <_dtoa_r+0x98a>
 8008322:	d1e2      	bne.n	80082ea <_dtoa_r+0x94a>
 8008324:	f01a 0f01 	tst.w	sl, #1
 8008328:	d0df      	beq.n	80082ea <_dtoa_r+0x94a>
 800832a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800832e:	d1d9      	bne.n	80082e4 <_dtoa_r+0x944>
 8008330:	2339      	movs	r3, #57	@ 0x39
 8008332:	f88b 3000 	strb.w	r3, [fp]
 8008336:	4633      	mov	r3, r6
 8008338:	461e      	mov	r6, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008340:	2a39      	cmp	r2, #57	@ 0x39
 8008342:	d052      	beq.n	80083ea <_dtoa_r+0xa4a>
 8008344:	3201      	adds	r2, #1
 8008346:	701a      	strb	r2, [r3, #0]
 8008348:	e531      	b.n	8007dae <_dtoa_r+0x40e>
 800834a:	2a00      	cmp	r2, #0
 800834c:	dd07      	ble.n	800835e <_dtoa_r+0x9be>
 800834e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008352:	d0ed      	beq.n	8008330 <_dtoa_r+0x990>
 8008354:	f10a 0301 	add.w	r3, sl, #1
 8008358:	f88b 3000 	strb.w	r3, [fp]
 800835c:	e527      	b.n	8007dae <_dtoa_r+0x40e>
 800835e:	9b04      	ldr	r3, [sp, #16]
 8008360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008362:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008366:	4293      	cmp	r3, r2
 8008368:	d029      	beq.n	80083be <_dtoa_r+0xa1e>
 800836a:	9901      	ldr	r1, [sp, #4]
 800836c:	2300      	movs	r3, #0
 800836e:	220a      	movs	r2, #10
 8008370:	4648      	mov	r0, r9
 8008372:	f000 fd21 	bl	8008db8 <__multadd>
 8008376:	45a8      	cmp	r8, r5
 8008378:	9001      	str	r0, [sp, #4]
 800837a:	f04f 0300 	mov.w	r3, #0
 800837e:	f04f 020a 	mov.w	r2, #10
 8008382:	4641      	mov	r1, r8
 8008384:	4648      	mov	r0, r9
 8008386:	d107      	bne.n	8008398 <_dtoa_r+0x9f8>
 8008388:	f000 fd16 	bl	8008db8 <__multadd>
 800838c:	4680      	mov	r8, r0
 800838e:	4605      	mov	r5, r0
 8008390:	9b04      	ldr	r3, [sp, #16]
 8008392:	3301      	adds	r3, #1
 8008394:	9304      	str	r3, [sp, #16]
 8008396:	e776      	b.n	8008286 <_dtoa_r+0x8e6>
 8008398:	f000 fd0e 	bl	8008db8 <__multadd>
 800839c:	4629      	mov	r1, r5
 800839e:	4680      	mov	r8, r0
 80083a0:	2300      	movs	r3, #0
 80083a2:	220a      	movs	r2, #10
 80083a4:	4648      	mov	r0, r9
 80083a6:	f000 fd07 	bl	8008db8 <__multadd>
 80083aa:	4605      	mov	r5, r0
 80083ac:	e7f0      	b.n	8008390 <_dtoa_r+0x9f0>
 80083ae:	f1bb 0f00 	cmp.w	fp, #0
 80083b2:	bfcc      	ite	gt
 80083b4:	465e      	movgt	r6, fp
 80083b6:	2601      	movle	r6, #1
 80083b8:	443e      	add	r6, r7
 80083ba:	f04f 0800 	mov.w	r8, #0
 80083be:	9901      	ldr	r1, [sp, #4]
 80083c0:	2201      	movs	r2, #1
 80083c2:	4648      	mov	r0, r9
 80083c4:	f000 fee6 	bl	8009194 <__lshift>
 80083c8:	4621      	mov	r1, r4
 80083ca:	9001      	str	r0, [sp, #4]
 80083cc:	f000 ff4e 	bl	800926c <__mcmp>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	dcb0      	bgt.n	8008336 <_dtoa_r+0x996>
 80083d4:	d102      	bne.n	80083dc <_dtoa_r+0xa3c>
 80083d6:	f01a 0f01 	tst.w	sl, #1
 80083da:	d1ac      	bne.n	8008336 <_dtoa_r+0x996>
 80083dc:	4633      	mov	r3, r6
 80083de:	461e      	mov	r6, r3
 80083e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083e4:	2a30      	cmp	r2, #48	@ 0x30
 80083e6:	d0fa      	beq.n	80083de <_dtoa_r+0xa3e>
 80083e8:	e4e1      	b.n	8007dae <_dtoa_r+0x40e>
 80083ea:	429f      	cmp	r7, r3
 80083ec:	d1a4      	bne.n	8008338 <_dtoa_r+0x998>
 80083ee:	9b05      	ldr	r3, [sp, #20]
 80083f0:	3301      	adds	r3, #1
 80083f2:	9305      	str	r3, [sp, #20]
 80083f4:	2331      	movs	r3, #49	@ 0x31
 80083f6:	703b      	strb	r3, [r7, #0]
 80083f8:	e4d9      	b.n	8007dae <_dtoa_r+0x40e>
 80083fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083fc:	4f16      	ldr	r7, [pc, #88]	@ (8008458 <_dtoa_r+0xab8>)
 80083fe:	b11b      	cbz	r3, 8008408 <_dtoa_r+0xa68>
 8008400:	f107 0308 	add.w	r3, r7, #8
 8008404:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	4638      	mov	r0, r7
 800840a:	b011      	add	sp, #68	@ 0x44
 800840c:	ecbd 8b02 	vpop	{d8}
 8008410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008414:	9b07      	ldr	r3, [sp, #28]
 8008416:	2b01      	cmp	r3, #1
 8008418:	f77f ae2c 	ble.w	8008074 <_dtoa_r+0x6d4>
 800841c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800841e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008420:	2001      	movs	r0, #1
 8008422:	e64c      	b.n	80080be <_dtoa_r+0x71e>
 8008424:	f1bb 0f00 	cmp.w	fp, #0
 8008428:	f77f aed8 	ble.w	80081dc <_dtoa_r+0x83c>
 800842c:	463e      	mov	r6, r7
 800842e:	9801      	ldr	r0, [sp, #4]
 8008430:	4621      	mov	r1, r4
 8008432:	f7ff fa2d 	bl	8007890 <quorem>
 8008436:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800843a:	f806 ab01 	strb.w	sl, [r6], #1
 800843e:	1bf2      	subs	r2, r6, r7
 8008440:	4593      	cmp	fp, r2
 8008442:	ddb4      	ble.n	80083ae <_dtoa_r+0xa0e>
 8008444:	9901      	ldr	r1, [sp, #4]
 8008446:	2300      	movs	r3, #0
 8008448:	220a      	movs	r2, #10
 800844a:	4648      	mov	r0, r9
 800844c:	f000 fcb4 	bl	8008db8 <__multadd>
 8008450:	9001      	str	r0, [sp, #4]
 8008452:	e7ec      	b.n	800842e <_dtoa_r+0xa8e>
 8008454:	08009e2e 	.word	0x08009e2e
 8008458:	08009db2 	.word	0x08009db2

0800845c <_free_r>:
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4605      	mov	r5, r0
 8008460:	2900      	cmp	r1, #0
 8008462:	d041      	beq.n	80084e8 <_free_r+0x8c>
 8008464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008468:	1f0c      	subs	r4, r1, #4
 800846a:	2b00      	cmp	r3, #0
 800846c:	bfb8      	it	lt
 800846e:	18e4      	addlt	r4, r4, r3
 8008470:	f000 fc34 	bl	8008cdc <__malloc_lock>
 8008474:	4a1d      	ldr	r2, [pc, #116]	@ (80084ec <_free_r+0x90>)
 8008476:	6813      	ldr	r3, [r2, #0]
 8008478:	b933      	cbnz	r3, 8008488 <_free_r+0x2c>
 800847a:	6063      	str	r3, [r4, #4]
 800847c:	6014      	str	r4, [r2, #0]
 800847e:	4628      	mov	r0, r5
 8008480:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008484:	f000 bc30 	b.w	8008ce8 <__malloc_unlock>
 8008488:	42a3      	cmp	r3, r4
 800848a:	d908      	bls.n	800849e <_free_r+0x42>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	1821      	adds	r1, r4, r0
 8008490:	428b      	cmp	r3, r1
 8008492:	bf01      	itttt	eq
 8008494:	6819      	ldreq	r1, [r3, #0]
 8008496:	685b      	ldreq	r3, [r3, #4]
 8008498:	1809      	addeq	r1, r1, r0
 800849a:	6021      	streq	r1, [r4, #0]
 800849c:	e7ed      	b.n	800847a <_free_r+0x1e>
 800849e:	461a      	mov	r2, r3
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	b10b      	cbz	r3, 80084a8 <_free_r+0x4c>
 80084a4:	42a3      	cmp	r3, r4
 80084a6:	d9fa      	bls.n	800849e <_free_r+0x42>
 80084a8:	6811      	ldr	r1, [r2, #0]
 80084aa:	1850      	adds	r0, r2, r1
 80084ac:	42a0      	cmp	r0, r4
 80084ae:	d10b      	bne.n	80084c8 <_free_r+0x6c>
 80084b0:	6820      	ldr	r0, [r4, #0]
 80084b2:	4401      	add	r1, r0
 80084b4:	1850      	adds	r0, r2, r1
 80084b6:	4283      	cmp	r3, r0
 80084b8:	6011      	str	r1, [r2, #0]
 80084ba:	d1e0      	bne.n	800847e <_free_r+0x22>
 80084bc:	6818      	ldr	r0, [r3, #0]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	6053      	str	r3, [r2, #4]
 80084c2:	4408      	add	r0, r1
 80084c4:	6010      	str	r0, [r2, #0]
 80084c6:	e7da      	b.n	800847e <_free_r+0x22>
 80084c8:	d902      	bls.n	80084d0 <_free_r+0x74>
 80084ca:	230c      	movs	r3, #12
 80084cc:	602b      	str	r3, [r5, #0]
 80084ce:	e7d6      	b.n	800847e <_free_r+0x22>
 80084d0:	6820      	ldr	r0, [r4, #0]
 80084d2:	1821      	adds	r1, r4, r0
 80084d4:	428b      	cmp	r3, r1
 80084d6:	bf04      	itt	eq
 80084d8:	6819      	ldreq	r1, [r3, #0]
 80084da:	685b      	ldreq	r3, [r3, #4]
 80084dc:	6063      	str	r3, [r4, #4]
 80084de:	bf04      	itt	eq
 80084e0:	1809      	addeq	r1, r1, r0
 80084e2:	6021      	streq	r1, [r4, #0]
 80084e4:	6054      	str	r4, [r2, #4]
 80084e6:	e7ca      	b.n	800847e <_free_r+0x22>
 80084e8:	bd38      	pop	{r3, r4, r5, pc}
 80084ea:	bf00      	nop
 80084ec:	20000578 	.word	0x20000578

080084f0 <rshift>:
 80084f0:	6903      	ldr	r3, [r0, #16]
 80084f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084fe:	f100 0414 	add.w	r4, r0, #20
 8008502:	dd45      	ble.n	8008590 <rshift+0xa0>
 8008504:	f011 011f 	ands.w	r1, r1, #31
 8008508:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800850c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008510:	d10c      	bne.n	800852c <rshift+0x3c>
 8008512:	f100 0710 	add.w	r7, r0, #16
 8008516:	4629      	mov	r1, r5
 8008518:	42b1      	cmp	r1, r6
 800851a:	d334      	bcc.n	8008586 <rshift+0x96>
 800851c:	1a9b      	subs	r3, r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	1eea      	subs	r2, r5, #3
 8008522:	4296      	cmp	r6, r2
 8008524:	bf38      	it	cc
 8008526:	2300      	movcc	r3, #0
 8008528:	4423      	add	r3, r4
 800852a:	e015      	b.n	8008558 <rshift+0x68>
 800852c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008530:	f1c1 0820 	rsb	r8, r1, #32
 8008534:	40cf      	lsrs	r7, r1
 8008536:	f105 0e04 	add.w	lr, r5, #4
 800853a:	46a1      	mov	r9, r4
 800853c:	4576      	cmp	r6, lr
 800853e:	46f4      	mov	ip, lr
 8008540:	d815      	bhi.n	800856e <rshift+0x7e>
 8008542:	1a9a      	subs	r2, r3, r2
 8008544:	0092      	lsls	r2, r2, #2
 8008546:	3a04      	subs	r2, #4
 8008548:	3501      	adds	r5, #1
 800854a:	42ae      	cmp	r6, r5
 800854c:	bf38      	it	cc
 800854e:	2200      	movcc	r2, #0
 8008550:	18a3      	adds	r3, r4, r2
 8008552:	50a7      	str	r7, [r4, r2]
 8008554:	b107      	cbz	r7, 8008558 <rshift+0x68>
 8008556:	3304      	adds	r3, #4
 8008558:	1b1a      	subs	r2, r3, r4
 800855a:	42a3      	cmp	r3, r4
 800855c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008560:	bf08      	it	eq
 8008562:	2300      	moveq	r3, #0
 8008564:	6102      	str	r2, [r0, #16]
 8008566:	bf08      	it	eq
 8008568:	6143      	streq	r3, [r0, #20]
 800856a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800856e:	f8dc c000 	ldr.w	ip, [ip]
 8008572:	fa0c fc08 	lsl.w	ip, ip, r8
 8008576:	ea4c 0707 	orr.w	r7, ip, r7
 800857a:	f849 7b04 	str.w	r7, [r9], #4
 800857e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008582:	40cf      	lsrs	r7, r1
 8008584:	e7da      	b.n	800853c <rshift+0x4c>
 8008586:	f851 cb04 	ldr.w	ip, [r1], #4
 800858a:	f847 cf04 	str.w	ip, [r7, #4]!
 800858e:	e7c3      	b.n	8008518 <rshift+0x28>
 8008590:	4623      	mov	r3, r4
 8008592:	e7e1      	b.n	8008558 <rshift+0x68>

08008594 <__hexdig_fun>:
 8008594:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008598:	2b09      	cmp	r3, #9
 800859a:	d802      	bhi.n	80085a2 <__hexdig_fun+0xe>
 800859c:	3820      	subs	r0, #32
 800859e:	b2c0      	uxtb	r0, r0
 80085a0:	4770      	bx	lr
 80085a2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80085a6:	2b05      	cmp	r3, #5
 80085a8:	d801      	bhi.n	80085ae <__hexdig_fun+0x1a>
 80085aa:	3847      	subs	r0, #71	@ 0x47
 80085ac:	e7f7      	b.n	800859e <__hexdig_fun+0xa>
 80085ae:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80085b2:	2b05      	cmp	r3, #5
 80085b4:	d801      	bhi.n	80085ba <__hexdig_fun+0x26>
 80085b6:	3827      	subs	r0, #39	@ 0x27
 80085b8:	e7f1      	b.n	800859e <__hexdig_fun+0xa>
 80085ba:	2000      	movs	r0, #0
 80085bc:	4770      	bx	lr
	...

080085c0 <__gethex>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	b085      	sub	sp, #20
 80085c6:	468a      	mov	sl, r1
 80085c8:	9302      	str	r3, [sp, #8]
 80085ca:	680b      	ldr	r3, [r1, #0]
 80085cc:	9001      	str	r0, [sp, #4]
 80085ce:	4690      	mov	r8, r2
 80085d0:	1c9c      	adds	r4, r3, #2
 80085d2:	46a1      	mov	r9, r4
 80085d4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80085d8:	2830      	cmp	r0, #48	@ 0x30
 80085da:	d0fa      	beq.n	80085d2 <__gethex+0x12>
 80085dc:	eba9 0303 	sub.w	r3, r9, r3
 80085e0:	f1a3 0b02 	sub.w	fp, r3, #2
 80085e4:	f7ff ffd6 	bl	8008594 <__hexdig_fun>
 80085e8:	4605      	mov	r5, r0
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d168      	bne.n	80086c0 <__gethex+0x100>
 80085ee:	49a0      	ldr	r1, [pc, #640]	@ (8008870 <__gethex+0x2b0>)
 80085f0:	2201      	movs	r2, #1
 80085f2:	4648      	mov	r0, r9
 80085f4:	f7ff f8ac 	bl	8007750 <strncmp>
 80085f8:	4607      	mov	r7, r0
 80085fa:	2800      	cmp	r0, #0
 80085fc:	d167      	bne.n	80086ce <__gethex+0x10e>
 80085fe:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008602:	4626      	mov	r6, r4
 8008604:	f7ff ffc6 	bl	8008594 <__hexdig_fun>
 8008608:	2800      	cmp	r0, #0
 800860a:	d062      	beq.n	80086d2 <__gethex+0x112>
 800860c:	4623      	mov	r3, r4
 800860e:	7818      	ldrb	r0, [r3, #0]
 8008610:	2830      	cmp	r0, #48	@ 0x30
 8008612:	4699      	mov	r9, r3
 8008614:	f103 0301 	add.w	r3, r3, #1
 8008618:	d0f9      	beq.n	800860e <__gethex+0x4e>
 800861a:	f7ff ffbb 	bl	8008594 <__hexdig_fun>
 800861e:	fab0 f580 	clz	r5, r0
 8008622:	096d      	lsrs	r5, r5, #5
 8008624:	f04f 0b01 	mov.w	fp, #1
 8008628:	464a      	mov	r2, r9
 800862a:	4616      	mov	r6, r2
 800862c:	3201      	adds	r2, #1
 800862e:	7830      	ldrb	r0, [r6, #0]
 8008630:	f7ff ffb0 	bl	8008594 <__hexdig_fun>
 8008634:	2800      	cmp	r0, #0
 8008636:	d1f8      	bne.n	800862a <__gethex+0x6a>
 8008638:	498d      	ldr	r1, [pc, #564]	@ (8008870 <__gethex+0x2b0>)
 800863a:	2201      	movs	r2, #1
 800863c:	4630      	mov	r0, r6
 800863e:	f7ff f887 	bl	8007750 <strncmp>
 8008642:	2800      	cmp	r0, #0
 8008644:	d13f      	bne.n	80086c6 <__gethex+0x106>
 8008646:	b944      	cbnz	r4, 800865a <__gethex+0x9a>
 8008648:	1c74      	adds	r4, r6, #1
 800864a:	4622      	mov	r2, r4
 800864c:	4616      	mov	r6, r2
 800864e:	3201      	adds	r2, #1
 8008650:	7830      	ldrb	r0, [r6, #0]
 8008652:	f7ff ff9f 	bl	8008594 <__hexdig_fun>
 8008656:	2800      	cmp	r0, #0
 8008658:	d1f8      	bne.n	800864c <__gethex+0x8c>
 800865a:	1ba4      	subs	r4, r4, r6
 800865c:	00a7      	lsls	r7, r4, #2
 800865e:	7833      	ldrb	r3, [r6, #0]
 8008660:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008664:	2b50      	cmp	r3, #80	@ 0x50
 8008666:	d13e      	bne.n	80086e6 <__gethex+0x126>
 8008668:	7873      	ldrb	r3, [r6, #1]
 800866a:	2b2b      	cmp	r3, #43	@ 0x2b
 800866c:	d033      	beq.n	80086d6 <__gethex+0x116>
 800866e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008670:	d034      	beq.n	80086dc <__gethex+0x11c>
 8008672:	1c71      	adds	r1, r6, #1
 8008674:	2400      	movs	r4, #0
 8008676:	7808      	ldrb	r0, [r1, #0]
 8008678:	f7ff ff8c 	bl	8008594 <__hexdig_fun>
 800867c:	1e43      	subs	r3, r0, #1
 800867e:	b2db      	uxtb	r3, r3
 8008680:	2b18      	cmp	r3, #24
 8008682:	d830      	bhi.n	80086e6 <__gethex+0x126>
 8008684:	f1a0 0210 	sub.w	r2, r0, #16
 8008688:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800868c:	f7ff ff82 	bl	8008594 <__hexdig_fun>
 8008690:	f100 3cff 	add.w	ip, r0, #4294967295
 8008694:	fa5f fc8c 	uxtb.w	ip, ip
 8008698:	f1bc 0f18 	cmp.w	ip, #24
 800869c:	f04f 030a 	mov.w	r3, #10
 80086a0:	d91e      	bls.n	80086e0 <__gethex+0x120>
 80086a2:	b104      	cbz	r4, 80086a6 <__gethex+0xe6>
 80086a4:	4252      	negs	r2, r2
 80086a6:	4417      	add	r7, r2
 80086a8:	f8ca 1000 	str.w	r1, [sl]
 80086ac:	b1ed      	cbz	r5, 80086ea <__gethex+0x12a>
 80086ae:	f1bb 0f00 	cmp.w	fp, #0
 80086b2:	bf0c      	ite	eq
 80086b4:	2506      	moveq	r5, #6
 80086b6:	2500      	movne	r5, #0
 80086b8:	4628      	mov	r0, r5
 80086ba:	b005      	add	sp, #20
 80086bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c0:	2500      	movs	r5, #0
 80086c2:	462c      	mov	r4, r5
 80086c4:	e7b0      	b.n	8008628 <__gethex+0x68>
 80086c6:	2c00      	cmp	r4, #0
 80086c8:	d1c7      	bne.n	800865a <__gethex+0x9a>
 80086ca:	4627      	mov	r7, r4
 80086cc:	e7c7      	b.n	800865e <__gethex+0x9e>
 80086ce:	464e      	mov	r6, r9
 80086d0:	462f      	mov	r7, r5
 80086d2:	2501      	movs	r5, #1
 80086d4:	e7c3      	b.n	800865e <__gethex+0x9e>
 80086d6:	2400      	movs	r4, #0
 80086d8:	1cb1      	adds	r1, r6, #2
 80086da:	e7cc      	b.n	8008676 <__gethex+0xb6>
 80086dc:	2401      	movs	r4, #1
 80086de:	e7fb      	b.n	80086d8 <__gethex+0x118>
 80086e0:	fb03 0002 	mla	r0, r3, r2, r0
 80086e4:	e7ce      	b.n	8008684 <__gethex+0xc4>
 80086e6:	4631      	mov	r1, r6
 80086e8:	e7de      	b.n	80086a8 <__gethex+0xe8>
 80086ea:	eba6 0309 	sub.w	r3, r6, r9
 80086ee:	3b01      	subs	r3, #1
 80086f0:	4629      	mov	r1, r5
 80086f2:	2b07      	cmp	r3, #7
 80086f4:	dc0a      	bgt.n	800870c <__gethex+0x14c>
 80086f6:	9801      	ldr	r0, [sp, #4]
 80086f8:	f000 fafc 	bl	8008cf4 <_Balloc>
 80086fc:	4604      	mov	r4, r0
 80086fe:	b940      	cbnz	r0, 8008712 <__gethex+0x152>
 8008700:	4b5c      	ldr	r3, [pc, #368]	@ (8008874 <__gethex+0x2b4>)
 8008702:	4602      	mov	r2, r0
 8008704:	21e4      	movs	r1, #228	@ 0xe4
 8008706:	485c      	ldr	r0, [pc, #368]	@ (8008878 <__gethex+0x2b8>)
 8008708:	f001 fa2a 	bl	8009b60 <__assert_func>
 800870c:	3101      	adds	r1, #1
 800870e:	105b      	asrs	r3, r3, #1
 8008710:	e7ef      	b.n	80086f2 <__gethex+0x132>
 8008712:	f100 0a14 	add.w	sl, r0, #20
 8008716:	2300      	movs	r3, #0
 8008718:	4655      	mov	r5, sl
 800871a:	469b      	mov	fp, r3
 800871c:	45b1      	cmp	r9, r6
 800871e:	d337      	bcc.n	8008790 <__gethex+0x1d0>
 8008720:	f845 bb04 	str.w	fp, [r5], #4
 8008724:	eba5 050a 	sub.w	r5, r5, sl
 8008728:	10ad      	asrs	r5, r5, #2
 800872a:	6125      	str	r5, [r4, #16]
 800872c:	4658      	mov	r0, fp
 800872e:	f000 fbd3 	bl	8008ed8 <__hi0bits>
 8008732:	016d      	lsls	r5, r5, #5
 8008734:	f8d8 6000 	ldr.w	r6, [r8]
 8008738:	1a2d      	subs	r5, r5, r0
 800873a:	42b5      	cmp	r5, r6
 800873c:	dd54      	ble.n	80087e8 <__gethex+0x228>
 800873e:	1bad      	subs	r5, r5, r6
 8008740:	4629      	mov	r1, r5
 8008742:	4620      	mov	r0, r4
 8008744:	f000 ff5c 	bl	8009600 <__any_on>
 8008748:	4681      	mov	r9, r0
 800874a:	b178      	cbz	r0, 800876c <__gethex+0x1ac>
 800874c:	1e6b      	subs	r3, r5, #1
 800874e:	1159      	asrs	r1, r3, #5
 8008750:	f003 021f 	and.w	r2, r3, #31
 8008754:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008758:	f04f 0901 	mov.w	r9, #1
 800875c:	fa09 f202 	lsl.w	r2, r9, r2
 8008760:	420a      	tst	r2, r1
 8008762:	d003      	beq.n	800876c <__gethex+0x1ac>
 8008764:	454b      	cmp	r3, r9
 8008766:	dc36      	bgt.n	80087d6 <__gethex+0x216>
 8008768:	f04f 0902 	mov.w	r9, #2
 800876c:	4629      	mov	r1, r5
 800876e:	4620      	mov	r0, r4
 8008770:	f7ff febe 	bl	80084f0 <rshift>
 8008774:	442f      	add	r7, r5
 8008776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800877a:	42bb      	cmp	r3, r7
 800877c:	da42      	bge.n	8008804 <__gethex+0x244>
 800877e:	9801      	ldr	r0, [sp, #4]
 8008780:	4621      	mov	r1, r4
 8008782:	f000 faf7 	bl	8008d74 <_Bfree>
 8008786:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008788:	2300      	movs	r3, #0
 800878a:	6013      	str	r3, [r2, #0]
 800878c:	25a3      	movs	r5, #163	@ 0xa3
 800878e:	e793      	b.n	80086b8 <__gethex+0xf8>
 8008790:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008794:	2a2e      	cmp	r2, #46	@ 0x2e
 8008796:	d012      	beq.n	80087be <__gethex+0x1fe>
 8008798:	2b20      	cmp	r3, #32
 800879a:	d104      	bne.n	80087a6 <__gethex+0x1e6>
 800879c:	f845 bb04 	str.w	fp, [r5], #4
 80087a0:	f04f 0b00 	mov.w	fp, #0
 80087a4:	465b      	mov	r3, fp
 80087a6:	7830      	ldrb	r0, [r6, #0]
 80087a8:	9303      	str	r3, [sp, #12]
 80087aa:	f7ff fef3 	bl	8008594 <__hexdig_fun>
 80087ae:	9b03      	ldr	r3, [sp, #12]
 80087b0:	f000 000f 	and.w	r0, r0, #15
 80087b4:	4098      	lsls	r0, r3
 80087b6:	ea4b 0b00 	orr.w	fp, fp, r0
 80087ba:	3304      	adds	r3, #4
 80087bc:	e7ae      	b.n	800871c <__gethex+0x15c>
 80087be:	45b1      	cmp	r9, r6
 80087c0:	d8ea      	bhi.n	8008798 <__gethex+0x1d8>
 80087c2:	492b      	ldr	r1, [pc, #172]	@ (8008870 <__gethex+0x2b0>)
 80087c4:	9303      	str	r3, [sp, #12]
 80087c6:	2201      	movs	r2, #1
 80087c8:	4630      	mov	r0, r6
 80087ca:	f7fe ffc1 	bl	8007750 <strncmp>
 80087ce:	9b03      	ldr	r3, [sp, #12]
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d1e1      	bne.n	8008798 <__gethex+0x1d8>
 80087d4:	e7a2      	b.n	800871c <__gethex+0x15c>
 80087d6:	1ea9      	subs	r1, r5, #2
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 ff11 	bl	8009600 <__any_on>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d0c2      	beq.n	8008768 <__gethex+0x1a8>
 80087e2:	f04f 0903 	mov.w	r9, #3
 80087e6:	e7c1      	b.n	800876c <__gethex+0x1ac>
 80087e8:	da09      	bge.n	80087fe <__gethex+0x23e>
 80087ea:	1b75      	subs	r5, r6, r5
 80087ec:	4621      	mov	r1, r4
 80087ee:	9801      	ldr	r0, [sp, #4]
 80087f0:	462a      	mov	r2, r5
 80087f2:	f000 fccf 	bl	8009194 <__lshift>
 80087f6:	1b7f      	subs	r7, r7, r5
 80087f8:	4604      	mov	r4, r0
 80087fa:	f100 0a14 	add.w	sl, r0, #20
 80087fe:	f04f 0900 	mov.w	r9, #0
 8008802:	e7b8      	b.n	8008776 <__gethex+0x1b6>
 8008804:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008808:	42bd      	cmp	r5, r7
 800880a:	dd6f      	ble.n	80088ec <__gethex+0x32c>
 800880c:	1bed      	subs	r5, r5, r7
 800880e:	42ae      	cmp	r6, r5
 8008810:	dc34      	bgt.n	800887c <__gethex+0x2bc>
 8008812:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008816:	2b02      	cmp	r3, #2
 8008818:	d022      	beq.n	8008860 <__gethex+0x2a0>
 800881a:	2b03      	cmp	r3, #3
 800881c:	d024      	beq.n	8008868 <__gethex+0x2a8>
 800881e:	2b01      	cmp	r3, #1
 8008820:	d115      	bne.n	800884e <__gethex+0x28e>
 8008822:	42ae      	cmp	r6, r5
 8008824:	d113      	bne.n	800884e <__gethex+0x28e>
 8008826:	2e01      	cmp	r6, #1
 8008828:	d10b      	bne.n	8008842 <__gethex+0x282>
 800882a:	9a02      	ldr	r2, [sp, #8]
 800882c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	2301      	movs	r3, #1
 8008834:	6123      	str	r3, [r4, #16]
 8008836:	f8ca 3000 	str.w	r3, [sl]
 800883a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800883c:	2562      	movs	r5, #98	@ 0x62
 800883e:	601c      	str	r4, [r3, #0]
 8008840:	e73a      	b.n	80086b8 <__gethex+0xf8>
 8008842:	1e71      	subs	r1, r6, #1
 8008844:	4620      	mov	r0, r4
 8008846:	f000 fedb 	bl	8009600 <__any_on>
 800884a:	2800      	cmp	r0, #0
 800884c:	d1ed      	bne.n	800882a <__gethex+0x26a>
 800884e:	9801      	ldr	r0, [sp, #4]
 8008850:	4621      	mov	r1, r4
 8008852:	f000 fa8f 	bl	8008d74 <_Bfree>
 8008856:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008858:	2300      	movs	r3, #0
 800885a:	6013      	str	r3, [r2, #0]
 800885c:	2550      	movs	r5, #80	@ 0x50
 800885e:	e72b      	b.n	80086b8 <__gethex+0xf8>
 8008860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1f3      	bne.n	800884e <__gethex+0x28e>
 8008866:	e7e0      	b.n	800882a <__gethex+0x26a>
 8008868:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1dd      	bne.n	800882a <__gethex+0x26a>
 800886e:	e7ee      	b.n	800884e <__gethex+0x28e>
 8008870:	08009d74 	.word	0x08009d74
 8008874:	08009e2e 	.word	0x08009e2e
 8008878:	08009e3f 	.word	0x08009e3f
 800887c:	1e6f      	subs	r7, r5, #1
 800887e:	f1b9 0f00 	cmp.w	r9, #0
 8008882:	d130      	bne.n	80088e6 <__gethex+0x326>
 8008884:	b127      	cbz	r7, 8008890 <__gethex+0x2d0>
 8008886:	4639      	mov	r1, r7
 8008888:	4620      	mov	r0, r4
 800888a:	f000 feb9 	bl	8009600 <__any_on>
 800888e:	4681      	mov	r9, r0
 8008890:	117a      	asrs	r2, r7, #5
 8008892:	2301      	movs	r3, #1
 8008894:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008898:	f007 071f 	and.w	r7, r7, #31
 800889c:	40bb      	lsls	r3, r7
 800889e:	4213      	tst	r3, r2
 80088a0:	4629      	mov	r1, r5
 80088a2:	4620      	mov	r0, r4
 80088a4:	bf18      	it	ne
 80088a6:	f049 0902 	orrne.w	r9, r9, #2
 80088aa:	f7ff fe21 	bl	80084f0 <rshift>
 80088ae:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80088b2:	1b76      	subs	r6, r6, r5
 80088b4:	2502      	movs	r5, #2
 80088b6:	f1b9 0f00 	cmp.w	r9, #0
 80088ba:	d047      	beq.n	800894c <__gethex+0x38c>
 80088bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d015      	beq.n	80088f0 <__gethex+0x330>
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	d017      	beq.n	80088f8 <__gethex+0x338>
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d109      	bne.n	80088e0 <__gethex+0x320>
 80088cc:	f019 0f02 	tst.w	r9, #2
 80088d0:	d006      	beq.n	80088e0 <__gethex+0x320>
 80088d2:	f8da 3000 	ldr.w	r3, [sl]
 80088d6:	ea49 0903 	orr.w	r9, r9, r3
 80088da:	f019 0f01 	tst.w	r9, #1
 80088de:	d10e      	bne.n	80088fe <__gethex+0x33e>
 80088e0:	f045 0510 	orr.w	r5, r5, #16
 80088e4:	e032      	b.n	800894c <__gethex+0x38c>
 80088e6:	f04f 0901 	mov.w	r9, #1
 80088ea:	e7d1      	b.n	8008890 <__gethex+0x2d0>
 80088ec:	2501      	movs	r5, #1
 80088ee:	e7e2      	b.n	80088b6 <__gethex+0x2f6>
 80088f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088f2:	f1c3 0301 	rsb	r3, r3, #1
 80088f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f0      	beq.n	80088e0 <__gethex+0x320>
 80088fe:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008902:	f104 0314 	add.w	r3, r4, #20
 8008906:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800890a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800890e:	f04f 0c00 	mov.w	ip, #0
 8008912:	4618      	mov	r0, r3
 8008914:	f853 2b04 	ldr.w	r2, [r3], #4
 8008918:	f1b2 3fff 	cmp.w	r2, #4294967295
 800891c:	d01b      	beq.n	8008956 <__gethex+0x396>
 800891e:	3201      	adds	r2, #1
 8008920:	6002      	str	r2, [r0, #0]
 8008922:	2d02      	cmp	r5, #2
 8008924:	f104 0314 	add.w	r3, r4, #20
 8008928:	d13c      	bne.n	80089a4 <__gethex+0x3e4>
 800892a:	f8d8 2000 	ldr.w	r2, [r8]
 800892e:	3a01      	subs	r2, #1
 8008930:	42b2      	cmp	r2, r6
 8008932:	d109      	bne.n	8008948 <__gethex+0x388>
 8008934:	1171      	asrs	r1, r6, #5
 8008936:	2201      	movs	r2, #1
 8008938:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800893c:	f006 061f 	and.w	r6, r6, #31
 8008940:	fa02 f606 	lsl.w	r6, r2, r6
 8008944:	421e      	tst	r6, r3
 8008946:	d13a      	bne.n	80089be <__gethex+0x3fe>
 8008948:	f045 0520 	orr.w	r5, r5, #32
 800894c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800894e:	601c      	str	r4, [r3, #0]
 8008950:	9b02      	ldr	r3, [sp, #8]
 8008952:	601f      	str	r7, [r3, #0]
 8008954:	e6b0      	b.n	80086b8 <__gethex+0xf8>
 8008956:	4299      	cmp	r1, r3
 8008958:	f843 cc04 	str.w	ip, [r3, #-4]
 800895c:	d8d9      	bhi.n	8008912 <__gethex+0x352>
 800895e:	68a3      	ldr	r3, [r4, #8]
 8008960:	459b      	cmp	fp, r3
 8008962:	db17      	blt.n	8008994 <__gethex+0x3d4>
 8008964:	6861      	ldr	r1, [r4, #4]
 8008966:	9801      	ldr	r0, [sp, #4]
 8008968:	3101      	adds	r1, #1
 800896a:	f000 f9c3 	bl	8008cf4 <_Balloc>
 800896e:	4681      	mov	r9, r0
 8008970:	b918      	cbnz	r0, 800897a <__gethex+0x3ba>
 8008972:	4b1a      	ldr	r3, [pc, #104]	@ (80089dc <__gethex+0x41c>)
 8008974:	4602      	mov	r2, r0
 8008976:	2184      	movs	r1, #132	@ 0x84
 8008978:	e6c5      	b.n	8008706 <__gethex+0x146>
 800897a:	6922      	ldr	r2, [r4, #16]
 800897c:	3202      	adds	r2, #2
 800897e:	f104 010c 	add.w	r1, r4, #12
 8008982:	0092      	lsls	r2, r2, #2
 8008984:	300c      	adds	r0, #12
 8008986:	f7fe ff6c 	bl	8007862 <memcpy>
 800898a:	4621      	mov	r1, r4
 800898c:	9801      	ldr	r0, [sp, #4]
 800898e:	f000 f9f1 	bl	8008d74 <_Bfree>
 8008992:	464c      	mov	r4, r9
 8008994:	6923      	ldr	r3, [r4, #16]
 8008996:	1c5a      	adds	r2, r3, #1
 8008998:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800899c:	6122      	str	r2, [r4, #16]
 800899e:	2201      	movs	r2, #1
 80089a0:	615a      	str	r2, [r3, #20]
 80089a2:	e7be      	b.n	8008922 <__gethex+0x362>
 80089a4:	6922      	ldr	r2, [r4, #16]
 80089a6:	455a      	cmp	r2, fp
 80089a8:	dd0b      	ble.n	80089c2 <__gethex+0x402>
 80089aa:	2101      	movs	r1, #1
 80089ac:	4620      	mov	r0, r4
 80089ae:	f7ff fd9f 	bl	80084f0 <rshift>
 80089b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089b6:	3701      	adds	r7, #1
 80089b8:	42bb      	cmp	r3, r7
 80089ba:	f6ff aee0 	blt.w	800877e <__gethex+0x1be>
 80089be:	2501      	movs	r5, #1
 80089c0:	e7c2      	b.n	8008948 <__gethex+0x388>
 80089c2:	f016 061f 	ands.w	r6, r6, #31
 80089c6:	d0fa      	beq.n	80089be <__gethex+0x3fe>
 80089c8:	4453      	add	r3, sl
 80089ca:	f1c6 0620 	rsb	r6, r6, #32
 80089ce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80089d2:	f000 fa81 	bl	8008ed8 <__hi0bits>
 80089d6:	42b0      	cmp	r0, r6
 80089d8:	dbe7      	blt.n	80089aa <__gethex+0x3ea>
 80089da:	e7f0      	b.n	80089be <__gethex+0x3fe>
 80089dc:	08009e2e 	.word	0x08009e2e

080089e0 <L_shift>:
 80089e0:	f1c2 0208 	rsb	r2, r2, #8
 80089e4:	0092      	lsls	r2, r2, #2
 80089e6:	b570      	push	{r4, r5, r6, lr}
 80089e8:	f1c2 0620 	rsb	r6, r2, #32
 80089ec:	6843      	ldr	r3, [r0, #4]
 80089ee:	6804      	ldr	r4, [r0, #0]
 80089f0:	fa03 f506 	lsl.w	r5, r3, r6
 80089f4:	432c      	orrs	r4, r5
 80089f6:	40d3      	lsrs	r3, r2
 80089f8:	6004      	str	r4, [r0, #0]
 80089fa:	f840 3f04 	str.w	r3, [r0, #4]!
 80089fe:	4288      	cmp	r0, r1
 8008a00:	d3f4      	bcc.n	80089ec <L_shift+0xc>
 8008a02:	bd70      	pop	{r4, r5, r6, pc}

08008a04 <__match>:
 8008a04:	b530      	push	{r4, r5, lr}
 8008a06:	6803      	ldr	r3, [r0, #0]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a0e:	b914      	cbnz	r4, 8008a16 <__match+0x12>
 8008a10:	6003      	str	r3, [r0, #0]
 8008a12:	2001      	movs	r0, #1
 8008a14:	bd30      	pop	{r4, r5, pc}
 8008a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a1a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008a1e:	2d19      	cmp	r5, #25
 8008a20:	bf98      	it	ls
 8008a22:	3220      	addls	r2, #32
 8008a24:	42a2      	cmp	r2, r4
 8008a26:	d0f0      	beq.n	8008a0a <__match+0x6>
 8008a28:	2000      	movs	r0, #0
 8008a2a:	e7f3      	b.n	8008a14 <__match+0x10>

08008a2c <__hexnan>:
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	680b      	ldr	r3, [r1, #0]
 8008a32:	6801      	ldr	r1, [r0, #0]
 8008a34:	115e      	asrs	r6, r3, #5
 8008a36:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a3a:	f013 031f 	ands.w	r3, r3, #31
 8008a3e:	b087      	sub	sp, #28
 8008a40:	bf18      	it	ne
 8008a42:	3604      	addne	r6, #4
 8008a44:	2500      	movs	r5, #0
 8008a46:	1f37      	subs	r7, r6, #4
 8008a48:	4682      	mov	sl, r0
 8008a4a:	4690      	mov	r8, r2
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a52:	46b9      	mov	r9, r7
 8008a54:	463c      	mov	r4, r7
 8008a56:	9502      	str	r5, [sp, #8]
 8008a58:	46ab      	mov	fp, r5
 8008a5a:	784a      	ldrb	r2, [r1, #1]
 8008a5c:	1c4b      	adds	r3, r1, #1
 8008a5e:	9303      	str	r3, [sp, #12]
 8008a60:	b342      	cbz	r2, 8008ab4 <__hexnan+0x88>
 8008a62:	4610      	mov	r0, r2
 8008a64:	9105      	str	r1, [sp, #20]
 8008a66:	9204      	str	r2, [sp, #16]
 8008a68:	f7ff fd94 	bl	8008594 <__hexdig_fun>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d151      	bne.n	8008b14 <__hexnan+0xe8>
 8008a70:	9a04      	ldr	r2, [sp, #16]
 8008a72:	9905      	ldr	r1, [sp, #20]
 8008a74:	2a20      	cmp	r2, #32
 8008a76:	d818      	bhi.n	8008aaa <__hexnan+0x7e>
 8008a78:	9b02      	ldr	r3, [sp, #8]
 8008a7a:	459b      	cmp	fp, r3
 8008a7c:	dd13      	ble.n	8008aa6 <__hexnan+0x7a>
 8008a7e:	454c      	cmp	r4, r9
 8008a80:	d206      	bcs.n	8008a90 <__hexnan+0x64>
 8008a82:	2d07      	cmp	r5, #7
 8008a84:	dc04      	bgt.n	8008a90 <__hexnan+0x64>
 8008a86:	462a      	mov	r2, r5
 8008a88:	4649      	mov	r1, r9
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f7ff ffa8 	bl	80089e0 <L_shift>
 8008a90:	4544      	cmp	r4, r8
 8008a92:	d952      	bls.n	8008b3a <__hexnan+0x10e>
 8008a94:	2300      	movs	r3, #0
 8008a96:	f1a4 0904 	sub.w	r9, r4, #4
 8008a9a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a9e:	f8cd b008 	str.w	fp, [sp, #8]
 8008aa2:	464c      	mov	r4, r9
 8008aa4:	461d      	mov	r5, r3
 8008aa6:	9903      	ldr	r1, [sp, #12]
 8008aa8:	e7d7      	b.n	8008a5a <__hexnan+0x2e>
 8008aaa:	2a29      	cmp	r2, #41	@ 0x29
 8008aac:	d157      	bne.n	8008b5e <__hexnan+0x132>
 8008aae:	3102      	adds	r1, #2
 8008ab0:	f8ca 1000 	str.w	r1, [sl]
 8008ab4:	f1bb 0f00 	cmp.w	fp, #0
 8008ab8:	d051      	beq.n	8008b5e <__hexnan+0x132>
 8008aba:	454c      	cmp	r4, r9
 8008abc:	d206      	bcs.n	8008acc <__hexnan+0xa0>
 8008abe:	2d07      	cmp	r5, #7
 8008ac0:	dc04      	bgt.n	8008acc <__hexnan+0xa0>
 8008ac2:	462a      	mov	r2, r5
 8008ac4:	4649      	mov	r1, r9
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	f7ff ff8a 	bl	80089e0 <L_shift>
 8008acc:	4544      	cmp	r4, r8
 8008ace:	d936      	bls.n	8008b3e <__hexnan+0x112>
 8008ad0:	f1a8 0204 	sub.w	r2, r8, #4
 8008ad4:	4623      	mov	r3, r4
 8008ad6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ada:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ade:	429f      	cmp	r7, r3
 8008ae0:	d2f9      	bcs.n	8008ad6 <__hexnan+0xaa>
 8008ae2:	1b3b      	subs	r3, r7, r4
 8008ae4:	f023 0303 	bic.w	r3, r3, #3
 8008ae8:	3304      	adds	r3, #4
 8008aea:	3401      	adds	r4, #1
 8008aec:	3e03      	subs	r6, #3
 8008aee:	42b4      	cmp	r4, r6
 8008af0:	bf88      	it	hi
 8008af2:	2304      	movhi	r3, #4
 8008af4:	4443      	add	r3, r8
 8008af6:	2200      	movs	r2, #0
 8008af8:	f843 2b04 	str.w	r2, [r3], #4
 8008afc:	429f      	cmp	r7, r3
 8008afe:	d2fb      	bcs.n	8008af8 <__hexnan+0xcc>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	b91b      	cbnz	r3, 8008b0c <__hexnan+0xe0>
 8008b04:	4547      	cmp	r7, r8
 8008b06:	d128      	bne.n	8008b5a <__hexnan+0x12e>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	603b      	str	r3, [r7, #0]
 8008b0c:	2005      	movs	r0, #5
 8008b0e:	b007      	add	sp, #28
 8008b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b14:	3501      	adds	r5, #1
 8008b16:	2d08      	cmp	r5, #8
 8008b18:	f10b 0b01 	add.w	fp, fp, #1
 8008b1c:	dd06      	ble.n	8008b2c <__hexnan+0x100>
 8008b1e:	4544      	cmp	r4, r8
 8008b20:	d9c1      	bls.n	8008aa6 <__hexnan+0x7a>
 8008b22:	2300      	movs	r3, #0
 8008b24:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b28:	2501      	movs	r5, #1
 8008b2a:	3c04      	subs	r4, #4
 8008b2c:	6822      	ldr	r2, [r4, #0]
 8008b2e:	f000 000f 	and.w	r0, r0, #15
 8008b32:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b36:	6020      	str	r0, [r4, #0]
 8008b38:	e7b5      	b.n	8008aa6 <__hexnan+0x7a>
 8008b3a:	2508      	movs	r5, #8
 8008b3c:	e7b3      	b.n	8008aa6 <__hexnan+0x7a>
 8008b3e:	9b01      	ldr	r3, [sp, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0dd      	beq.n	8008b00 <__hexnan+0xd4>
 8008b44:	f1c3 0320 	rsb	r3, r3, #32
 8008b48:	f04f 32ff 	mov.w	r2, #4294967295
 8008b4c:	40da      	lsrs	r2, r3
 8008b4e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008b52:	4013      	ands	r3, r2
 8008b54:	f846 3c04 	str.w	r3, [r6, #-4]
 8008b58:	e7d2      	b.n	8008b00 <__hexnan+0xd4>
 8008b5a:	3f04      	subs	r7, #4
 8008b5c:	e7d0      	b.n	8008b00 <__hexnan+0xd4>
 8008b5e:	2004      	movs	r0, #4
 8008b60:	e7d5      	b.n	8008b0e <__hexnan+0xe2>
	...

08008b64 <malloc>:
 8008b64:	4b02      	ldr	r3, [pc, #8]	@ (8008b70 <malloc+0xc>)
 8008b66:	4601      	mov	r1, r0
 8008b68:	6818      	ldr	r0, [r3, #0]
 8008b6a:	f000 b825 	b.w	8008bb8 <_malloc_r>
 8008b6e:	bf00      	nop
 8008b70:	200001a4 	.word	0x200001a4

08008b74 <sbrk_aligned>:
 8008b74:	b570      	push	{r4, r5, r6, lr}
 8008b76:	4e0f      	ldr	r6, [pc, #60]	@ (8008bb4 <sbrk_aligned+0x40>)
 8008b78:	460c      	mov	r4, r1
 8008b7a:	6831      	ldr	r1, [r6, #0]
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	b911      	cbnz	r1, 8008b86 <sbrk_aligned+0x12>
 8008b80:	f000 ffde 	bl	8009b40 <_sbrk_r>
 8008b84:	6030      	str	r0, [r6, #0]
 8008b86:	4621      	mov	r1, r4
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f000 ffd9 	bl	8009b40 <_sbrk_r>
 8008b8e:	1c43      	adds	r3, r0, #1
 8008b90:	d103      	bne.n	8008b9a <sbrk_aligned+0x26>
 8008b92:	f04f 34ff 	mov.w	r4, #4294967295
 8008b96:	4620      	mov	r0, r4
 8008b98:	bd70      	pop	{r4, r5, r6, pc}
 8008b9a:	1cc4      	adds	r4, r0, #3
 8008b9c:	f024 0403 	bic.w	r4, r4, #3
 8008ba0:	42a0      	cmp	r0, r4
 8008ba2:	d0f8      	beq.n	8008b96 <sbrk_aligned+0x22>
 8008ba4:	1a21      	subs	r1, r4, r0
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	f000 ffca 	bl	8009b40 <_sbrk_r>
 8008bac:	3001      	adds	r0, #1
 8008bae:	d1f2      	bne.n	8008b96 <sbrk_aligned+0x22>
 8008bb0:	e7ef      	b.n	8008b92 <sbrk_aligned+0x1e>
 8008bb2:	bf00      	nop
 8008bb4:	20000574 	.word	0x20000574

08008bb8 <_malloc_r>:
 8008bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bbc:	1ccd      	adds	r5, r1, #3
 8008bbe:	f025 0503 	bic.w	r5, r5, #3
 8008bc2:	3508      	adds	r5, #8
 8008bc4:	2d0c      	cmp	r5, #12
 8008bc6:	bf38      	it	cc
 8008bc8:	250c      	movcc	r5, #12
 8008bca:	2d00      	cmp	r5, #0
 8008bcc:	4606      	mov	r6, r0
 8008bce:	db01      	blt.n	8008bd4 <_malloc_r+0x1c>
 8008bd0:	42a9      	cmp	r1, r5
 8008bd2:	d904      	bls.n	8008bde <_malloc_r+0x26>
 8008bd4:	230c      	movs	r3, #12
 8008bd6:	6033      	str	r3, [r6, #0]
 8008bd8:	2000      	movs	r0, #0
 8008bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008cb4 <_malloc_r+0xfc>
 8008be2:	f000 f87b 	bl	8008cdc <__malloc_lock>
 8008be6:	f8d8 3000 	ldr.w	r3, [r8]
 8008bea:	461c      	mov	r4, r3
 8008bec:	bb44      	cbnz	r4, 8008c40 <_malloc_r+0x88>
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f7ff ffbf 	bl	8008b74 <sbrk_aligned>
 8008bf6:	1c43      	adds	r3, r0, #1
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	d158      	bne.n	8008cae <_malloc_r+0xf6>
 8008bfc:	f8d8 4000 	ldr.w	r4, [r8]
 8008c00:	4627      	mov	r7, r4
 8008c02:	2f00      	cmp	r7, #0
 8008c04:	d143      	bne.n	8008c8e <_malloc_r+0xd6>
 8008c06:	2c00      	cmp	r4, #0
 8008c08:	d04b      	beq.n	8008ca2 <_malloc_r+0xea>
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	4639      	mov	r1, r7
 8008c0e:	4630      	mov	r0, r6
 8008c10:	eb04 0903 	add.w	r9, r4, r3
 8008c14:	f000 ff94 	bl	8009b40 <_sbrk_r>
 8008c18:	4581      	cmp	r9, r0
 8008c1a:	d142      	bne.n	8008ca2 <_malloc_r+0xea>
 8008c1c:	6821      	ldr	r1, [r4, #0]
 8008c1e:	1a6d      	subs	r5, r5, r1
 8008c20:	4629      	mov	r1, r5
 8008c22:	4630      	mov	r0, r6
 8008c24:	f7ff ffa6 	bl	8008b74 <sbrk_aligned>
 8008c28:	3001      	adds	r0, #1
 8008c2a:	d03a      	beq.n	8008ca2 <_malloc_r+0xea>
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	442b      	add	r3, r5
 8008c30:	6023      	str	r3, [r4, #0]
 8008c32:	f8d8 3000 	ldr.w	r3, [r8]
 8008c36:	685a      	ldr	r2, [r3, #4]
 8008c38:	bb62      	cbnz	r2, 8008c94 <_malloc_r+0xdc>
 8008c3a:	f8c8 7000 	str.w	r7, [r8]
 8008c3e:	e00f      	b.n	8008c60 <_malloc_r+0xa8>
 8008c40:	6822      	ldr	r2, [r4, #0]
 8008c42:	1b52      	subs	r2, r2, r5
 8008c44:	d420      	bmi.n	8008c88 <_malloc_r+0xd0>
 8008c46:	2a0b      	cmp	r2, #11
 8008c48:	d917      	bls.n	8008c7a <_malloc_r+0xc2>
 8008c4a:	1961      	adds	r1, r4, r5
 8008c4c:	42a3      	cmp	r3, r4
 8008c4e:	6025      	str	r5, [r4, #0]
 8008c50:	bf18      	it	ne
 8008c52:	6059      	strne	r1, [r3, #4]
 8008c54:	6863      	ldr	r3, [r4, #4]
 8008c56:	bf08      	it	eq
 8008c58:	f8c8 1000 	streq.w	r1, [r8]
 8008c5c:	5162      	str	r2, [r4, r5]
 8008c5e:	604b      	str	r3, [r1, #4]
 8008c60:	4630      	mov	r0, r6
 8008c62:	f000 f841 	bl	8008ce8 <__malloc_unlock>
 8008c66:	f104 000b 	add.w	r0, r4, #11
 8008c6a:	1d23      	adds	r3, r4, #4
 8008c6c:	f020 0007 	bic.w	r0, r0, #7
 8008c70:	1ac2      	subs	r2, r0, r3
 8008c72:	bf1c      	itt	ne
 8008c74:	1a1b      	subne	r3, r3, r0
 8008c76:	50a3      	strne	r3, [r4, r2]
 8008c78:	e7af      	b.n	8008bda <_malloc_r+0x22>
 8008c7a:	6862      	ldr	r2, [r4, #4]
 8008c7c:	42a3      	cmp	r3, r4
 8008c7e:	bf0c      	ite	eq
 8008c80:	f8c8 2000 	streq.w	r2, [r8]
 8008c84:	605a      	strne	r2, [r3, #4]
 8008c86:	e7eb      	b.n	8008c60 <_malloc_r+0xa8>
 8008c88:	4623      	mov	r3, r4
 8008c8a:	6864      	ldr	r4, [r4, #4]
 8008c8c:	e7ae      	b.n	8008bec <_malloc_r+0x34>
 8008c8e:	463c      	mov	r4, r7
 8008c90:	687f      	ldr	r7, [r7, #4]
 8008c92:	e7b6      	b.n	8008c02 <_malloc_r+0x4a>
 8008c94:	461a      	mov	r2, r3
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	42a3      	cmp	r3, r4
 8008c9a:	d1fb      	bne.n	8008c94 <_malloc_r+0xdc>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	6053      	str	r3, [r2, #4]
 8008ca0:	e7de      	b.n	8008c60 <_malloc_r+0xa8>
 8008ca2:	230c      	movs	r3, #12
 8008ca4:	6033      	str	r3, [r6, #0]
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f000 f81e 	bl	8008ce8 <__malloc_unlock>
 8008cac:	e794      	b.n	8008bd8 <_malloc_r+0x20>
 8008cae:	6005      	str	r5, [r0, #0]
 8008cb0:	e7d6      	b.n	8008c60 <_malloc_r+0xa8>
 8008cb2:	bf00      	nop
 8008cb4:	20000578 	.word	0x20000578

08008cb8 <__ascii_mbtowc>:
 8008cb8:	b082      	sub	sp, #8
 8008cba:	b901      	cbnz	r1, 8008cbe <__ascii_mbtowc+0x6>
 8008cbc:	a901      	add	r1, sp, #4
 8008cbe:	b142      	cbz	r2, 8008cd2 <__ascii_mbtowc+0x1a>
 8008cc0:	b14b      	cbz	r3, 8008cd6 <__ascii_mbtowc+0x1e>
 8008cc2:	7813      	ldrb	r3, [r2, #0]
 8008cc4:	600b      	str	r3, [r1, #0]
 8008cc6:	7812      	ldrb	r2, [r2, #0]
 8008cc8:	1e10      	subs	r0, r2, #0
 8008cca:	bf18      	it	ne
 8008ccc:	2001      	movne	r0, #1
 8008cce:	b002      	add	sp, #8
 8008cd0:	4770      	bx	lr
 8008cd2:	4610      	mov	r0, r2
 8008cd4:	e7fb      	b.n	8008cce <__ascii_mbtowc+0x16>
 8008cd6:	f06f 0001 	mvn.w	r0, #1
 8008cda:	e7f8      	b.n	8008cce <__ascii_mbtowc+0x16>

08008cdc <__malloc_lock>:
 8008cdc:	4801      	ldr	r0, [pc, #4]	@ (8008ce4 <__malloc_lock+0x8>)
 8008cde:	f7fe bdbe 	b.w	800785e <__retarget_lock_acquire_recursive>
 8008ce2:	bf00      	nop
 8008ce4:	20000570 	.word	0x20000570

08008ce8 <__malloc_unlock>:
 8008ce8:	4801      	ldr	r0, [pc, #4]	@ (8008cf0 <__malloc_unlock+0x8>)
 8008cea:	f7fe bdb9 	b.w	8007860 <__retarget_lock_release_recursive>
 8008cee:	bf00      	nop
 8008cf0:	20000570 	.word	0x20000570

08008cf4 <_Balloc>:
 8008cf4:	b570      	push	{r4, r5, r6, lr}
 8008cf6:	69c6      	ldr	r6, [r0, #28]
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	460d      	mov	r5, r1
 8008cfc:	b976      	cbnz	r6, 8008d1c <_Balloc+0x28>
 8008cfe:	2010      	movs	r0, #16
 8008d00:	f7ff ff30 	bl	8008b64 <malloc>
 8008d04:	4602      	mov	r2, r0
 8008d06:	61e0      	str	r0, [r4, #28]
 8008d08:	b920      	cbnz	r0, 8008d14 <_Balloc+0x20>
 8008d0a:	4b18      	ldr	r3, [pc, #96]	@ (8008d6c <_Balloc+0x78>)
 8008d0c:	4818      	ldr	r0, [pc, #96]	@ (8008d70 <_Balloc+0x7c>)
 8008d0e:	216b      	movs	r1, #107	@ 0x6b
 8008d10:	f000 ff26 	bl	8009b60 <__assert_func>
 8008d14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d18:	6006      	str	r6, [r0, #0]
 8008d1a:	60c6      	str	r6, [r0, #12]
 8008d1c:	69e6      	ldr	r6, [r4, #28]
 8008d1e:	68f3      	ldr	r3, [r6, #12]
 8008d20:	b183      	cbz	r3, 8008d44 <_Balloc+0x50>
 8008d22:	69e3      	ldr	r3, [r4, #28]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d2a:	b9b8      	cbnz	r0, 8008d5c <_Balloc+0x68>
 8008d2c:	2101      	movs	r1, #1
 8008d2e:	fa01 f605 	lsl.w	r6, r1, r5
 8008d32:	1d72      	adds	r2, r6, #5
 8008d34:	0092      	lsls	r2, r2, #2
 8008d36:	4620      	mov	r0, r4
 8008d38:	f000 ff30 	bl	8009b9c <_calloc_r>
 8008d3c:	b160      	cbz	r0, 8008d58 <_Balloc+0x64>
 8008d3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d42:	e00e      	b.n	8008d62 <_Balloc+0x6e>
 8008d44:	2221      	movs	r2, #33	@ 0x21
 8008d46:	2104      	movs	r1, #4
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 ff27 	bl	8009b9c <_calloc_r>
 8008d4e:	69e3      	ldr	r3, [r4, #28]
 8008d50:	60f0      	str	r0, [r6, #12]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e4      	bne.n	8008d22 <_Balloc+0x2e>
 8008d58:	2000      	movs	r0, #0
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	6802      	ldr	r2, [r0, #0]
 8008d5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d62:	2300      	movs	r3, #0
 8008d64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d68:	e7f7      	b.n	8008d5a <_Balloc+0x66>
 8008d6a:	bf00      	nop
 8008d6c:	08009dbf 	.word	0x08009dbf
 8008d70:	08009e9f 	.word	0x08009e9f

08008d74 <_Bfree>:
 8008d74:	b570      	push	{r4, r5, r6, lr}
 8008d76:	69c6      	ldr	r6, [r0, #28]
 8008d78:	4605      	mov	r5, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	b976      	cbnz	r6, 8008d9c <_Bfree+0x28>
 8008d7e:	2010      	movs	r0, #16
 8008d80:	f7ff fef0 	bl	8008b64 <malloc>
 8008d84:	4602      	mov	r2, r0
 8008d86:	61e8      	str	r0, [r5, #28]
 8008d88:	b920      	cbnz	r0, 8008d94 <_Bfree+0x20>
 8008d8a:	4b09      	ldr	r3, [pc, #36]	@ (8008db0 <_Bfree+0x3c>)
 8008d8c:	4809      	ldr	r0, [pc, #36]	@ (8008db4 <_Bfree+0x40>)
 8008d8e:	218f      	movs	r1, #143	@ 0x8f
 8008d90:	f000 fee6 	bl	8009b60 <__assert_func>
 8008d94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d98:	6006      	str	r6, [r0, #0]
 8008d9a:	60c6      	str	r6, [r0, #12]
 8008d9c:	b13c      	cbz	r4, 8008dae <_Bfree+0x3a>
 8008d9e:	69eb      	ldr	r3, [r5, #28]
 8008da0:	6862      	ldr	r2, [r4, #4]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008da8:	6021      	str	r1, [r4, #0]
 8008daa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008dae:	bd70      	pop	{r4, r5, r6, pc}
 8008db0:	08009dbf 	.word	0x08009dbf
 8008db4:	08009e9f 	.word	0x08009e9f

08008db8 <__multadd>:
 8008db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dbc:	690d      	ldr	r5, [r1, #16]
 8008dbe:	4607      	mov	r7, r0
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	461e      	mov	r6, r3
 8008dc4:	f101 0c14 	add.w	ip, r1, #20
 8008dc8:	2000      	movs	r0, #0
 8008dca:	f8dc 3000 	ldr.w	r3, [ip]
 8008dce:	b299      	uxth	r1, r3
 8008dd0:	fb02 6101 	mla	r1, r2, r1, r6
 8008dd4:	0c1e      	lsrs	r6, r3, #16
 8008dd6:	0c0b      	lsrs	r3, r1, #16
 8008dd8:	fb02 3306 	mla	r3, r2, r6, r3
 8008ddc:	b289      	uxth	r1, r1
 8008dde:	3001      	adds	r0, #1
 8008de0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008de4:	4285      	cmp	r5, r0
 8008de6:	f84c 1b04 	str.w	r1, [ip], #4
 8008dea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008dee:	dcec      	bgt.n	8008dca <__multadd+0x12>
 8008df0:	b30e      	cbz	r6, 8008e36 <__multadd+0x7e>
 8008df2:	68a3      	ldr	r3, [r4, #8]
 8008df4:	42ab      	cmp	r3, r5
 8008df6:	dc19      	bgt.n	8008e2c <__multadd+0x74>
 8008df8:	6861      	ldr	r1, [r4, #4]
 8008dfa:	4638      	mov	r0, r7
 8008dfc:	3101      	adds	r1, #1
 8008dfe:	f7ff ff79 	bl	8008cf4 <_Balloc>
 8008e02:	4680      	mov	r8, r0
 8008e04:	b928      	cbnz	r0, 8008e12 <__multadd+0x5a>
 8008e06:	4602      	mov	r2, r0
 8008e08:	4b0c      	ldr	r3, [pc, #48]	@ (8008e3c <__multadd+0x84>)
 8008e0a:	480d      	ldr	r0, [pc, #52]	@ (8008e40 <__multadd+0x88>)
 8008e0c:	21ba      	movs	r1, #186	@ 0xba
 8008e0e:	f000 fea7 	bl	8009b60 <__assert_func>
 8008e12:	6922      	ldr	r2, [r4, #16]
 8008e14:	3202      	adds	r2, #2
 8008e16:	f104 010c 	add.w	r1, r4, #12
 8008e1a:	0092      	lsls	r2, r2, #2
 8008e1c:	300c      	adds	r0, #12
 8008e1e:	f7fe fd20 	bl	8007862 <memcpy>
 8008e22:	4621      	mov	r1, r4
 8008e24:	4638      	mov	r0, r7
 8008e26:	f7ff ffa5 	bl	8008d74 <_Bfree>
 8008e2a:	4644      	mov	r4, r8
 8008e2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e30:	3501      	adds	r5, #1
 8008e32:	615e      	str	r6, [r3, #20]
 8008e34:	6125      	str	r5, [r4, #16]
 8008e36:	4620      	mov	r0, r4
 8008e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e3c:	08009e2e 	.word	0x08009e2e
 8008e40:	08009e9f 	.word	0x08009e9f

08008e44 <__s2b>:
 8008e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e48:	460c      	mov	r4, r1
 8008e4a:	4615      	mov	r5, r2
 8008e4c:	461f      	mov	r7, r3
 8008e4e:	2209      	movs	r2, #9
 8008e50:	3308      	adds	r3, #8
 8008e52:	4606      	mov	r6, r0
 8008e54:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e58:	2100      	movs	r1, #0
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	db09      	blt.n	8008e74 <__s2b+0x30>
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7ff ff47 	bl	8008cf4 <_Balloc>
 8008e66:	b940      	cbnz	r0, 8008e7a <__s2b+0x36>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	4b19      	ldr	r3, [pc, #100]	@ (8008ed0 <__s2b+0x8c>)
 8008e6c:	4819      	ldr	r0, [pc, #100]	@ (8008ed4 <__s2b+0x90>)
 8008e6e:	21d3      	movs	r1, #211	@ 0xd3
 8008e70:	f000 fe76 	bl	8009b60 <__assert_func>
 8008e74:	0052      	lsls	r2, r2, #1
 8008e76:	3101      	adds	r1, #1
 8008e78:	e7f0      	b.n	8008e5c <__s2b+0x18>
 8008e7a:	9b08      	ldr	r3, [sp, #32]
 8008e7c:	6143      	str	r3, [r0, #20]
 8008e7e:	2d09      	cmp	r5, #9
 8008e80:	f04f 0301 	mov.w	r3, #1
 8008e84:	6103      	str	r3, [r0, #16]
 8008e86:	dd16      	ble.n	8008eb6 <__s2b+0x72>
 8008e88:	f104 0909 	add.w	r9, r4, #9
 8008e8c:	46c8      	mov	r8, r9
 8008e8e:	442c      	add	r4, r5
 8008e90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e94:	4601      	mov	r1, r0
 8008e96:	3b30      	subs	r3, #48	@ 0x30
 8008e98:	220a      	movs	r2, #10
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f7ff ff8c 	bl	8008db8 <__multadd>
 8008ea0:	45a0      	cmp	r8, r4
 8008ea2:	d1f5      	bne.n	8008e90 <__s2b+0x4c>
 8008ea4:	f1a5 0408 	sub.w	r4, r5, #8
 8008ea8:	444c      	add	r4, r9
 8008eaa:	1b2d      	subs	r5, r5, r4
 8008eac:	1963      	adds	r3, r4, r5
 8008eae:	42bb      	cmp	r3, r7
 8008eb0:	db04      	blt.n	8008ebc <__s2b+0x78>
 8008eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eb6:	340a      	adds	r4, #10
 8008eb8:	2509      	movs	r5, #9
 8008eba:	e7f6      	b.n	8008eaa <__s2b+0x66>
 8008ebc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ec0:	4601      	mov	r1, r0
 8008ec2:	3b30      	subs	r3, #48	@ 0x30
 8008ec4:	220a      	movs	r2, #10
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f7ff ff76 	bl	8008db8 <__multadd>
 8008ecc:	e7ee      	b.n	8008eac <__s2b+0x68>
 8008ece:	bf00      	nop
 8008ed0:	08009e2e 	.word	0x08009e2e
 8008ed4:	08009e9f 	.word	0x08009e9f

08008ed8 <__hi0bits>:
 8008ed8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008edc:	4603      	mov	r3, r0
 8008ede:	bf36      	itet	cc
 8008ee0:	0403      	lslcc	r3, r0, #16
 8008ee2:	2000      	movcs	r0, #0
 8008ee4:	2010      	movcc	r0, #16
 8008ee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008eea:	bf3c      	itt	cc
 8008eec:	021b      	lslcc	r3, r3, #8
 8008eee:	3008      	addcc	r0, #8
 8008ef0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ef4:	bf3c      	itt	cc
 8008ef6:	011b      	lslcc	r3, r3, #4
 8008ef8:	3004      	addcc	r0, #4
 8008efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008efe:	bf3c      	itt	cc
 8008f00:	009b      	lslcc	r3, r3, #2
 8008f02:	3002      	addcc	r0, #2
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	db05      	blt.n	8008f14 <__hi0bits+0x3c>
 8008f08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f0c:	f100 0001 	add.w	r0, r0, #1
 8008f10:	bf08      	it	eq
 8008f12:	2020      	moveq	r0, #32
 8008f14:	4770      	bx	lr

08008f16 <__lo0bits>:
 8008f16:	6803      	ldr	r3, [r0, #0]
 8008f18:	4602      	mov	r2, r0
 8008f1a:	f013 0007 	ands.w	r0, r3, #7
 8008f1e:	d00b      	beq.n	8008f38 <__lo0bits+0x22>
 8008f20:	07d9      	lsls	r1, r3, #31
 8008f22:	d421      	bmi.n	8008f68 <__lo0bits+0x52>
 8008f24:	0798      	lsls	r0, r3, #30
 8008f26:	bf49      	itett	mi
 8008f28:	085b      	lsrmi	r3, r3, #1
 8008f2a:	089b      	lsrpl	r3, r3, #2
 8008f2c:	2001      	movmi	r0, #1
 8008f2e:	6013      	strmi	r3, [r2, #0]
 8008f30:	bf5c      	itt	pl
 8008f32:	6013      	strpl	r3, [r2, #0]
 8008f34:	2002      	movpl	r0, #2
 8008f36:	4770      	bx	lr
 8008f38:	b299      	uxth	r1, r3
 8008f3a:	b909      	cbnz	r1, 8008f40 <__lo0bits+0x2a>
 8008f3c:	0c1b      	lsrs	r3, r3, #16
 8008f3e:	2010      	movs	r0, #16
 8008f40:	b2d9      	uxtb	r1, r3
 8008f42:	b909      	cbnz	r1, 8008f48 <__lo0bits+0x32>
 8008f44:	3008      	adds	r0, #8
 8008f46:	0a1b      	lsrs	r3, r3, #8
 8008f48:	0719      	lsls	r1, r3, #28
 8008f4a:	bf04      	itt	eq
 8008f4c:	091b      	lsreq	r3, r3, #4
 8008f4e:	3004      	addeq	r0, #4
 8008f50:	0799      	lsls	r1, r3, #30
 8008f52:	bf04      	itt	eq
 8008f54:	089b      	lsreq	r3, r3, #2
 8008f56:	3002      	addeq	r0, #2
 8008f58:	07d9      	lsls	r1, r3, #31
 8008f5a:	d403      	bmi.n	8008f64 <__lo0bits+0x4e>
 8008f5c:	085b      	lsrs	r3, r3, #1
 8008f5e:	f100 0001 	add.w	r0, r0, #1
 8008f62:	d003      	beq.n	8008f6c <__lo0bits+0x56>
 8008f64:	6013      	str	r3, [r2, #0]
 8008f66:	4770      	bx	lr
 8008f68:	2000      	movs	r0, #0
 8008f6a:	4770      	bx	lr
 8008f6c:	2020      	movs	r0, #32
 8008f6e:	4770      	bx	lr

08008f70 <__i2b>:
 8008f70:	b510      	push	{r4, lr}
 8008f72:	460c      	mov	r4, r1
 8008f74:	2101      	movs	r1, #1
 8008f76:	f7ff febd 	bl	8008cf4 <_Balloc>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	b928      	cbnz	r0, 8008f8a <__i2b+0x1a>
 8008f7e:	4b05      	ldr	r3, [pc, #20]	@ (8008f94 <__i2b+0x24>)
 8008f80:	4805      	ldr	r0, [pc, #20]	@ (8008f98 <__i2b+0x28>)
 8008f82:	f240 1145 	movw	r1, #325	@ 0x145
 8008f86:	f000 fdeb 	bl	8009b60 <__assert_func>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	6144      	str	r4, [r0, #20]
 8008f8e:	6103      	str	r3, [r0, #16]
 8008f90:	bd10      	pop	{r4, pc}
 8008f92:	bf00      	nop
 8008f94:	08009e2e 	.word	0x08009e2e
 8008f98:	08009e9f 	.word	0x08009e9f

08008f9c <__multiply>:
 8008f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa0:	4617      	mov	r7, r2
 8008fa2:	690a      	ldr	r2, [r1, #16]
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	bfa8      	it	ge
 8008faa:	463b      	movge	r3, r7
 8008fac:	4689      	mov	r9, r1
 8008fae:	bfa4      	itt	ge
 8008fb0:	460f      	movge	r7, r1
 8008fb2:	4699      	movge	r9, r3
 8008fb4:	693d      	ldr	r5, [r7, #16]
 8008fb6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	6879      	ldr	r1, [r7, #4]
 8008fbe:	eb05 060a 	add.w	r6, r5, sl
 8008fc2:	42b3      	cmp	r3, r6
 8008fc4:	b085      	sub	sp, #20
 8008fc6:	bfb8      	it	lt
 8008fc8:	3101      	addlt	r1, #1
 8008fca:	f7ff fe93 	bl	8008cf4 <_Balloc>
 8008fce:	b930      	cbnz	r0, 8008fde <__multiply+0x42>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	4b41      	ldr	r3, [pc, #260]	@ (80090d8 <__multiply+0x13c>)
 8008fd4:	4841      	ldr	r0, [pc, #260]	@ (80090dc <__multiply+0x140>)
 8008fd6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008fda:	f000 fdc1 	bl	8009b60 <__assert_func>
 8008fde:	f100 0414 	add.w	r4, r0, #20
 8008fe2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	2200      	movs	r2, #0
 8008fea:	4573      	cmp	r3, lr
 8008fec:	d320      	bcc.n	8009030 <__multiply+0x94>
 8008fee:	f107 0814 	add.w	r8, r7, #20
 8008ff2:	f109 0114 	add.w	r1, r9, #20
 8008ff6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008ffa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008ffe:	9302      	str	r3, [sp, #8]
 8009000:	1beb      	subs	r3, r5, r7
 8009002:	3b15      	subs	r3, #21
 8009004:	f023 0303 	bic.w	r3, r3, #3
 8009008:	3304      	adds	r3, #4
 800900a:	3715      	adds	r7, #21
 800900c:	42bd      	cmp	r5, r7
 800900e:	bf38      	it	cc
 8009010:	2304      	movcc	r3, #4
 8009012:	9301      	str	r3, [sp, #4]
 8009014:	9b02      	ldr	r3, [sp, #8]
 8009016:	9103      	str	r1, [sp, #12]
 8009018:	428b      	cmp	r3, r1
 800901a:	d80c      	bhi.n	8009036 <__multiply+0x9a>
 800901c:	2e00      	cmp	r6, #0
 800901e:	dd03      	ble.n	8009028 <__multiply+0x8c>
 8009020:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009024:	2b00      	cmp	r3, #0
 8009026:	d055      	beq.n	80090d4 <__multiply+0x138>
 8009028:	6106      	str	r6, [r0, #16]
 800902a:	b005      	add	sp, #20
 800902c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009030:	f843 2b04 	str.w	r2, [r3], #4
 8009034:	e7d9      	b.n	8008fea <__multiply+0x4e>
 8009036:	f8b1 a000 	ldrh.w	sl, [r1]
 800903a:	f1ba 0f00 	cmp.w	sl, #0
 800903e:	d01f      	beq.n	8009080 <__multiply+0xe4>
 8009040:	46c4      	mov	ip, r8
 8009042:	46a1      	mov	r9, r4
 8009044:	2700      	movs	r7, #0
 8009046:	f85c 2b04 	ldr.w	r2, [ip], #4
 800904a:	f8d9 3000 	ldr.w	r3, [r9]
 800904e:	fa1f fb82 	uxth.w	fp, r2
 8009052:	b29b      	uxth	r3, r3
 8009054:	fb0a 330b 	mla	r3, sl, fp, r3
 8009058:	443b      	add	r3, r7
 800905a:	f8d9 7000 	ldr.w	r7, [r9]
 800905e:	0c12      	lsrs	r2, r2, #16
 8009060:	0c3f      	lsrs	r7, r7, #16
 8009062:	fb0a 7202 	mla	r2, sl, r2, r7
 8009066:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800906a:	b29b      	uxth	r3, r3
 800906c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009070:	4565      	cmp	r5, ip
 8009072:	f849 3b04 	str.w	r3, [r9], #4
 8009076:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800907a:	d8e4      	bhi.n	8009046 <__multiply+0xaa>
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	50e7      	str	r7, [r4, r3]
 8009080:	9b03      	ldr	r3, [sp, #12]
 8009082:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009086:	3104      	adds	r1, #4
 8009088:	f1b9 0f00 	cmp.w	r9, #0
 800908c:	d020      	beq.n	80090d0 <__multiply+0x134>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	4647      	mov	r7, r8
 8009092:	46a4      	mov	ip, r4
 8009094:	f04f 0a00 	mov.w	sl, #0
 8009098:	f8b7 b000 	ldrh.w	fp, [r7]
 800909c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80090a0:	fb09 220b 	mla	r2, r9, fp, r2
 80090a4:	4452      	add	r2, sl
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090ac:	f84c 3b04 	str.w	r3, [ip], #4
 80090b0:	f857 3b04 	ldr.w	r3, [r7], #4
 80090b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090b8:	f8bc 3000 	ldrh.w	r3, [ip]
 80090bc:	fb09 330a 	mla	r3, r9, sl, r3
 80090c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80090c4:	42bd      	cmp	r5, r7
 80090c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090ca:	d8e5      	bhi.n	8009098 <__multiply+0xfc>
 80090cc:	9a01      	ldr	r2, [sp, #4]
 80090ce:	50a3      	str	r3, [r4, r2]
 80090d0:	3404      	adds	r4, #4
 80090d2:	e79f      	b.n	8009014 <__multiply+0x78>
 80090d4:	3e01      	subs	r6, #1
 80090d6:	e7a1      	b.n	800901c <__multiply+0x80>
 80090d8:	08009e2e 	.word	0x08009e2e
 80090dc:	08009e9f 	.word	0x08009e9f

080090e0 <__pow5mult>:
 80090e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e4:	4615      	mov	r5, r2
 80090e6:	f012 0203 	ands.w	r2, r2, #3
 80090ea:	4607      	mov	r7, r0
 80090ec:	460e      	mov	r6, r1
 80090ee:	d007      	beq.n	8009100 <__pow5mult+0x20>
 80090f0:	4c25      	ldr	r4, [pc, #148]	@ (8009188 <__pow5mult+0xa8>)
 80090f2:	3a01      	subs	r2, #1
 80090f4:	2300      	movs	r3, #0
 80090f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090fa:	f7ff fe5d 	bl	8008db8 <__multadd>
 80090fe:	4606      	mov	r6, r0
 8009100:	10ad      	asrs	r5, r5, #2
 8009102:	d03d      	beq.n	8009180 <__pow5mult+0xa0>
 8009104:	69fc      	ldr	r4, [r7, #28]
 8009106:	b97c      	cbnz	r4, 8009128 <__pow5mult+0x48>
 8009108:	2010      	movs	r0, #16
 800910a:	f7ff fd2b 	bl	8008b64 <malloc>
 800910e:	4602      	mov	r2, r0
 8009110:	61f8      	str	r0, [r7, #28]
 8009112:	b928      	cbnz	r0, 8009120 <__pow5mult+0x40>
 8009114:	4b1d      	ldr	r3, [pc, #116]	@ (800918c <__pow5mult+0xac>)
 8009116:	481e      	ldr	r0, [pc, #120]	@ (8009190 <__pow5mult+0xb0>)
 8009118:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800911c:	f000 fd20 	bl	8009b60 <__assert_func>
 8009120:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009124:	6004      	str	r4, [r0, #0]
 8009126:	60c4      	str	r4, [r0, #12]
 8009128:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800912c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009130:	b94c      	cbnz	r4, 8009146 <__pow5mult+0x66>
 8009132:	f240 2171 	movw	r1, #625	@ 0x271
 8009136:	4638      	mov	r0, r7
 8009138:	f7ff ff1a 	bl	8008f70 <__i2b>
 800913c:	2300      	movs	r3, #0
 800913e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009142:	4604      	mov	r4, r0
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	f04f 0900 	mov.w	r9, #0
 800914a:	07eb      	lsls	r3, r5, #31
 800914c:	d50a      	bpl.n	8009164 <__pow5mult+0x84>
 800914e:	4631      	mov	r1, r6
 8009150:	4622      	mov	r2, r4
 8009152:	4638      	mov	r0, r7
 8009154:	f7ff ff22 	bl	8008f9c <__multiply>
 8009158:	4631      	mov	r1, r6
 800915a:	4680      	mov	r8, r0
 800915c:	4638      	mov	r0, r7
 800915e:	f7ff fe09 	bl	8008d74 <_Bfree>
 8009162:	4646      	mov	r6, r8
 8009164:	106d      	asrs	r5, r5, #1
 8009166:	d00b      	beq.n	8009180 <__pow5mult+0xa0>
 8009168:	6820      	ldr	r0, [r4, #0]
 800916a:	b938      	cbnz	r0, 800917c <__pow5mult+0x9c>
 800916c:	4622      	mov	r2, r4
 800916e:	4621      	mov	r1, r4
 8009170:	4638      	mov	r0, r7
 8009172:	f7ff ff13 	bl	8008f9c <__multiply>
 8009176:	6020      	str	r0, [r4, #0]
 8009178:	f8c0 9000 	str.w	r9, [r0]
 800917c:	4604      	mov	r4, r0
 800917e:	e7e4      	b.n	800914a <__pow5mult+0x6a>
 8009180:	4630      	mov	r0, r6
 8009182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009186:	bf00      	nop
 8009188:	08009f98 	.word	0x08009f98
 800918c:	08009dbf 	.word	0x08009dbf
 8009190:	08009e9f 	.word	0x08009e9f

08009194 <__lshift>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	460c      	mov	r4, r1
 800919a:	6849      	ldr	r1, [r1, #4]
 800919c:	6923      	ldr	r3, [r4, #16]
 800919e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091a2:	68a3      	ldr	r3, [r4, #8]
 80091a4:	4607      	mov	r7, r0
 80091a6:	4691      	mov	r9, r2
 80091a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091ac:	f108 0601 	add.w	r6, r8, #1
 80091b0:	42b3      	cmp	r3, r6
 80091b2:	db0b      	blt.n	80091cc <__lshift+0x38>
 80091b4:	4638      	mov	r0, r7
 80091b6:	f7ff fd9d 	bl	8008cf4 <_Balloc>
 80091ba:	4605      	mov	r5, r0
 80091bc:	b948      	cbnz	r0, 80091d2 <__lshift+0x3e>
 80091be:	4602      	mov	r2, r0
 80091c0:	4b28      	ldr	r3, [pc, #160]	@ (8009264 <__lshift+0xd0>)
 80091c2:	4829      	ldr	r0, [pc, #164]	@ (8009268 <__lshift+0xd4>)
 80091c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80091c8:	f000 fcca 	bl	8009b60 <__assert_func>
 80091cc:	3101      	adds	r1, #1
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	e7ee      	b.n	80091b0 <__lshift+0x1c>
 80091d2:	2300      	movs	r3, #0
 80091d4:	f100 0114 	add.w	r1, r0, #20
 80091d8:	f100 0210 	add.w	r2, r0, #16
 80091dc:	4618      	mov	r0, r3
 80091de:	4553      	cmp	r3, sl
 80091e0:	db33      	blt.n	800924a <__lshift+0xb6>
 80091e2:	6920      	ldr	r0, [r4, #16]
 80091e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091e8:	f104 0314 	add.w	r3, r4, #20
 80091ec:	f019 091f 	ands.w	r9, r9, #31
 80091f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091f8:	d02b      	beq.n	8009252 <__lshift+0xbe>
 80091fa:	f1c9 0e20 	rsb	lr, r9, #32
 80091fe:	468a      	mov	sl, r1
 8009200:	2200      	movs	r2, #0
 8009202:	6818      	ldr	r0, [r3, #0]
 8009204:	fa00 f009 	lsl.w	r0, r0, r9
 8009208:	4310      	orrs	r0, r2
 800920a:	f84a 0b04 	str.w	r0, [sl], #4
 800920e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009212:	459c      	cmp	ip, r3
 8009214:	fa22 f20e 	lsr.w	r2, r2, lr
 8009218:	d8f3      	bhi.n	8009202 <__lshift+0x6e>
 800921a:	ebac 0304 	sub.w	r3, ip, r4
 800921e:	3b15      	subs	r3, #21
 8009220:	f023 0303 	bic.w	r3, r3, #3
 8009224:	3304      	adds	r3, #4
 8009226:	f104 0015 	add.w	r0, r4, #21
 800922a:	4560      	cmp	r0, ip
 800922c:	bf88      	it	hi
 800922e:	2304      	movhi	r3, #4
 8009230:	50ca      	str	r2, [r1, r3]
 8009232:	b10a      	cbz	r2, 8009238 <__lshift+0xa4>
 8009234:	f108 0602 	add.w	r6, r8, #2
 8009238:	3e01      	subs	r6, #1
 800923a:	4638      	mov	r0, r7
 800923c:	612e      	str	r6, [r5, #16]
 800923e:	4621      	mov	r1, r4
 8009240:	f7ff fd98 	bl	8008d74 <_Bfree>
 8009244:	4628      	mov	r0, r5
 8009246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924a:	f842 0f04 	str.w	r0, [r2, #4]!
 800924e:	3301      	adds	r3, #1
 8009250:	e7c5      	b.n	80091de <__lshift+0x4a>
 8009252:	3904      	subs	r1, #4
 8009254:	f853 2b04 	ldr.w	r2, [r3], #4
 8009258:	f841 2f04 	str.w	r2, [r1, #4]!
 800925c:	459c      	cmp	ip, r3
 800925e:	d8f9      	bhi.n	8009254 <__lshift+0xc0>
 8009260:	e7ea      	b.n	8009238 <__lshift+0xa4>
 8009262:	bf00      	nop
 8009264:	08009e2e 	.word	0x08009e2e
 8009268:	08009e9f 	.word	0x08009e9f

0800926c <__mcmp>:
 800926c:	690a      	ldr	r2, [r1, #16]
 800926e:	4603      	mov	r3, r0
 8009270:	6900      	ldr	r0, [r0, #16]
 8009272:	1a80      	subs	r0, r0, r2
 8009274:	b530      	push	{r4, r5, lr}
 8009276:	d10e      	bne.n	8009296 <__mcmp+0x2a>
 8009278:	3314      	adds	r3, #20
 800927a:	3114      	adds	r1, #20
 800927c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009280:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009284:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009288:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800928c:	4295      	cmp	r5, r2
 800928e:	d003      	beq.n	8009298 <__mcmp+0x2c>
 8009290:	d205      	bcs.n	800929e <__mcmp+0x32>
 8009292:	f04f 30ff 	mov.w	r0, #4294967295
 8009296:	bd30      	pop	{r4, r5, pc}
 8009298:	42a3      	cmp	r3, r4
 800929a:	d3f3      	bcc.n	8009284 <__mcmp+0x18>
 800929c:	e7fb      	b.n	8009296 <__mcmp+0x2a>
 800929e:	2001      	movs	r0, #1
 80092a0:	e7f9      	b.n	8009296 <__mcmp+0x2a>
	...

080092a4 <__mdiff>:
 80092a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a8:	4689      	mov	r9, r1
 80092aa:	4606      	mov	r6, r0
 80092ac:	4611      	mov	r1, r2
 80092ae:	4648      	mov	r0, r9
 80092b0:	4614      	mov	r4, r2
 80092b2:	f7ff ffdb 	bl	800926c <__mcmp>
 80092b6:	1e05      	subs	r5, r0, #0
 80092b8:	d112      	bne.n	80092e0 <__mdiff+0x3c>
 80092ba:	4629      	mov	r1, r5
 80092bc:	4630      	mov	r0, r6
 80092be:	f7ff fd19 	bl	8008cf4 <_Balloc>
 80092c2:	4602      	mov	r2, r0
 80092c4:	b928      	cbnz	r0, 80092d2 <__mdiff+0x2e>
 80092c6:	4b3f      	ldr	r3, [pc, #252]	@ (80093c4 <__mdiff+0x120>)
 80092c8:	f240 2137 	movw	r1, #567	@ 0x237
 80092cc:	483e      	ldr	r0, [pc, #248]	@ (80093c8 <__mdiff+0x124>)
 80092ce:	f000 fc47 	bl	8009b60 <__assert_func>
 80092d2:	2301      	movs	r3, #1
 80092d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092d8:	4610      	mov	r0, r2
 80092da:	b003      	add	sp, #12
 80092dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e0:	bfbc      	itt	lt
 80092e2:	464b      	movlt	r3, r9
 80092e4:	46a1      	movlt	r9, r4
 80092e6:	4630      	mov	r0, r6
 80092e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80092ec:	bfba      	itte	lt
 80092ee:	461c      	movlt	r4, r3
 80092f0:	2501      	movlt	r5, #1
 80092f2:	2500      	movge	r5, #0
 80092f4:	f7ff fcfe 	bl	8008cf4 <_Balloc>
 80092f8:	4602      	mov	r2, r0
 80092fa:	b918      	cbnz	r0, 8009304 <__mdiff+0x60>
 80092fc:	4b31      	ldr	r3, [pc, #196]	@ (80093c4 <__mdiff+0x120>)
 80092fe:	f240 2145 	movw	r1, #581	@ 0x245
 8009302:	e7e3      	b.n	80092cc <__mdiff+0x28>
 8009304:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009308:	6926      	ldr	r6, [r4, #16]
 800930a:	60c5      	str	r5, [r0, #12]
 800930c:	f109 0310 	add.w	r3, r9, #16
 8009310:	f109 0514 	add.w	r5, r9, #20
 8009314:	f104 0e14 	add.w	lr, r4, #20
 8009318:	f100 0b14 	add.w	fp, r0, #20
 800931c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009320:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009324:	9301      	str	r3, [sp, #4]
 8009326:	46d9      	mov	r9, fp
 8009328:	f04f 0c00 	mov.w	ip, #0
 800932c:	9b01      	ldr	r3, [sp, #4]
 800932e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009332:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009336:	9301      	str	r3, [sp, #4]
 8009338:	fa1f f38a 	uxth.w	r3, sl
 800933c:	4619      	mov	r1, r3
 800933e:	b283      	uxth	r3, r0
 8009340:	1acb      	subs	r3, r1, r3
 8009342:	0c00      	lsrs	r0, r0, #16
 8009344:	4463      	add	r3, ip
 8009346:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800934a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800934e:	b29b      	uxth	r3, r3
 8009350:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009354:	4576      	cmp	r6, lr
 8009356:	f849 3b04 	str.w	r3, [r9], #4
 800935a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800935e:	d8e5      	bhi.n	800932c <__mdiff+0x88>
 8009360:	1b33      	subs	r3, r6, r4
 8009362:	3b15      	subs	r3, #21
 8009364:	f023 0303 	bic.w	r3, r3, #3
 8009368:	3415      	adds	r4, #21
 800936a:	3304      	adds	r3, #4
 800936c:	42a6      	cmp	r6, r4
 800936e:	bf38      	it	cc
 8009370:	2304      	movcc	r3, #4
 8009372:	441d      	add	r5, r3
 8009374:	445b      	add	r3, fp
 8009376:	461e      	mov	r6, r3
 8009378:	462c      	mov	r4, r5
 800937a:	4544      	cmp	r4, r8
 800937c:	d30e      	bcc.n	800939c <__mdiff+0xf8>
 800937e:	f108 0103 	add.w	r1, r8, #3
 8009382:	1b49      	subs	r1, r1, r5
 8009384:	f021 0103 	bic.w	r1, r1, #3
 8009388:	3d03      	subs	r5, #3
 800938a:	45a8      	cmp	r8, r5
 800938c:	bf38      	it	cc
 800938e:	2100      	movcc	r1, #0
 8009390:	440b      	add	r3, r1
 8009392:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009396:	b191      	cbz	r1, 80093be <__mdiff+0x11a>
 8009398:	6117      	str	r7, [r2, #16]
 800939a:	e79d      	b.n	80092d8 <__mdiff+0x34>
 800939c:	f854 1b04 	ldr.w	r1, [r4], #4
 80093a0:	46e6      	mov	lr, ip
 80093a2:	0c08      	lsrs	r0, r1, #16
 80093a4:	fa1c fc81 	uxtah	ip, ip, r1
 80093a8:	4471      	add	r1, lr
 80093aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80093ae:	b289      	uxth	r1, r1
 80093b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80093b4:	f846 1b04 	str.w	r1, [r6], #4
 80093b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093bc:	e7dd      	b.n	800937a <__mdiff+0xd6>
 80093be:	3f01      	subs	r7, #1
 80093c0:	e7e7      	b.n	8009392 <__mdiff+0xee>
 80093c2:	bf00      	nop
 80093c4:	08009e2e 	.word	0x08009e2e
 80093c8:	08009e9f 	.word	0x08009e9f

080093cc <__ulp>:
 80093cc:	b082      	sub	sp, #8
 80093ce:	ed8d 0b00 	vstr	d0, [sp]
 80093d2:	9a01      	ldr	r2, [sp, #4]
 80093d4:	4b0f      	ldr	r3, [pc, #60]	@ (8009414 <__ulp+0x48>)
 80093d6:	4013      	ands	r3, r2
 80093d8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80093dc:	2b00      	cmp	r3, #0
 80093de:	dc08      	bgt.n	80093f2 <__ulp+0x26>
 80093e0:	425b      	negs	r3, r3
 80093e2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80093e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80093ea:	da04      	bge.n	80093f6 <__ulp+0x2a>
 80093ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80093f0:	4113      	asrs	r3, r2
 80093f2:	2200      	movs	r2, #0
 80093f4:	e008      	b.n	8009408 <__ulp+0x3c>
 80093f6:	f1a2 0314 	sub.w	r3, r2, #20
 80093fa:	2b1e      	cmp	r3, #30
 80093fc:	bfda      	itte	le
 80093fe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009402:	40da      	lsrle	r2, r3
 8009404:	2201      	movgt	r2, #1
 8009406:	2300      	movs	r3, #0
 8009408:	4619      	mov	r1, r3
 800940a:	4610      	mov	r0, r2
 800940c:	ec41 0b10 	vmov	d0, r0, r1
 8009410:	b002      	add	sp, #8
 8009412:	4770      	bx	lr
 8009414:	7ff00000 	.word	0x7ff00000

08009418 <__b2d>:
 8009418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800941c:	6906      	ldr	r6, [r0, #16]
 800941e:	f100 0814 	add.w	r8, r0, #20
 8009422:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009426:	1f37      	subs	r7, r6, #4
 8009428:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800942c:	4610      	mov	r0, r2
 800942e:	f7ff fd53 	bl	8008ed8 <__hi0bits>
 8009432:	f1c0 0320 	rsb	r3, r0, #32
 8009436:	280a      	cmp	r0, #10
 8009438:	600b      	str	r3, [r1, #0]
 800943a:	491b      	ldr	r1, [pc, #108]	@ (80094a8 <__b2d+0x90>)
 800943c:	dc15      	bgt.n	800946a <__b2d+0x52>
 800943e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009442:	fa22 f30c 	lsr.w	r3, r2, ip
 8009446:	45b8      	cmp	r8, r7
 8009448:	ea43 0501 	orr.w	r5, r3, r1
 800944c:	bf34      	ite	cc
 800944e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009452:	2300      	movcs	r3, #0
 8009454:	3015      	adds	r0, #21
 8009456:	fa02 f000 	lsl.w	r0, r2, r0
 800945a:	fa23 f30c 	lsr.w	r3, r3, ip
 800945e:	4303      	orrs	r3, r0
 8009460:	461c      	mov	r4, r3
 8009462:	ec45 4b10 	vmov	d0, r4, r5
 8009466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800946a:	45b8      	cmp	r8, r7
 800946c:	bf3a      	itte	cc
 800946e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009472:	f1a6 0708 	subcc.w	r7, r6, #8
 8009476:	2300      	movcs	r3, #0
 8009478:	380b      	subs	r0, #11
 800947a:	d012      	beq.n	80094a2 <__b2d+0x8a>
 800947c:	f1c0 0120 	rsb	r1, r0, #32
 8009480:	fa23 f401 	lsr.w	r4, r3, r1
 8009484:	4082      	lsls	r2, r0
 8009486:	4322      	orrs	r2, r4
 8009488:	4547      	cmp	r7, r8
 800948a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800948e:	bf8c      	ite	hi
 8009490:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009494:	2200      	movls	r2, #0
 8009496:	4083      	lsls	r3, r0
 8009498:	40ca      	lsrs	r2, r1
 800949a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800949e:	4313      	orrs	r3, r2
 80094a0:	e7de      	b.n	8009460 <__b2d+0x48>
 80094a2:	ea42 0501 	orr.w	r5, r2, r1
 80094a6:	e7db      	b.n	8009460 <__b2d+0x48>
 80094a8:	3ff00000 	.word	0x3ff00000

080094ac <__d2b>:
 80094ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094b0:	460f      	mov	r7, r1
 80094b2:	2101      	movs	r1, #1
 80094b4:	ec59 8b10 	vmov	r8, r9, d0
 80094b8:	4616      	mov	r6, r2
 80094ba:	f7ff fc1b 	bl	8008cf4 <_Balloc>
 80094be:	4604      	mov	r4, r0
 80094c0:	b930      	cbnz	r0, 80094d0 <__d2b+0x24>
 80094c2:	4602      	mov	r2, r0
 80094c4:	4b23      	ldr	r3, [pc, #140]	@ (8009554 <__d2b+0xa8>)
 80094c6:	4824      	ldr	r0, [pc, #144]	@ (8009558 <__d2b+0xac>)
 80094c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80094cc:	f000 fb48 	bl	8009b60 <__assert_func>
 80094d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094d8:	b10d      	cbz	r5, 80094de <__d2b+0x32>
 80094da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	f1b8 0300 	subs.w	r3, r8, #0
 80094e4:	d023      	beq.n	800952e <__d2b+0x82>
 80094e6:	4668      	mov	r0, sp
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	f7ff fd14 	bl	8008f16 <__lo0bits>
 80094ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094f2:	b1d0      	cbz	r0, 800952a <__d2b+0x7e>
 80094f4:	f1c0 0320 	rsb	r3, r0, #32
 80094f8:	fa02 f303 	lsl.w	r3, r2, r3
 80094fc:	430b      	orrs	r3, r1
 80094fe:	40c2      	lsrs	r2, r0
 8009500:	6163      	str	r3, [r4, #20]
 8009502:	9201      	str	r2, [sp, #4]
 8009504:	9b01      	ldr	r3, [sp, #4]
 8009506:	61a3      	str	r3, [r4, #24]
 8009508:	2b00      	cmp	r3, #0
 800950a:	bf0c      	ite	eq
 800950c:	2201      	moveq	r2, #1
 800950e:	2202      	movne	r2, #2
 8009510:	6122      	str	r2, [r4, #16]
 8009512:	b1a5      	cbz	r5, 800953e <__d2b+0x92>
 8009514:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009518:	4405      	add	r5, r0
 800951a:	603d      	str	r5, [r7, #0]
 800951c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009520:	6030      	str	r0, [r6, #0]
 8009522:	4620      	mov	r0, r4
 8009524:	b003      	add	sp, #12
 8009526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800952a:	6161      	str	r1, [r4, #20]
 800952c:	e7ea      	b.n	8009504 <__d2b+0x58>
 800952e:	a801      	add	r0, sp, #4
 8009530:	f7ff fcf1 	bl	8008f16 <__lo0bits>
 8009534:	9b01      	ldr	r3, [sp, #4]
 8009536:	6163      	str	r3, [r4, #20]
 8009538:	3020      	adds	r0, #32
 800953a:	2201      	movs	r2, #1
 800953c:	e7e8      	b.n	8009510 <__d2b+0x64>
 800953e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009542:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009546:	6038      	str	r0, [r7, #0]
 8009548:	6918      	ldr	r0, [r3, #16]
 800954a:	f7ff fcc5 	bl	8008ed8 <__hi0bits>
 800954e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009552:	e7e5      	b.n	8009520 <__d2b+0x74>
 8009554:	08009e2e 	.word	0x08009e2e
 8009558:	08009e9f 	.word	0x08009e9f

0800955c <__ratio>:
 800955c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	4688      	mov	r8, r1
 8009562:	4669      	mov	r1, sp
 8009564:	4681      	mov	r9, r0
 8009566:	f7ff ff57 	bl	8009418 <__b2d>
 800956a:	a901      	add	r1, sp, #4
 800956c:	4640      	mov	r0, r8
 800956e:	ec55 4b10 	vmov	r4, r5, d0
 8009572:	f7ff ff51 	bl	8009418 <__b2d>
 8009576:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800957a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800957e:	1ad2      	subs	r2, r2, r3
 8009580:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009584:	1a5b      	subs	r3, r3, r1
 8009586:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800958a:	ec57 6b10 	vmov	r6, r7, d0
 800958e:	2b00      	cmp	r3, #0
 8009590:	bfd6      	itet	le
 8009592:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009596:	462a      	movgt	r2, r5
 8009598:	463a      	movle	r2, r7
 800959a:	46ab      	mov	fp, r5
 800959c:	46a2      	mov	sl, r4
 800959e:	bfce      	itee	gt
 80095a0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80095a4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80095a8:	ee00 3a90 	vmovle	s1, r3
 80095ac:	ec4b ab17 	vmov	d7, sl, fp
 80095b0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80095b4:	b003      	add	sp, #12
 80095b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095ba <__copybits>:
 80095ba:	3901      	subs	r1, #1
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	1149      	asrs	r1, r1, #5
 80095c0:	6914      	ldr	r4, [r2, #16]
 80095c2:	3101      	adds	r1, #1
 80095c4:	f102 0314 	add.w	r3, r2, #20
 80095c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095d0:	1f05      	subs	r5, r0, #4
 80095d2:	42a3      	cmp	r3, r4
 80095d4:	d30c      	bcc.n	80095f0 <__copybits+0x36>
 80095d6:	1aa3      	subs	r3, r4, r2
 80095d8:	3b11      	subs	r3, #17
 80095da:	f023 0303 	bic.w	r3, r3, #3
 80095de:	3211      	adds	r2, #17
 80095e0:	42a2      	cmp	r2, r4
 80095e2:	bf88      	it	hi
 80095e4:	2300      	movhi	r3, #0
 80095e6:	4418      	add	r0, r3
 80095e8:	2300      	movs	r3, #0
 80095ea:	4288      	cmp	r0, r1
 80095ec:	d305      	bcc.n	80095fa <__copybits+0x40>
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80095f4:	f845 6f04 	str.w	r6, [r5, #4]!
 80095f8:	e7eb      	b.n	80095d2 <__copybits+0x18>
 80095fa:	f840 3b04 	str.w	r3, [r0], #4
 80095fe:	e7f4      	b.n	80095ea <__copybits+0x30>

08009600 <__any_on>:
 8009600:	f100 0214 	add.w	r2, r0, #20
 8009604:	6900      	ldr	r0, [r0, #16]
 8009606:	114b      	asrs	r3, r1, #5
 8009608:	4298      	cmp	r0, r3
 800960a:	b510      	push	{r4, lr}
 800960c:	db11      	blt.n	8009632 <__any_on+0x32>
 800960e:	dd0a      	ble.n	8009626 <__any_on+0x26>
 8009610:	f011 011f 	ands.w	r1, r1, #31
 8009614:	d007      	beq.n	8009626 <__any_on+0x26>
 8009616:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800961a:	fa24 f001 	lsr.w	r0, r4, r1
 800961e:	fa00 f101 	lsl.w	r1, r0, r1
 8009622:	428c      	cmp	r4, r1
 8009624:	d10b      	bne.n	800963e <__any_on+0x3e>
 8009626:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800962a:	4293      	cmp	r3, r2
 800962c:	d803      	bhi.n	8009636 <__any_on+0x36>
 800962e:	2000      	movs	r0, #0
 8009630:	bd10      	pop	{r4, pc}
 8009632:	4603      	mov	r3, r0
 8009634:	e7f7      	b.n	8009626 <__any_on+0x26>
 8009636:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800963a:	2900      	cmp	r1, #0
 800963c:	d0f5      	beq.n	800962a <__any_on+0x2a>
 800963e:	2001      	movs	r0, #1
 8009640:	e7f6      	b.n	8009630 <__any_on+0x30>

08009642 <__ascii_wctomb>:
 8009642:	4603      	mov	r3, r0
 8009644:	4608      	mov	r0, r1
 8009646:	b141      	cbz	r1, 800965a <__ascii_wctomb+0x18>
 8009648:	2aff      	cmp	r2, #255	@ 0xff
 800964a:	d904      	bls.n	8009656 <__ascii_wctomb+0x14>
 800964c:	228a      	movs	r2, #138	@ 0x8a
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	f04f 30ff 	mov.w	r0, #4294967295
 8009654:	4770      	bx	lr
 8009656:	700a      	strb	r2, [r1, #0]
 8009658:	2001      	movs	r0, #1
 800965a:	4770      	bx	lr

0800965c <__sfputc_r>:
 800965c:	6893      	ldr	r3, [r2, #8]
 800965e:	3b01      	subs	r3, #1
 8009660:	2b00      	cmp	r3, #0
 8009662:	b410      	push	{r4}
 8009664:	6093      	str	r3, [r2, #8]
 8009666:	da08      	bge.n	800967a <__sfputc_r+0x1e>
 8009668:	6994      	ldr	r4, [r2, #24]
 800966a:	42a3      	cmp	r3, r4
 800966c:	db01      	blt.n	8009672 <__sfputc_r+0x16>
 800966e:	290a      	cmp	r1, #10
 8009670:	d103      	bne.n	800967a <__sfputc_r+0x1e>
 8009672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009676:	f7fd bfce 	b.w	8007616 <__swbuf_r>
 800967a:	6813      	ldr	r3, [r2, #0]
 800967c:	1c58      	adds	r0, r3, #1
 800967e:	6010      	str	r0, [r2, #0]
 8009680:	7019      	strb	r1, [r3, #0]
 8009682:	4608      	mov	r0, r1
 8009684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009688:	4770      	bx	lr

0800968a <__sfputs_r>:
 800968a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968c:	4606      	mov	r6, r0
 800968e:	460f      	mov	r7, r1
 8009690:	4614      	mov	r4, r2
 8009692:	18d5      	adds	r5, r2, r3
 8009694:	42ac      	cmp	r4, r5
 8009696:	d101      	bne.n	800969c <__sfputs_r+0x12>
 8009698:	2000      	movs	r0, #0
 800969a:	e007      	b.n	80096ac <__sfputs_r+0x22>
 800969c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a0:	463a      	mov	r2, r7
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff ffda 	bl	800965c <__sfputc_r>
 80096a8:	1c43      	adds	r3, r0, #1
 80096aa:	d1f3      	bne.n	8009694 <__sfputs_r+0xa>
 80096ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096b0 <_vfiprintf_r>:
 80096b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b4:	460d      	mov	r5, r1
 80096b6:	b09d      	sub	sp, #116	@ 0x74
 80096b8:	4614      	mov	r4, r2
 80096ba:	4698      	mov	r8, r3
 80096bc:	4606      	mov	r6, r0
 80096be:	b118      	cbz	r0, 80096c8 <_vfiprintf_r+0x18>
 80096c0:	6a03      	ldr	r3, [r0, #32]
 80096c2:	b90b      	cbnz	r3, 80096c8 <_vfiprintf_r+0x18>
 80096c4:	f7fd febe 	bl	8007444 <__sinit>
 80096c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096ca:	07d9      	lsls	r1, r3, #31
 80096cc:	d405      	bmi.n	80096da <_vfiprintf_r+0x2a>
 80096ce:	89ab      	ldrh	r3, [r5, #12]
 80096d0:	059a      	lsls	r2, r3, #22
 80096d2:	d402      	bmi.n	80096da <_vfiprintf_r+0x2a>
 80096d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096d6:	f7fe f8c2 	bl	800785e <__retarget_lock_acquire_recursive>
 80096da:	89ab      	ldrh	r3, [r5, #12]
 80096dc:	071b      	lsls	r3, r3, #28
 80096de:	d501      	bpl.n	80096e4 <_vfiprintf_r+0x34>
 80096e0:	692b      	ldr	r3, [r5, #16]
 80096e2:	b99b      	cbnz	r3, 800970c <_vfiprintf_r+0x5c>
 80096e4:	4629      	mov	r1, r5
 80096e6:	4630      	mov	r0, r6
 80096e8:	f7fd ffd4 	bl	8007694 <__swsetup_r>
 80096ec:	b170      	cbz	r0, 800970c <_vfiprintf_r+0x5c>
 80096ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096f0:	07dc      	lsls	r4, r3, #31
 80096f2:	d504      	bpl.n	80096fe <_vfiprintf_r+0x4e>
 80096f4:	f04f 30ff 	mov.w	r0, #4294967295
 80096f8:	b01d      	add	sp, #116	@ 0x74
 80096fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096fe:	89ab      	ldrh	r3, [r5, #12]
 8009700:	0598      	lsls	r0, r3, #22
 8009702:	d4f7      	bmi.n	80096f4 <_vfiprintf_r+0x44>
 8009704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009706:	f7fe f8ab 	bl	8007860 <__retarget_lock_release_recursive>
 800970a:	e7f3      	b.n	80096f4 <_vfiprintf_r+0x44>
 800970c:	2300      	movs	r3, #0
 800970e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009710:	2320      	movs	r3, #32
 8009712:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009716:	f8cd 800c 	str.w	r8, [sp, #12]
 800971a:	2330      	movs	r3, #48	@ 0x30
 800971c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098cc <_vfiprintf_r+0x21c>
 8009720:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009724:	f04f 0901 	mov.w	r9, #1
 8009728:	4623      	mov	r3, r4
 800972a:	469a      	mov	sl, r3
 800972c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009730:	b10a      	cbz	r2, 8009736 <_vfiprintf_r+0x86>
 8009732:	2a25      	cmp	r2, #37	@ 0x25
 8009734:	d1f9      	bne.n	800972a <_vfiprintf_r+0x7a>
 8009736:	ebba 0b04 	subs.w	fp, sl, r4
 800973a:	d00b      	beq.n	8009754 <_vfiprintf_r+0xa4>
 800973c:	465b      	mov	r3, fp
 800973e:	4622      	mov	r2, r4
 8009740:	4629      	mov	r1, r5
 8009742:	4630      	mov	r0, r6
 8009744:	f7ff ffa1 	bl	800968a <__sfputs_r>
 8009748:	3001      	adds	r0, #1
 800974a:	f000 80a7 	beq.w	800989c <_vfiprintf_r+0x1ec>
 800974e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009750:	445a      	add	r2, fp
 8009752:	9209      	str	r2, [sp, #36]	@ 0x24
 8009754:	f89a 3000 	ldrb.w	r3, [sl]
 8009758:	2b00      	cmp	r3, #0
 800975a:	f000 809f 	beq.w	800989c <_vfiprintf_r+0x1ec>
 800975e:	2300      	movs	r3, #0
 8009760:	f04f 32ff 	mov.w	r2, #4294967295
 8009764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009768:	f10a 0a01 	add.w	sl, sl, #1
 800976c:	9304      	str	r3, [sp, #16]
 800976e:	9307      	str	r3, [sp, #28]
 8009770:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009774:	931a      	str	r3, [sp, #104]	@ 0x68
 8009776:	4654      	mov	r4, sl
 8009778:	2205      	movs	r2, #5
 800977a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800977e:	4853      	ldr	r0, [pc, #332]	@ (80098cc <_vfiprintf_r+0x21c>)
 8009780:	f7f6 fd5e 	bl	8000240 <memchr>
 8009784:	9a04      	ldr	r2, [sp, #16]
 8009786:	b9d8      	cbnz	r0, 80097c0 <_vfiprintf_r+0x110>
 8009788:	06d1      	lsls	r1, r2, #27
 800978a:	bf44      	itt	mi
 800978c:	2320      	movmi	r3, #32
 800978e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009792:	0713      	lsls	r3, r2, #28
 8009794:	bf44      	itt	mi
 8009796:	232b      	movmi	r3, #43	@ 0x2b
 8009798:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800979c:	f89a 3000 	ldrb.w	r3, [sl]
 80097a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80097a2:	d015      	beq.n	80097d0 <_vfiprintf_r+0x120>
 80097a4:	9a07      	ldr	r2, [sp, #28]
 80097a6:	4654      	mov	r4, sl
 80097a8:	2000      	movs	r0, #0
 80097aa:	f04f 0c0a 	mov.w	ip, #10
 80097ae:	4621      	mov	r1, r4
 80097b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097b4:	3b30      	subs	r3, #48	@ 0x30
 80097b6:	2b09      	cmp	r3, #9
 80097b8:	d94b      	bls.n	8009852 <_vfiprintf_r+0x1a2>
 80097ba:	b1b0      	cbz	r0, 80097ea <_vfiprintf_r+0x13a>
 80097bc:	9207      	str	r2, [sp, #28]
 80097be:	e014      	b.n	80097ea <_vfiprintf_r+0x13a>
 80097c0:	eba0 0308 	sub.w	r3, r0, r8
 80097c4:	fa09 f303 	lsl.w	r3, r9, r3
 80097c8:	4313      	orrs	r3, r2
 80097ca:	9304      	str	r3, [sp, #16]
 80097cc:	46a2      	mov	sl, r4
 80097ce:	e7d2      	b.n	8009776 <_vfiprintf_r+0xc6>
 80097d0:	9b03      	ldr	r3, [sp, #12]
 80097d2:	1d19      	adds	r1, r3, #4
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	9103      	str	r1, [sp, #12]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	bfbb      	ittet	lt
 80097dc:	425b      	neglt	r3, r3
 80097de:	f042 0202 	orrlt.w	r2, r2, #2
 80097e2:	9307      	strge	r3, [sp, #28]
 80097e4:	9307      	strlt	r3, [sp, #28]
 80097e6:	bfb8      	it	lt
 80097e8:	9204      	strlt	r2, [sp, #16]
 80097ea:	7823      	ldrb	r3, [r4, #0]
 80097ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80097ee:	d10a      	bne.n	8009806 <_vfiprintf_r+0x156>
 80097f0:	7863      	ldrb	r3, [r4, #1]
 80097f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80097f4:	d132      	bne.n	800985c <_vfiprintf_r+0x1ac>
 80097f6:	9b03      	ldr	r3, [sp, #12]
 80097f8:	1d1a      	adds	r2, r3, #4
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	9203      	str	r2, [sp, #12]
 80097fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009802:	3402      	adds	r4, #2
 8009804:	9305      	str	r3, [sp, #20]
 8009806:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098dc <_vfiprintf_r+0x22c>
 800980a:	7821      	ldrb	r1, [r4, #0]
 800980c:	2203      	movs	r2, #3
 800980e:	4650      	mov	r0, sl
 8009810:	f7f6 fd16 	bl	8000240 <memchr>
 8009814:	b138      	cbz	r0, 8009826 <_vfiprintf_r+0x176>
 8009816:	9b04      	ldr	r3, [sp, #16]
 8009818:	eba0 000a 	sub.w	r0, r0, sl
 800981c:	2240      	movs	r2, #64	@ 0x40
 800981e:	4082      	lsls	r2, r0
 8009820:	4313      	orrs	r3, r2
 8009822:	3401      	adds	r4, #1
 8009824:	9304      	str	r3, [sp, #16]
 8009826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800982a:	4829      	ldr	r0, [pc, #164]	@ (80098d0 <_vfiprintf_r+0x220>)
 800982c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009830:	2206      	movs	r2, #6
 8009832:	f7f6 fd05 	bl	8000240 <memchr>
 8009836:	2800      	cmp	r0, #0
 8009838:	d03f      	beq.n	80098ba <_vfiprintf_r+0x20a>
 800983a:	4b26      	ldr	r3, [pc, #152]	@ (80098d4 <_vfiprintf_r+0x224>)
 800983c:	bb1b      	cbnz	r3, 8009886 <_vfiprintf_r+0x1d6>
 800983e:	9b03      	ldr	r3, [sp, #12]
 8009840:	3307      	adds	r3, #7
 8009842:	f023 0307 	bic.w	r3, r3, #7
 8009846:	3308      	adds	r3, #8
 8009848:	9303      	str	r3, [sp, #12]
 800984a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800984c:	443b      	add	r3, r7
 800984e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009850:	e76a      	b.n	8009728 <_vfiprintf_r+0x78>
 8009852:	fb0c 3202 	mla	r2, ip, r2, r3
 8009856:	460c      	mov	r4, r1
 8009858:	2001      	movs	r0, #1
 800985a:	e7a8      	b.n	80097ae <_vfiprintf_r+0xfe>
 800985c:	2300      	movs	r3, #0
 800985e:	3401      	adds	r4, #1
 8009860:	9305      	str	r3, [sp, #20]
 8009862:	4619      	mov	r1, r3
 8009864:	f04f 0c0a 	mov.w	ip, #10
 8009868:	4620      	mov	r0, r4
 800986a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800986e:	3a30      	subs	r2, #48	@ 0x30
 8009870:	2a09      	cmp	r2, #9
 8009872:	d903      	bls.n	800987c <_vfiprintf_r+0x1cc>
 8009874:	2b00      	cmp	r3, #0
 8009876:	d0c6      	beq.n	8009806 <_vfiprintf_r+0x156>
 8009878:	9105      	str	r1, [sp, #20]
 800987a:	e7c4      	b.n	8009806 <_vfiprintf_r+0x156>
 800987c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009880:	4604      	mov	r4, r0
 8009882:	2301      	movs	r3, #1
 8009884:	e7f0      	b.n	8009868 <_vfiprintf_r+0x1b8>
 8009886:	ab03      	add	r3, sp, #12
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	462a      	mov	r2, r5
 800988c:	4b12      	ldr	r3, [pc, #72]	@ (80098d8 <_vfiprintf_r+0x228>)
 800988e:	a904      	add	r1, sp, #16
 8009890:	4630      	mov	r0, r6
 8009892:	f7fd f9a5 	bl	8006be0 <_printf_float>
 8009896:	4607      	mov	r7, r0
 8009898:	1c78      	adds	r0, r7, #1
 800989a:	d1d6      	bne.n	800984a <_vfiprintf_r+0x19a>
 800989c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800989e:	07d9      	lsls	r1, r3, #31
 80098a0:	d405      	bmi.n	80098ae <_vfiprintf_r+0x1fe>
 80098a2:	89ab      	ldrh	r3, [r5, #12]
 80098a4:	059a      	lsls	r2, r3, #22
 80098a6:	d402      	bmi.n	80098ae <_vfiprintf_r+0x1fe>
 80098a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098aa:	f7fd ffd9 	bl	8007860 <__retarget_lock_release_recursive>
 80098ae:	89ab      	ldrh	r3, [r5, #12]
 80098b0:	065b      	lsls	r3, r3, #25
 80098b2:	f53f af1f 	bmi.w	80096f4 <_vfiprintf_r+0x44>
 80098b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098b8:	e71e      	b.n	80096f8 <_vfiprintf_r+0x48>
 80098ba:	ab03      	add	r3, sp, #12
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	462a      	mov	r2, r5
 80098c0:	4b05      	ldr	r3, [pc, #20]	@ (80098d8 <_vfiprintf_r+0x228>)
 80098c2:	a904      	add	r1, sp, #16
 80098c4:	4630      	mov	r0, r6
 80098c6:	f7fd fc13 	bl	80070f0 <_printf_i>
 80098ca:	e7e4      	b.n	8009896 <_vfiprintf_r+0x1e6>
 80098cc:	08009ef8 	.word	0x08009ef8
 80098d0:	08009f02 	.word	0x08009f02
 80098d4:	08006be1 	.word	0x08006be1
 80098d8:	0800968b 	.word	0x0800968b
 80098dc:	08009efe 	.word	0x08009efe

080098e0 <__sflush_r>:
 80098e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098e8:	0716      	lsls	r6, r2, #28
 80098ea:	4605      	mov	r5, r0
 80098ec:	460c      	mov	r4, r1
 80098ee:	d454      	bmi.n	800999a <__sflush_r+0xba>
 80098f0:	684b      	ldr	r3, [r1, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	dc02      	bgt.n	80098fc <__sflush_r+0x1c>
 80098f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	dd48      	ble.n	800998e <__sflush_r+0xae>
 80098fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098fe:	2e00      	cmp	r6, #0
 8009900:	d045      	beq.n	800998e <__sflush_r+0xae>
 8009902:	2300      	movs	r3, #0
 8009904:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009908:	682f      	ldr	r7, [r5, #0]
 800990a:	6a21      	ldr	r1, [r4, #32]
 800990c:	602b      	str	r3, [r5, #0]
 800990e:	d030      	beq.n	8009972 <__sflush_r+0x92>
 8009910:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009912:	89a3      	ldrh	r3, [r4, #12]
 8009914:	0759      	lsls	r1, r3, #29
 8009916:	d505      	bpl.n	8009924 <__sflush_r+0x44>
 8009918:	6863      	ldr	r3, [r4, #4]
 800991a:	1ad2      	subs	r2, r2, r3
 800991c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800991e:	b10b      	cbz	r3, 8009924 <__sflush_r+0x44>
 8009920:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009922:	1ad2      	subs	r2, r2, r3
 8009924:	2300      	movs	r3, #0
 8009926:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009928:	6a21      	ldr	r1, [r4, #32]
 800992a:	4628      	mov	r0, r5
 800992c:	47b0      	blx	r6
 800992e:	1c43      	adds	r3, r0, #1
 8009930:	89a3      	ldrh	r3, [r4, #12]
 8009932:	d106      	bne.n	8009942 <__sflush_r+0x62>
 8009934:	6829      	ldr	r1, [r5, #0]
 8009936:	291d      	cmp	r1, #29
 8009938:	d82b      	bhi.n	8009992 <__sflush_r+0xb2>
 800993a:	4a2a      	ldr	r2, [pc, #168]	@ (80099e4 <__sflush_r+0x104>)
 800993c:	40ca      	lsrs	r2, r1
 800993e:	07d6      	lsls	r6, r2, #31
 8009940:	d527      	bpl.n	8009992 <__sflush_r+0xb2>
 8009942:	2200      	movs	r2, #0
 8009944:	6062      	str	r2, [r4, #4]
 8009946:	04d9      	lsls	r1, r3, #19
 8009948:	6922      	ldr	r2, [r4, #16]
 800994a:	6022      	str	r2, [r4, #0]
 800994c:	d504      	bpl.n	8009958 <__sflush_r+0x78>
 800994e:	1c42      	adds	r2, r0, #1
 8009950:	d101      	bne.n	8009956 <__sflush_r+0x76>
 8009952:	682b      	ldr	r3, [r5, #0]
 8009954:	b903      	cbnz	r3, 8009958 <__sflush_r+0x78>
 8009956:	6560      	str	r0, [r4, #84]	@ 0x54
 8009958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800995a:	602f      	str	r7, [r5, #0]
 800995c:	b1b9      	cbz	r1, 800998e <__sflush_r+0xae>
 800995e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009962:	4299      	cmp	r1, r3
 8009964:	d002      	beq.n	800996c <__sflush_r+0x8c>
 8009966:	4628      	mov	r0, r5
 8009968:	f7fe fd78 	bl	800845c <_free_r>
 800996c:	2300      	movs	r3, #0
 800996e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009970:	e00d      	b.n	800998e <__sflush_r+0xae>
 8009972:	2301      	movs	r3, #1
 8009974:	4628      	mov	r0, r5
 8009976:	47b0      	blx	r6
 8009978:	4602      	mov	r2, r0
 800997a:	1c50      	adds	r0, r2, #1
 800997c:	d1c9      	bne.n	8009912 <__sflush_r+0x32>
 800997e:	682b      	ldr	r3, [r5, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d0c6      	beq.n	8009912 <__sflush_r+0x32>
 8009984:	2b1d      	cmp	r3, #29
 8009986:	d001      	beq.n	800998c <__sflush_r+0xac>
 8009988:	2b16      	cmp	r3, #22
 800998a:	d11e      	bne.n	80099ca <__sflush_r+0xea>
 800998c:	602f      	str	r7, [r5, #0]
 800998e:	2000      	movs	r0, #0
 8009990:	e022      	b.n	80099d8 <__sflush_r+0xf8>
 8009992:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009996:	b21b      	sxth	r3, r3
 8009998:	e01b      	b.n	80099d2 <__sflush_r+0xf2>
 800999a:	690f      	ldr	r7, [r1, #16]
 800999c:	2f00      	cmp	r7, #0
 800999e:	d0f6      	beq.n	800998e <__sflush_r+0xae>
 80099a0:	0793      	lsls	r3, r2, #30
 80099a2:	680e      	ldr	r6, [r1, #0]
 80099a4:	bf08      	it	eq
 80099a6:	694b      	ldreq	r3, [r1, #20]
 80099a8:	600f      	str	r7, [r1, #0]
 80099aa:	bf18      	it	ne
 80099ac:	2300      	movne	r3, #0
 80099ae:	eba6 0807 	sub.w	r8, r6, r7
 80099b2:	608b      	str	r3, [r1, #8]
 80099b4:	f1b8 0f00 	cmp.w	r8, #0
 80099b8:	dde9      	ble.n	800998e <__sflush_r+0xae>
 80099ba:	6a21      	ldr	r1, [r4, #32]
 80099bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80099be:	4643      	mov	r3, r8
 80099c0:	463a      	mov	r2, r7
 80099c2:	4628      	mov	r0, r5
 80099c4:	47b0      	blx	r6
 80099c6:	2800      	cmp	r0, #0
 80099c8:	dc08      	bgt.n	80099dc <__sflush_r+0xfc>
 80099ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099d2:	81a3      	strh	r3, [r4, #12]
 80099d4:	f04f 30ff 	mov.w	r0, #4294967295
 80099d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099dc:	4407      	add	r7, r0
 80099de:	eba8 0800 	sub.w	r8, r8, r0
 80099e2:	e7e7      	b.n	80099b4 <__sflush_r+0xd4>
 80099e4:	20400001 	.word	0x20400001

080099e8 <_fflush_r>:
 80099e8:	b538      	push	{r3, r4, r5, lr}
 80099ea:	690b      	ldr	r3, [r1, #16]
 80099ec:	4605      	mov	r5, r0
 80099ee:	460c      	mov	r4, r1
 80099f0:	b913      	cbnz	r3, 80099f8 <_fflush_r+0x10>
 80099f2:	2500      	movs	r5, #0
 80099f4:	4628      	mov	r0, r5
 80099f6:	bd38      	pop	{r3, r4, r5, pc}
 80099f8:	b118      	cbz	r0, 8009a02 <_fflush_r+0x1a>
 80099fa:	6a03      	ldr	r3, [r0, #32]
 80099fc:	b90b      	cbnz	r3, 8009a02 <_fflush_r+0x1a>
 80099fe:	f7fd fd21 	bl	8007444 <__sinit>
 8009a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d0f3      	beq.n	80099f2 <_fflush_r+0xa>
 8009a0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a0c:	07d0      	lsls	r0, r2, #31
 8009a0e:	d404      	bmi.n	8009a1a <_fflush_r+0x32>
 8009a10:	0599      	lsls	r1, r3, #22
 8009a12:	d402      	bmi.n	8009a1a <_fflush_r+0x32>
 8009a14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a16:	f7fd ff22 	bl	800785e <__retarget_lock_acquire_recursive>
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	4621      	mov	r1, r4
 8009a1e:	f7ff ff5f 	bl	80098e0 <__sflush_r>
 8009a22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a24:	07da      	lsls	r2, r3, #31
 8009a26:	4605      	mov	r5, r0
 8009a28:	d4e4      	bmi.n	80099f4 <_fflush_r+0xc>
 8009a2a:	89a3      	ldrh	r3, [r4, #12]
 8009a2c:	059b      	lsls	r3, r3, #22
 8009a2e:	d4e1      	bmi.n	80099f4 <_fflush_r+0xc>
 8009a30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a32:	f7fd ff15 	bl	8007860 <__retarget_lock_release_recursive>
 8009a36:	e7dd      	b.n	80099f4 <_fflush_r+0xc>

08009a38 <__swhatbuf_r>:
 8009a38:	b570      	push	{r4, r5, r6, lr}
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a40:	2900      	cmp	r1, #0
 8009a42:	b096      	sub	sp, #88	@ 0x58
 8009a44:	4615      	mov	r5, r2
 8009a46:	461e      	mov	r6, r3
 8009a48:	da0d      	bge.n	8009a66 <__swhatbuf_r+0x2e>
 8009a4a:	89a3      	ldrh	r3, [r4, #12]
 8009a4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a50:	f04f 0100 	mov.w	r1, #0
 8009a54:	bf14      	ite	ne
 8009a56:	2340      	movne	r3, #64	@ 0x40
 8009a58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	6031      	str	r1, [r6, #0]
 8009a60:	602b      	str	r3, [r5, #0]
 8009a62:	b016      	add	sp, #88	@ 0x58
 8009a64:	bd70      	pop	{r4, r5, r6, pc}
 8009a66:	466a      	mov	r2, sp
 8009a68:	f000 f848 	bl	8009afc <_fstat_r>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	dbec      	blt.n	8009a4a <__swhatbuf_r+0x12>
 8009a70:	9901      	ldr	r1, [sp, #4]
 8009a72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a7a:	4259      	negs	r1, r3
 8009a7c:	4159      	adcs	r1, r3
 8009a7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a82:	e7eb      	b.n	8009a5c <__swhatbuf_r+0x24>

08009a84 <__smakebuf_r>:
 8009a84:	898b      	ldrh	r3, [r1, #12]
 8009a86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a88:	079d      	lsls	r5, r3, #30
 8009a8a:	4606      	mov	r6, r0
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	d507      	bpl.n	8009aa0 <__smakebuf_r+0x1c>
 8009a90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	6123      	str	r3, [r4, #16]
 8009a98:	2301      	movs	r3, #1
 8009a9a:	6163      	str	r3, [r4, #20]
 8009a9c:	b003      	add	sp, #12
 8009a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aa0:	ab01      	add	r3, sp, #4
 8009aa2:	466a      	mov	r2, sp
 8009aa4:	f7ff ffc8 	bl	8009a38 <__swhatbuf_r>
 8009aa8:	9f00      	ldr	r7, [sp, #0]
 8009aaa:	4605      	mov	r5, r0
 8009aac:	4639      	mov	r1, r7
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f7ff f882 	bl	8008bb8 <_malloc_r>
 8009ab4:	b948      	cbnz	r0, 8009aca <__smakebuf_r+0x46>
 8009ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aba:	059a      	lsls	r2, r3, #22
 8009abc:	d4ee      	bmi.n	8009a9c <__smakebuf_r+0x18>
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	f043 0302 	orr.w	r3, r3, #2
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	e7e2      	b.n	8009a90 <__smakebuf_r+0xc>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	6020      	str	r0, [r4, #0]
 8009ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ad2:	81a3      	strh	r3, [r4, #12]
 8009ad4:	9b01      	ldr	r3, [sp, #4]
 8009ad6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ada:	b15b      	cbz	r3, 8009af4 <__smakebuf_r+0x70>
 8009adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f000 f81d 	bl	8009b20 <_isatty_r>
 8009ae6:	b128      	cbz	r0, 8009af4 <__smakebuf_r+0x70>
 8009ae8:	89a3      	ldrh	r3, [r4, #12]
 8009aea:	f023 0303 	bic.w	r3, r3, #3
 8009aee:	f043 0301 	orr.w	r3, r3, #1
 8009af2:	81a3      	strh	r3, [r4, #12]
 8009af4:	89a3      	ldrh	r3, [r4, #12]
 8009af6:	431d      	orrs	r5, r3
 8009af8:	81a5      	strh	r5, [r4, #12]
 8009afa:	e7cf      	b.n	8009a9c <__smakebuf_r+0x18>

08009afc <_fstat_r>:
 8009afc:	b538      	push	{r3, r4, r5, lr}
 8009afe:	4d07      	ldr	r5, [pc, #28]	@ (8009b1c <_fstat_r+0x20>)
 8009b00:	2300      	movs	r3, #0
 8009b02:	4604      	mov	r4, r0
 8009b04:	4608      	mov	r0, r1
 8009b06:	4611      	mov	r1, r2
 8009b08:	602b      	str	r3, [r5, #0]
 8009b0a:	f7f7 fd44 	bl	8001596 <_fstat>
 8009b0e:	1c43      	adds	r3, r0, #1
 8009b10:	d102      	bne.n	8009b18 <_fstat_r+0x1c>
 8009b12:	682b      	ldr	r3, [r5, #0]
 8009b14:	b103      	cbz	r3, 8009b18 <_fstat_r+0x1c>
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	bd38      	pop	{r3, r4, r5, pc}
 8009b1a:	bf00      	nop
 8009b1c:	2000056c 	.word	0x2000056c

08009b20 <_isatty_r>:
 8009b20:	b538      	push	{r3, r4, r5, lr}
 8009b22:	4d06      	ldr	r5, [pc, #24]	@ (8009b3c <_isatty_r+0x1c>)
 8009b24:	2300      	movs	r3, #0
 8009b26:	4604      	mov	r4, r0
 8009b28:	4608      	mov	r0, r1
 8009b2a:	602b      	str	r3, [r5, #0]
 8009b2c:	f7f7 fd43 	bl	80015b6 <_isatty>
 8009b30:	1c43      	adds	r3, r0, #1
 8009b32:	d102      	bne.n	8009b3a <_isatty_r+0x1a>
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	b103      	cbz	r3, 8009b3a <_isatty_r+0x1a>
 8009b38:	6023      	str	r3, [r4, #0]
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}
 8009b3c:	2000056c 	.word	0x2000056c

08009b40 <_sbrk_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	4d06      	ldr	r5, [pc, #24]	@ (8009b5c <_sbrk_r+0x1c>)
 8009b44:	2300      	movs	r3, #0
 8009b46:	4604      	mov	r4, r0
 8009b48:	4608      	mov	r0, r1
 8009b4a:	602b      	str	r3, [r5, #0]
 8009b4c:	f7f7 fd4c 	bl	80015e8 <_sbrk>
 8009b50:	1c43      	adds	r3, r0, #1
 8009b52:	d102      	bne.n	8009b5a <_sbrk_r+0x1a>
 8009b54:	682b      	ldr	r3, [r5, #0]
 8009b56:	b103      	cbz	r3, 8009b5a <_sbrk_r+0x1a>
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	2000056c 	.word	0x2000056c

08009b60 <__assert_func>:
 8009b60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b62:	4614      	mov	r4, r2
 8009b64:	461a      	mov	r2, r3
 8009b66:	4b09      	ldr	r3, [pc, #36]	@ (8009b8c <__assert_func+0x2c>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	68d8      	ldr	r0, [r3, #12]
 8009b6e:	b14c      	cbz	r4, 8009b84 <__assert_func+0x24>
 8009b70:	4b07      	ldr	r3, [pc, #28]	@ (8009b90 <__assert_func+0x30>)
 8009b72:	9100      	str	r1, [sp, #0]
 8009b74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b78:	4906      	ldr	r1, [pc, #24]	@ (8009b94 <__assert_func+0x34>)
 8009b7a:	462b      	mov	r3, r5
 8009b7c:	f000 f822 	bl	8009bc4 <fiprintf>
 8009b80:	f000 f832 	bl	8009be8 <abort>
 8009b84:	4b04      	ldr	r3, [pc, #16]	@ (8009b98 <__assert_func+0x38>)
 8009b86:	461c      	mov	r4, r3
 8009b88:	e7f3      	b.n	8009b72 <__assert_func+0x12>
 8009b8a:	bf00      	nop
 8009b8c:	200001a4 	.word	0x200001a4
 8009b90:	08009f09 	.word	0x08009f09
 8009b94:	08009f16 	.word	0x08009f16
 8009b98:	08009f44 	.word	0x08009f44

08009b9c <_calloc_r>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	fba1 5402 	umull	r5, r4, r1, r2
 8009ba2:	b934      	cbnz	r4, 8009bb2 <_calloc_r+0x16>
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	f7ff f807 	bl	8008bb8 <_malloc_r>
 8009baa:	4606      	mov	r6, r0
 8009bac:	b928      	cbnz	r0, 8009bba <_calloc_r+0x1e>
 8009bae:	4630      	mov	r0, r6
 8009bb0:	bd70      	pop	{r4, r5, r6, pc}
 8009bb2:	220c      	movs	r2, #12
 8009bb4:	6002      	str	r2, [r0, #0]
 8009bb6:	2600      	movs	r6, #0
 8009bb8:	e7f9      	b.n	8009bae <_calloc_r+0x12>
 8009bba:	462a      	mov	r2, r5
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	f7fd fdbf 	bl	8007740 <memset>
 8009bc2:	e7f4      	b.n	8009bae <_calloc_r+0x12>

08009bc4 <fiprintf>:
 8009bc4:	b40e      	push	{r1, r2, r3}
 8009bc6:	b503      	push	{r0, r1, lr}
 8009bc8:	4601      	mov	r1, r0
 8009bca:	ab03      	add	r3, sp, #12
 8009bcc:	4805      	ldr	r0, [pc, #20]	@ (8009be4 <fiprintf+0x20>)
 8009bce:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bd2:	6800      	ldr	r0, [r0, #0]
 8009bd4:	9301      	str	r3, [sp, #4]
 8009bd6:	f7ff fd6b 	bl	80096b0 <_vfiprintf_r>
 8009bda:	b002      	add	sp, #8
 8009bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009be0:	b003      	add	sp, #12
 8009be2:	4770      	bx	lr
 8009be4:	200001a4 	.word	0x200001a4

08009be8 <abort>:
 8009be8:	b508      	push	{r3, lr}
 8009bea:	2006      	movs	r0, #6
 8009bec:	f000 f82c 	bl	8009c48 <raise>
 8009bf0:	2001      	movs	r0, #1
 8009bf2:	f7f7 fcb9 	bl	8001568 <_exit>

08009bf6 <_raise_r>:
 8009bf6:	291f      	cmp	r1, #31
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	4605      	mov	r5, r0
 8009bfc:	460c      	mov	r4, r1
 8009bfe:	d904      	bls.n	8009c0a <_raise_r+0x14>
 8009c00:	2316      	movs	r3, #22
 8009c02:	6003      	str	r3, [r0, #0]
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295
 8009c08:	bd38      	pop	{r3, r4, r5, pc}
 8009c0a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c0c:	b112      	cbz	r2, 8009c14 <_raise_r+0x1e>
 8009c0e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c12:	b94b      	cbnz	r3, 8009c28 <_raise_r+0x32>
 8009c14:	4628      	mov	r0, r5
 8009c16:	f000 f831 	bl	8009c7c <_getpid_r>
 8009c1a:	4622      	mov	r2, r4
 8009c1c:	4601      	mov	r1, r0
 8009c1e:	4628      	mov	r0, r5
 8009c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c24:	f000 b818 	b.w	8009c58 <_kill_r>
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d00a      	beq.n	8009c42 <_raise_r+0x4c>
 8009c2c:	1c59      	adds	r1, r3, #1
 8009c2e:	d103      	bne.n	8009c38 <_raise_r+0x42>
 8009c30:	2316      	movs	r3, #22
 8009c32:	6003      	str	r3, [r0, #0]
 8009c34:	2001      	movs	r0, #1
 8009c36:	e7e7      	b.n	8009c08 <_raise_r+0x12>
 8009c38:	2100      	movs	r1, #0
 8009c3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c3e:	4620      	mov	r0, r4
 8009c40:	4798      	blx	r3
 8009c42:	2000      	movs	r0, #0
 8009c44:	e7e0      	b.n	8009c08 <_raise_r+0x12>
	...

08009c48 <raise>:
 8009c48:	4b02      	ldr	r3, [pc, #8]	@ (8009c54 <raise+0xc>)
 8009c4a:	4601      	mov	r1, r0
 8009c4c:	6818      	ldr	r0, [r3, #0]
 8009c4e:	f7ff bfd2 	b.w	8009bf6 <_raise_r>
 8009c52:	bf00      	nop
 8009c54:	200001a4 	.word	0x200001a4

08009c58 <_kill_r>:
 8009c58:	b538      	push	{r3, r4, r5, lr}
 8009c5a:	4d07      	ldr	r5, [pc, #28]	@ (8009c78 <_kill_r+0x20>)
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	4604      	mov	r4, r0
 8009c60:	4608      	mov	r0, r1
 8009c62:	4611      	mov	r1, r2
 8009c64:	602b      	str	r3, [r5, #0]
 8009c66:	f7f7 fc6f 	bl	8001548 <_kill>
 8009c6a:	1c43      	adds	r3, r0, #1
 8009c6c:	d102      	bne.n	8009c74 <_kill_r+0x1c>
 8009c6e:	682b      	ldr	r3, [r5, #0]
 8009c70:	b103      	cbz	r3, 8009c74 <_kill_r+0x1c>
 8009c72:	6023      	str	r3, [r4, #0]
 8009c74:	bd38      	pop	{r3, r4, r5, pc}
 8009c76:	bf00      	nop
 8009c78:	2000056c 	.word	0x2000056c

08009c7c <_getpid_r>:
 8009c7c:	f7f7 bc5c 	b.w	8001538 <_getpid>

08009c80 <_init>:
 8009c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c82:	bf00      	nop
 8009c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c86:	bc08      	pop	{r3}
 8009c88:	469e      	mov	lr, r3
 8009c8a:	4770      	bx	lr

08009c8c <_fini>:
 8009c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8e:	bf00      	nop
 8009c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c92:	bc08      	pop	{r3}
 8009c94:	469e      	mov	lr, r3
 8009c96:	4770      	bx	lr
