# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_sec_gen.srcs/sources_1/new/test_sec_gen.v" \
"../../../../test_sec_gen.srcs/sources_1/new/watch_top.v" \
"../../../../test_sec_gen.srcs/sim_1/new/tset_sec_gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
