

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 21:45:16 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ test                            |     -|  0.00|      228|  2.280e+03|         -|      229|     -|        no|  8 (~0%)|   64 (2%)|   8660 (1%)|  10986 (4%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|         -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|         -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|         -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|         -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_36_1  |     -|  0.00|      155|  1.550e+03|         -|      155|     -|        no|        -|  16 (~0%)|  4274 (~0%)|   6125 (2%)|    -|
    |  o VITIS_LOOP_36_1               |    II|  7.30|      153|  1.530e+03|        26|       16|     9|       yes|        -|         -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_60_5  |     -|  1.35|        5|     50.000|         -|        5|     -|        no|        -|   48 (1%)|   519 (~0%)|   865 (~0%)|    -|
    |  o VITIS_LOOP_60_5               |     -|  7.30|        3|     30.000|         2|        1|     3|       yes|        -|         -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|         -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|     90.000|         2|        1|     9|       yes|        -|         -|           -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d2.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d2.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d2.cpp:82:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ    | d2.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ    | d2.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ    | d2.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ    | d2.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:50:52    | read      | Fail         |        | VITIS_LOOP_36_1 | d2.cpp:36:20  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_mem    | arg1     | d2.cpp:50:36    | read      | Fail         |        | VITIS_LOOP_36_1 | d2.cpp:36:20  | 214-230    | Stride is incompatible                                                                                |
| m_axi_mem    | arg2     | d2.cpp:52:54    | read      | Fail         |        | VITIS_LOOP_36_1 | d2.cpp:36:20  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_mem    | arg2     | d2.cpp:52:54    | read      | Fail         |        |                 |               | 214-231    | Access is clobbered by load                                                                           |
| m_axi_mem    | out1     | d2.cpp:84:11    | write     | Widen Fail   |        | ARRAY_WRITE     | d2.cpp:82:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:84:11    | write     | Inferred     | 9      | ARRAY_WRITE     | d2.cpp:82:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + test                           | 64  |        |             |     |        |         |
|   empty_36_fu_404_p2             | -   |        | empty_36    | add | fabric | 0       |
|   add_ln70_fu_534_p2             | -   |        | add_ln70    | add | fabric | 0       |
|   add_ln70_1_fu_554_p2           | -   |        | add_ln70_1  | add | fabric | 0       |
|   add_ln70_2_fu_635_p2           | -   |        | add_ln70_2  | add | fabric | 0       |
|   add_ln70_3_fu_655_p2           | -   |        | add_ln70_3  | add | fabric | 0       |
|   add_ln70_4_fu_675_p2           | -   |        | add_ln70_4  | add | fabric | 0       |
|   add_ln70_5_fu_695_p2           | -   |        | add_ln70_5  | add | fabric | 0       |
|   add_ln70_6_fu_809_p2           | -   |        | add_ln70_6  | add | fabric | 0       |
|   add_ln70_7_fu_829_p2           | -   |        | add_ln70_7  | add | fabric | 0       |
|   out1_w_fu_845_p2               | -   |        | out1_w      | add | fabric | 0       |
|   add_ln71_fu_868_p2             | -   |        | add_ln71    | add | fabric | 0       |
|   add_ln71_1_fu_584_p2           | -   |        | add_ln71_1  | add | fabric | 0       |
|   out1_w_1_fu_892_p2             | -   |        | out1_w_1    | add | fabric | 0       |
|   add_ln72_fu_901_p2             | -   |        | add_ln72    | add | fabric | 0       |
|   add_ln72_1_fu_604_p2           | -   |        | add_ln72_1  | add | fabric | 0       |
|   out1_w_2_fu_928_p2             | -   |        | out1_w_2    | add | fabric | 0       |
|   out1_w_3_fu_715_p2             | -   |        | out1_w_3    | add | fabric | 0       |
|   out1_w_4_fu_734_p2             | -   |        | out1_w_4    | add | fabric | 0       |
|   out1_w_5_fu_754_p2             | -   |        | out1_w_5    | add | fabric | 0       |
|   out1_w_6_fu_774_p2             | -   |        | out1_w_6    | add | fabric | 0       |
|   out1_w_7_fu_939_p2             | -   |        | out1_w_7    | add | fabric | 0       |
|   out1_w_8_fu_959_p2             | -   |        | out1_w_8    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |             |     |        |         |
|    add_ln22_fu_218_p2            | -   |        | add_ln22    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |             |     |        |         |
|    add_ln29_fu_218_p2            | -   |        | add_ln29    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_36_1 | 16  |        |             |     |        |         |
|    sub_ln53_fu_555_p2            | -   |        | sub_ln53    | sub | fabric | 0       |
|    empty_fu_528_p2               | -   |        | empty       | add | fabric | 0       |
|    add_ln52_fu_582_p2            | -   |        | add_ln52    | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_1  | mul | auto   | 0       |
|    k_s_fu_646_p2                 | -   |        | k_s         | sub | fabric | 0       |
|    add_ln50_fu_621_p2            | -   |        | add_ln50    | add | fabric | 0       |
|    k_1_fu_704_p2                 | -   |        | k_1         | sub | fabric | 0       |
|    add_ln52_3_fu_673_p2          | -   |        | add_ln52_3  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_2  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_3  | mul | auto   | 0       |
|    k_1_29_fu_756_p2              | -   |        | k_1_29      | sub | fabric | 0       |
|    add_ln50_1_fu_732_p2          | -   |        | add_ln50_1  | add | fabric | 0       |
|    k_2_fu_807_p2                 | -   |        | k_2         | sub | fabric | 0       |
|    add_ln52_6_fu_783_p2          | -   |        | add_ln52_6  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_4  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_5  | mul | auto   | 0       |
|    k_2_30_fu_858_p2              | -   |        | k_2_30      | sub | fabric | 0       |
|    add_ln50_2_fu_834_p2          | -   |        | add_ln50_2  | add | fabric | 0       |
|    k_3_fu_909_p2                 | -   |        | k_3         | sub | fabric | 0       |
|    add_ln52_9_fu_885_p2          | -   |        | add_ln52_9  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_6  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_7  | mul | auto   | 0       |
|    k_3_31_fu_960_p2              | -   |        | k_3_31      | sub | fabric | 0       |
|    add_ln50_3_fu_936_p2          | -   |        | add_ln50_3  | add | fabric | 0       |
|    k_4_fu_1029_p2                | -   |        | k_4         | sub | fabric | 0       |
|    add_ln52_12_fu_987_p2         | -   |        | add_ln52_12 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_8  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_9  | mul | auto   | 0       |
|    k_4_32_fu_1112_p2             | -   |        | k_4_32      | sub | fabric | 0       |
|    add_ln50_4_fu_1056_p2         | -   |        | add_ln50_4  | add | fabric | 0       |
|    k_5_fu_1191_p2                | -   |        | k_5         | sub | fabric | 0       |
|    add_ln52_15_fu_1139_p2        | -   |        | add_ln52_15 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_10 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_11 | mul | auto   | 0       |
|    k_5_33_fu_1312_p2             | -   |        | k_5_33      | sub | fabric | 0       |
|    add_ln50_5_fu_1223_p2         | -   |        | add_ln50_5  | add | fabric | 0       |
|    k_6_fu_1385_p2                | -   |        | k_6         | sub | fabric | 0       |
|    add_ln52_18_fu_1339_p2        | -   |        | add_ln52_18 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_12 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_13 | mul | auto   | 0       |
|    k_6_34_fu_1461_p2             | -   |        | k_6_34      | sub | fabric | 0       |
|    add_ln50_6_fu_1412_p2         | -   |        | add_ln50_6  | add | fabric | 0       |
|    add_ln52_21_fu_1488_p2        | -   |        | add_ln52_21 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_14 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln52_15 | mul | auto   | 0       |
|    add_ln36_fu_544_p2            | -   |        | add_ln36    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_60_5 | 48  |        |             |     |        |         |
|    tmp_fu_244_p10                | -   |        | sub_ln66    | sub | fabric | 0       |
|    tmp_4_fu_352_p8               | -   |        | sub_ln66_1  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U37     | 16  |        | mul_ln66    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U39     | 16  |        | mul_ln66_1  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U38     | 16  |        | mul_ln66_2  | mul | auto   | 0       |
|    add_ln66_fu_424_p2            | -   |        | add_ln66    | add | fabric | 0       |
|    add_ln60_fu_402_p2            | -   |        | add_ln60    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |             |     |        |         |
|    add_ln82_fu_204_p2            | -   |        | add_ln82    | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d2.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d2.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d2.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d2.cpp:18 in test, arr    |
| pipeline        | II = 1                                          | d2.cpp:38 in test         |
| unroll          |                                                 | d2.cpp:41 in test         |
| pipeline        | II = 1                                          | d2.cpp:46 in test         |
| unroll          |                                                 | d2.cpp:49 in test         |
| pipeline        | II = 1                                          | d2.cpp:62 in test         |
| unroll          |                                                 | d2.cpp:65 in test         |
+-----------------+-------------------------------------------------+---------------------------+


