{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680974219240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680974219246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 19:16:59 2023 " "Processing started: Sat Apr  8 19:16:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680974219246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974219246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974219246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680974219425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229554 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench-behavior " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_testbench-behavior" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229555 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_testbench" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/input_output_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/input_output_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_output_generator-behavior " "Found design unit 1: input_output_generator-behavior" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/input_output_generator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229556 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_output_generator " "Found entity 1: input_output_generator" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/input_output_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/clk_rst_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229556 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/clk_rst_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ssram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ssram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram8-behavior " "Found design unit 1: ssram8-behavior" {  } { { "src/ssram8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/ssram8.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram8 " "Found entity 1: ssram8" {  } { { "src/ssram8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/ssram8.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229558 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229558 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AvalonMM_hyperRamS27KL0641_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AvalonMM_hyperRamS27KL0641_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface-rtl " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface-rtl" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229559 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-behavioural " "Found design unit 1: master-behavioural" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229560 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myAltPll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myAltPll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229561 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680974229611 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-master.vhd(30) " "VHDL Signal Declaration warning at fpga-master.vhd(30): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680974229613 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock fpga-master.vhd(43) " "Verilog HDL or VHDL warning at fpga-master.vhd(43): object \"pllLock\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680974229613 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsasBusIn fpga-master.vhd(45) " "Verilog HDL or VHDL warning at fpga-master.vhd(45): object \"lsasBusIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680974229614 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hBusDIn fpga-master.vhd(49) " "Verilog HDL or VHDL warning at fpga-master.vhd(49): object \"hBusDIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680974229614 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcuSpiDIn fpga-master.vhd(53) " "Verilog HDL or VHDL warning at fpga-master.vhd(53): object \"mcuSpiDIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680974229614 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "fpga-master.vhd" "myAltPll_inst" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680974229643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680974229733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680974229745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680974229745 ""}  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680974229745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myAltPll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myAltPll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/db/myAltPll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974229788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974229788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680974229789 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680974230351 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680974230351 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[0\]~synth " "Node \"lsasBus\[0\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[1\]~synth " "Node \"lsasBus\[1\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[2\]~synth " "Node \"lsasBus\[2\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[3\]~synth " "Node \"lsasBus\[3\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[4\]~synth " "Node \"lsasBus\[4\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[5\]~synth " "Node \"lsasBus\[5\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[6\]~synth " "Node \"lsasBus\[6\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[7\]~synth " "Node \"lsasBus\[7\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[8\]~synth " "Node \"lsasBus\[8\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[9\]~synth " "Node \"lsasBus\[9\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[10\]~synth " "Node \"lsasBus\[10\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[11\]~synth " "Node \"lsasBus\[11\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[12\]~synth " "Node \"lsasBus\[12\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[13\]~synth " "Node \"lsasBus\[13\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[14\]~synth " "Node \"lsasBus\[14\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[15\]~synth " "Node \"lsasBus\[15\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[16\]~synth " "Node \"lsasBus\[16\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[17\]~synth " "Node \"lsasBus\[17\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[18\]~synth " "Node \"lsasBus\[18\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[19\]~synth " "Node \"lsasBus\[19\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[20\]~synth " "Node \"lsasBus\[20\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[21\]~synth " "Node \"lsasBus\[21\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[22\]~synth " "Node \"lsasBus\[22\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[23\]~synth " "Node \"lsasBus\[23\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[24\]~synth " "Node \"lsasBus\[24\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[25\]~synth " "Node \"lsasBus\[25\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[26\]~synth " "Node \"lsasBus\[26\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[27\]~synth " "Node \"lsasBus\[27\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[28\]~synth " "Node \"lsasBus\[28\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[29\]~synth " "Node \"lsasBus\[29\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[30\]~synth " "Node \"lsasBus\[30\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[31\]~synth " "Node \"lsasBus\[31\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974230366 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1680974230366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680974230367 "|master|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680974230367 "|master|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680974230367 "|master|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680974230367 "|master|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680974230367 "|master|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680974230367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680974230478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680974231050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680974231050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974231144 "|master|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCk " "No output dependent on input pin \"mcuSpiCk\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974231144 "|master|mcuSpiCk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCs " "No output dependent on input pin \"mcuSpiCs\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974231144 "|master|mcuSpiCs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974231144 "|master|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680974231144 "|master|mcuI2cScl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680974231144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680974231145 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680974231145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680974231145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680974231145 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1680974231145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680974231145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680974231158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 19:17:11 2023 " "Processing ended: Sat Apr  8 19:17:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680974231158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680974231158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680974231158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974231158 ""}
