{"vcs1":{"timestamp_begin":1731440197.974340146, "rt":1.69, "ut":0.57, "st":0.23}}
{"vcselab":{"timestamp_begin":1731440199.759044826, "rt":1.36, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1731440201.190693981, "rt":0.35, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731440197.405670562}
{"VCS_COMP_START_TIME": 1731440197.405670562}
{"VCS_COMP_END_TIME": 1731440202.992470615}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331548}}
{"stitch_vcselab": {"peak_mem": 231548}}
