library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all ;
use ieee.std_logic_arith.all ;

entity counter is
	--GENERIC(n :INTEGER := 3);
    port (
          clk		: in  std_logic;
			 rst		: in  std_logic;
          output	: out std_logic_vector(3 downto 0)
         );
end entity counter;

architecture Counter_imp of Counter is
    
	 signal count	: std_logic_vector(3 downto 0);

begin 
	p1:process (clk) is
	begin
		if(rst='1') then
			count<= (others=>'0');
		elsif (clk'event and clk='1') then
			if (count = "0000") then
				count<= (others=>'0');
			else 
				count <= count + '1';
			end if;
		end if;
    end process ;
	 
	 output <= count;
end architecture Counter_imp;
