<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3980" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3980{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3980{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3980{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3980{left:147px;bottom:1088px;}
#t5_3980{left:178px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t6_3980{left:177px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t7_3980{left:177px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t8_3980{left:177px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t9_3980{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ta_3980{left:121px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tb_3980{left:121px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3980{left:95px;bottom:955px;}
#td_3980{left:121px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3980{left:121px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3980{left:121px;bottom:911px;}
#tg_3980{left:147px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#th_3980{left:146px;bottom:897px;letter-spacing:-0.17px;}
#ti_3980{left:121px;bottom:870px;}
#tj_3980{left:147px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_3980{left:95px;bottom:848px;}
#tl_3980{left:121px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3980{left:121px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tn_3980{left:69px;bottom:805px;}
#to_3980{left:95px;bottom:808px;letter-spacing:-0.17px;}
#tp_3980{left:155px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3980{left:95px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tr_3980{left:95px;bottom:767px;}
#ts_3980{left:121px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tt_3980{left:95px;bottom:742px;}
#tu_3980{left:121px;bottom:742px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tv_3980{left:69px;bottom:716px;}
#tw_3980{left:95px;bottom:719px;letter-spacing:-0.17px;}
#tx_3980{left:155px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ty_3980{left:95px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tz_3980{left:95px;bottom:678px;}
#t10_3980{left:121px;bottom:678px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t11_3980{left:95px;bottom:654px;}
#t12_3980{left:121px;bottom:654px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t13_3980{left:121px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3980{left:121px;bottom:611px;}
#t15_3980{left:147px;bottom:613px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#t16_3980{left:146px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3980{left:121px;bottom:569px;}
#t18_3980{left:147px;bottom:571px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_3980{left:146px;bottom:554px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_3980{left:146px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3980{left:95px;bottom:513px;}
#t1c_3980{left:121px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1d_3980{left:69px;bottom:487px;}
#t1e_3980{left:95px;bottom:490px;letter-spacing:-0.19px;}
#t1f_3980{left:165px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3980{left:95px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1h_3980{left:95px;bottom:449px;}
#t1i_3980{left:121px;bottom:449px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t1j_3980{left:121px;bottom:432px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1k_3980{left:95px;bottom:408px;}
#t1l_3980{left:121px;bottom:408px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t1m_3980{left:121px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_3980{left:121px;bottom:364px;}
#t1o_3980{left:147px;bottom:367px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1p_3980{left:121px;bottom:340px;}
#t1q_3980{left:147px;bottom:342px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t1r_3980{left:146px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_3980{left:147px;bottom:301px;}
#t1t_3980{left:178px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_3980{left:177px;bottom:284px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1v_3980{left:147px;bottom:260px;}
#t1w_3980{left:178px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1x_3980{left:177px;bottom:243px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1y_3980{left:177px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1z_3980{left:177px;bottom:209px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t20_3980{left:147px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t21_3980{left:121px;bottom:158px;}
#t22_3980{left:147px;bottom:160px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t23_3980{left:69px;bottom:134px;}
#t24_3980{left:95px;bottom:137px;letter-spacing:-0.21px;}
#t25_3980{left:152px;bottom:137px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t26_3980{left:95px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_3980{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3980{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3980{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3980{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3980{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3980{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3980" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3980Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3980" style="-webkit-user-select: none;"><object width="935" height="1210" data="3980/3980.svg" type="image/svg+xml" id="pdf3980" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3980" class="t s1_3980">26-10 </span><span id="t2_3980" class="t s1_3980">Vol. 3C </span>
<span id="t3_3980" class="t s2_3980">VMX NON-ROOT OPERATION </span>
<span id="t4_3980" class="t s3_3980">— </span><span id="t5_3980" class="t s3_3980">If the control is 1, RDMSR first computes the product of the value of the </span>
<span id="t6_3980" class="t s3_3980">IA32_TIME_STAMP_COUNTER MSR and the value of the TSC multiplier. It then shifts the value of </span>
<span id="t7_3980" class="t s3_3980">the product right 48 bits and loads EAX:EDX with the sum of that shifted value and the value of the </span>
<span id="t8_3980" class="t s3_3980">TSC offset. </span>
<span id="t9_3980" class="t s3_3980">The 1-setting of the “use TSC-offsetting” VM-execution control does not affect executions of RDMSR if ECX </span>
<span id="ta_3980" class="t s3_3980">contains 6E0H (indicating the IA32_TSC_DEADLINE MSR). Such executions return the APIC-timer deadline </span>
<span id="tb_3980" class="t s3_3980">relative to the actual timestamp counter without regard to the TSC offset. </span>
<span id="tc_3980" class="t s3_3980">— </span><span id="td_3980" class="t s3_3980">If ECX contains 48H (indicating the IA32_SPEC_CTRL MSR), the value returned by the instruction is </span>
<span id="te_3980" class="t s3_3980">determined by the setting of the “virtualize IA32_SPEC_CTRL” VM-execution control: </span>
<span id="tf_3980" class="t s4_3980">• </span><span id="tg_3980" class="t s3_3980">If the control is 0, RDMSR operates normally, loading EAX:EDX with the value of the IA32_SPEC_CTRL </span>
<span id="th_3980" class="t s3_3980">MSR. </span>
<span id="ti_3980" class="t s4_3980">• </span><span id="tj_3980" class="t s3_3980">If the control is 1, the value returned is that of the IA32_SPEC_CTRL shadow field in the VMCS. </span>
<span id="tk_3980" class="t s3_3980">— </span><span id="tl_3980" class="t s3_3980">If ECX is in the range 800H–8FFH (indicating an APIC MSR), instruction behavior may be modified if the </span>
<span id="tm_3980" class="t s3_3980">“virtualize x2APIC mode” VM-execution control is 1; see Section 30.5. </span>
<span id="tn_3980" class="t s5_3980">• </span><span id="to_3980" class="t s6_3980">RDPID. </span><span id="tp_3980" class="t s3_3980">Behavior of the RDPID instruction is determined first by the setting of the “enable RDTSCP” </span>
<span id="tq_3980" class="t s3_3980">VM-execution control: </span>
<span id="tr_3980" class="t s3_3980">— </span><span id="ts_3980" class="t s3_3980">If the “enable RDTSCP” VM-execution control is 0, RDPID causes an invalid-opcode exception (#UD). </span>
<span id="tt_3980" class="t s3_3980">— </span><span id="tu_3980" class="t s3_3980">If the “enable RDTSCP” VM-execution control is 1, RDPID operates normally. </span>
<span id="tv_3980" class="t s5_3980">• </span><span id="tw_3980" class="t s6_3980">RDTSC. </span><span id="tx_3980" class="t s3_3980">Behavior of the RDTSC instruction is determined by the settings of the “RDTSC exiting” and “use TSC </span>
<span id="ty_3980" class="t s3_3980">offsetting” VM-execution controls: </span>
<span id="tz_3980" class="t s3_3980">— </span><span id="t10_3980" class="t s3_3980">If both controls are 0, RDTSC operates normally. </span>
<span id="t11_3980" class="t s3_3980">— </span><span id="t12_3980" class="t s3_3980">If the “RDTSC exiting” VM-execution control is 0 and the “use TSC offsetting” VM-execution control is 1, the </span>
<span id="t13_3980" class="t s3_3980">value returned is determined by the setting of the “use TSC scaling” VM-execution control: </span>
<span id="t14_3980" class="t s4_3980">• </span><span id="t15_3980" class="t s3_3980">If the control is 0, RDTSC loads EAX:EDX with the sum of the value of the IA32_TIME_STAMP_COUNTER </span>
<span id="t16_3980" class="t s3_3980">MSR and the value of the TSC offset. </span>
<span id="t17_3980" class="t s4_3980">• </span><span id="t18_3980" class="t s3_3980">If the control is 1, RDTSC first computes the product of the value of the IA32_TIME_STAMP_COUNTER </span>
<span id="t19_3980" class="t s3_3980">MSR and the value of the TSC multiplier. It then shifts the value of the product right 48 bits and loads </span>
<span id="t1a_3980" class="t s3_3980">EAX:EDX with the sum of that shifted value and the value of the TSC offset. </span>
<span id="t1b_3980" class="t s3_3980">— </span><span id="t1c_3980" class="t s3_3980">If the “RDTSC exiting” VM-execution control is 1, RDTSC causes a VM exit. </span>
<span id="t1d_3980" class="t s5_3980">• </span><span id="t1e_3980" class="t s6_3980">RDTSCP. </span><span id="t1f_3980" class="t s3_3980">Behavior of the RDTSCP instruction is determined first by the setting of the “enable RDTSCP” </span>
<span id="t1g_3980" class="t s3_3980">VM-execution control: </span>
<span id="t1h_3980" class="t s3_3980">— </span><span id="t1i_3980" class="t s3_3980">If the “enable RDTSCP” VM-execution control is 0, RDTSCP causes an invalid-opcode exception (#UD). This </span>
<span id="t1j_3980" class="t s3_3980">exception takes priority over any other exception the instruction may incur. </span>
<span id="t1k_3980" class="t s3_3980">— </span><span id="t1l_3980" class="t s3_3980">If the “enable RDTSCP” VM-execution control is 1, treatment is based on the settings of the “RDTSC exiting” </span>
<span id="t1m_3980" class="t s3_3980">and “use TSC offsetting” VM-execution controls: </span>
<span id="t1n_3980" class="t s4_3980">• </span><span id="t1o_3980" class="t s3_3980">If both controls are 0, RDTSCP operates normally. </span>
<span id="t1p_3980" class="t s4_3980">• </span><span id="t1q_3980" class="t s3_3980">If the “RDTSC exiting” VM-execution control is 0 and the “use TSC offsetting” VM-execution control is 1, </span>
<span id="t1r_3980" class="t s3_3980">the value returned is determined by the setting of the “use TSC scaling” VM-execution control: </span>
<span id="t1s_3980" class="t s3_3980">— </span><span id="t1t_3980" class="t s3_3980">If the control is 0, RDTSCP loads EAX:EDX with the sum of the value of the </span>
<span id="t1u_3980" class="t s3_3980">IA32_TIME_STAMP_COUNTER MSR and the value of the TSC offset. </span>
<span id="t1v_3980" class="t s3_3980">— </span><span id="t1w_3980" class="t s3_3980">If the control is 1, RDTSCP first computes the product of the value of the </span>
<span id="t1x_3980" class="t s3_3980">IA32_TIME_STAMP_COUNTER MSR and the value of the TSC multiplier. It then shifts the value of </span>
<span id="t1y_3980" class="t s3_3980">the product right 48 bits and loads EAX:EDX with the sum of that shifted value and the value of the </span>
<span id="t1z_3980" class="t s3_3980">TSC offset. </span>
<span id="t20_3980" class="t s3_3980">In either case, RDTSCP also loads ECX with the value of bits 31:0 of the IA32_TSC_AUX MSR. </span>
<span id="t21_3980" class="t s4_3980">• </span><span id="t22_3980" class="t s3_3980">If the “RDTSC exiting” VM-execution control is 1, RDTSCP causes a VM exit. </span>
<span id="t23_3980" class="t s5_3980">• </span><span id="t24_3980" class="t s6_3980">SMSW. </span><span id="t25_3980" class="t s3_3980">The behavior of SMSW is determined by the CR0 guest/host mask and the CR0 read shadow. For each </span>
<span id="t26_3980" class="t s3_3980">position corresponding to a bit clear in the CR0 guest/host mask, the destination operand is loaded with the </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
