{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424259950630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424259950637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:45:50 2015 " "Processing started: Wed Feb 18 03:45:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424259950637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424259950637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424259950637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424259951364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965068 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1424259965071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/aluTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424259965196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 248 360 480 328 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 248 360 480 328 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode instructionDecode:inst25 " "Elaborating entity \"instructionDecode\" for hierarchy \"instructionDecode:inst25\"" {  } { { "CS141L.bdf" "inst25" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 328 976 1248 600 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965234 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction instructionDecode.sv(34) " "Verilog HDL Always Construct warning at instructionDecode.sv(34): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965236 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionDecode.sv(34) " "Verilog HDL assignment warning at instructionDecode.sv(34): truncated value with size 8 to match size of target (4)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424259965236 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction instructionDecode.sv(35) " "Verilog HDL Always Construct warning at instructionDecode.sv(35): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "labelPassFlag instructionDecode.sv(37) " "Verilog HDL Always Construct warning at instructionDecode.sv(37): variable \"labelPassFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode instructionDecode.sv(39) " "Verilog HDL Always Construct warning at instructionDecode.sv(39): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode instructionDecode.sv(60) " "Verilog HDL Always Construct warning at instructionDecode.sv(60): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(61) " "Verilog HDL Always Construct warning at instructionDecode.sv(61): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(62) " "Verilog HDL Always Construct warning at instructionDecode.sv(62): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(63) " "Verilog HDL Always Construct warning at instructionDecode.sv(63): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(64) " "Verilog HDL Always Construct warning at instructionDecode.sv(64): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(65) " "Verilog HDL Always Construct warning at instructionDecode.sv(65): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(66) " "Verilog HDL Always Construct warning at instructionDecode.sv(66): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(67) " "Verilog HDL Always Construct warning at instructionDecode.sv(67): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(68) " "Verilog HDL Always Construct warning at instructionDecode.sv(68): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(69) " "Verilog HDL Always Construct warning at instructionDecode.sv(69): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(70) " "Verilog HDL Always Construct warning at instructionDecode.sv(70): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(71) " "Verilog HDL Always Construct warning at instructionDecode.sv(71): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(72) " "Verilog HDL Always Construct warning at instructionDecode.sv(72): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965237 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(73) " "Verilog HDL Always Construct warning at instructionDecode.sv(73): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value instructionDecode.sv(74) " "Verilog HDL Always Construct warning at instructionDecode.sv(74): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "labelValue instructionDecode.sv(23) " "Verilog HDL Always Construct warning at instructionDecode.sv(23): inferring latch(es) for variable \"labelValue\", which holds its previous value in one or more paths through the always construct" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[0\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[1\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[2\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[3\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[4\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[4\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[5\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[5\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[6\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[6\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "labelValue\[7\] instructionDecode.sv(23) " "Inferred latch for \"labelValue\[7\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] instructionDecode.sv(23) " "Inferred latch for \"rd\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] instructionDecode.sv(23) " "Inferred latch for \"rd\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] instructionDecode.sv(23) " "Inferred latch for \"rd\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] instructionDecode.sv(23) " "Inferred latch for \"rd\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] instructionDecode.sv(23) " "Inferred latch for \"rt\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965238 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] instructionDecode.sv(23) " "Inferred latch for \"rt\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] instructionDecode.sv(23) " "Inferred latch for \"rt\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] instructionDecode.sv(23) " "Inferred latch for \"rt\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] instructionDecode.sv(23) " "Inferred latch for \"rs\[0\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] instructionDecode.sv(23) " "Inferred latch for \"rs\[1\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] instructionDecode.sv(23) " "Inferred latch for \"rs\[2\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] instructionDecode.sv(23) " "Inferred latch for \"rs\[3\]\" at instructionDecode.sv(23)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965239 "|CS141L|instructionDecode:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testerROM testerROM:inst " "Elaborating entity \"testerROM\" for hierarchy \"testerROM:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 464 760 912 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965240 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testerROM.sv(14) " "Net \"rom.data_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965241 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testerROM.sv(14) " "Net \"rom.waddr_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965241 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testerROM.sv(14) " "Net \"rom.we_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965241 "|CS141L|testerROM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_logic program_counter_logic:inst20 " "Elaborating entity \"program_counter_logic\" for hierarchy \"program_counter_logic:inst20\"" {  } { { "CS141L.bdf" "inst20" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 256 704 936 432 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(32) " "Verilog HDL assignment warning at program_counter_logic.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter_logic.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424259965243 "|CS141L|program_counter_logic:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst29 " "Elaborating entity \"alu\" for hierarchy \"alu:inst29\"" {  } { { "CS141L.bdf" "inst29" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 144 1928 2136 256 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965244 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(49) " "Verilog HDL warning at alu.sv(49): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(100) " "Verilog HDL warning at alu.sv(100): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 100 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(17) " "Verilog HDL Case Statement warning at alu.sv(17): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(49) " "Net \"add.result\[7\]\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(49) " "Net \"add.overflow\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965245 "|CS141L|alu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(100) " "Net \"lessThan.lessThanFlag\" at alu.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(11) " "Inferred latch for \"overflow\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(11) " "Inferred latch for \"overflow\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(11) " "Inferred latch for \"overflow\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(11) " "Inferred latch for \"overflow\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(11) " "Inferred latch for \"overflow\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(11) " "Inferred latch for \"overflow\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(11) " "Inferred latch for \"overflow\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(11) " "Inferred latch for \"overflow\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(11) " "Inferred latch for \"result\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(11) " "Inferred latch for \"result\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(11) " "Inferred latch for \"result\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(11) " "Inferred latch for \"result\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(11) " "Inferred latch for \"result\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(11) " "Inferred latch for \"result\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(11) " "Inferred latch for \"result\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(11) " "Inferred latch for \"result\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424259965246 "|CS141L|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst9 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst9\"" {  } { { "CS141L.bdf" "inst9" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 312 1528 1776 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:bm1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:bm1\"" {  } { { "CS141L.bdf" "bm1" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:bm1 " "Elaborated megafunction instantiation \"BUSMUX:bm1\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259965279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:bm1 " "Instantiated megafunction \"BUSMUX:bm1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965279 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424259965279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:bm1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:bm1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:bm1\|lpm_mux:\$00000 BUSMUX:bm1 " "Elaborated megafunction instantiation \"BUSMUX:bm1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:bm1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 632 1336 1448 720 "bm1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424259965388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424259965388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:bm1\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:bm1\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259965388 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|opcode~0 " "Found clock multiplexer instructionDecode:inst25\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965669 "|CS141L|instructionDecode:inst25|opcode~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|opcode\[1\] " "Found clock multiplexer instructionDecode:inst25\|opcode\[1\]" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965669 "|CS141L|instructionDecode:inst25|opcode[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|opcode\[2\] " "Found clock multiplexer instructionDecode:inst25\|opcode\[2\]" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965669 "|CS141L|instructionDecode:inst25|opcode[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|opcode~1 " "Found clock multiplexer instructionDecode:inst25\|opcode~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965669 "|CS141L|instructionDecode:inst25|opcode~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424259965669 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst27\|5~0 " "Found clock multiplexer 21mux:inst27\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965746 "|CS141L|21mux:inst27|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424259965746 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile32x8:inst9\|labelfile " "RAM logic \"regfile32x8:inst9\|labelfile\" is uninferred due to inappropriate RAM size" {  } { { "regfile32x8.sv" "labelfile" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1424259965770 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1424259965770 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/CS141L.ram0_testerROM_61eacb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/db/CS141L.ram0_testerROM_61eacb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1424259965774 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~0 " "Found clock multiplexer testerROM:inst\|rom~0" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965852 "|CS141L|testerROM:inst|rom~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|Selector1~0 " "Found clock multiplexer instructionDecode:inst25\|Selector1~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965852 "|CS141L|instructionDecode:inst25|Selector1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructionDecode:inst25\|Selector2~0 " "Found clock multiplexer instructionDecode:inst25\|Selector2~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965852 "|CS141L|instructionDecode:inst25|Selector2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~1 " "Found clock multiplexer testerROM:inst\|rom~1" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965852 "|CS141L|testerROM:inst|rom~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "testerROM:inst\|rom~2 " "Found clock multiplexer testerROM:inst\|rom~2" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1424259965852 "|CS141L|testerROM:inst|rom~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1424259965852 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[3\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[3\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259966122 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[4\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[4\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259966122 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[5\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[5\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259966122 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:inst29\|result\[6\] alu:inst29\|result\[7\] " "Duplicate LATCH primitive \"alu:inst29\|result\[6\]\" merged with LATCH primitive \"alu:inst29\|result\[7\]\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424259966122 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1424259966122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst25\|rd\[1\] " "Latch instructionDecode:inst25\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|WideNor0~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|WideNor0~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966123 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst25\|rd\[0\] " "Latch instructionDecode:inst25\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|WideNor0~1 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|WideNor0~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966123 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instructionDecode:inst25\|rd\[2\] " "Latch instructionDecode:inst25\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|WideNor0~1 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|WideNor0~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966123 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[7\] " "Latch alu:inst29\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966123 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[2\] " "Latch alu:inst29\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966124 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[1\] " "Latch alu:inst29\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966124 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst29\|result\[0\] " "Latch alu:inst29\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionDecode:inst25\|opcode~0 " "Ports D and ENA on the latch are fed by the same signal instructionDecode:inst25\|opcode~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1424259966124 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1424259966124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_value\[3\] GND " "Pin \"instruction_value\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 672 952 1157 688 "instruction_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424259966186 "|CS141L|instruction_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_value\[2\] GND " "Pin \"instruction_value\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 672 952 1157 688 "instruction_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424259966186 "|CS141L|instruction_value[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424259966186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1424259966312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424259966503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259966503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424259966589 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424259966589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424259966589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424259966589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424259966641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:46:06 2015 " "Processing ended: Wed Feb 18 03:46:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424259966641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424259966641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424259966641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424259966641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424259969510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424259969519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:46:08 2015 " "Processing started: Wed Feb 18 03:46:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424259969519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1424259969519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CS141L -c CS141L " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1424259969519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1424259969771 ""}
{ "Info" "0" "" "Project  = CS141L" {  } {  } 0 0 "Project  = CS141L" 0 0 "Fitter" 0 0 1424259969772 ""}
{ "Info" "0" "" "Revision = CS141L" {  } {  } 0 0 "Revision = CS141L" 0 0 "Fitter" 0 0 1424259969773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1424259969879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CS141L EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CS141L\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1424259969888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424259969970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424259969970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1424259970461 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1424259970470 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424259970703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1424259970703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424259970707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424259970707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 390 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424259970707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 392 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424259970707 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 394 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424259970707 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1424259970707 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1424259970709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1424259972025 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1424259972357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CS141L.sdc " "Synopsys Design Constraints File file not found: 'CS141L.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1424259972358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1424259972359 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|combout " "Node \"inst25\|opcode~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|dataa " "Node \"inst25\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|combout " "Node \"inst25\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|datac " "Node \"inst25\|Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|combout " "Node \"inst25\|Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|datab " "Node \"inst25\|opcode\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|combout " "Node \"inst25\|opcode\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|dataa " "Node \"inst25\|Decoder0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|combout " "Node \"inst25\|Decoder0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|dataa " "Node \"inst25\|Selector2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|dataa " "Node \"inst25\|Selector0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|combout " "Node \"inst25\|Selector0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|datab " "Node \"inst25\|opcode~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|combout " "Node \"inst25\|opcode~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datac " "Node \"inst25\|Decoder0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datad " "Node \"inst25\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|dataa " "Node \"inst25\|Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|combout " "Node \"inst25\|Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|datab " "Node \"inst25\|opcode\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|combout " "Node \"inst25\|opcode\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datab " "Node \"inst25\|Decoder0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datac " "Node \"inst25\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|dataa " "Node \"inst25\|outputPCResetFlag~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|combout " "Node \"inst25\|outputPCResetFlag~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|datac " "Node \"inst25\|opcode\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|datac " "Node \"inst25\|opcode~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|datac " "Node \"inst25\|opcode~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|datad " "Node \"inst25\|outputPCResetFlag~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|datac " "Node \"inst25\|opcode\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datab " "Node \"inst25\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~0\|dataa " "Node \"inst25\|Selector0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~0\|combout " "Node \"inst25\|Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|datad " "Node \"inst25\|Selector0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|datac " "Node \"inst25\|Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~2\|datab " "Node \"inst25\|opcode~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~2\|combout " "Node \"inst25\|opcode~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|datab " "Node \"inst25\|opcode~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datad " "Node \"inst25\|Decoder0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424259972367 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 40 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 60 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1424259972367 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1424259972421 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1424259972422 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector0~1\|datac  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector0~1\|datac  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector1~0\|datab  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector1~0\|datab  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector2~0\|datab  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector2~0\|datab  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[1\]\|dataa  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[1\]\|dataa  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[2\]\|dataa  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[2\]\|dataa  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~0\|dataa  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~0\|dataa  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~1\|dataa  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~1\|dataa  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~2\|dataa  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~2\|dataa  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst27\|5  from: datac  to: combout " "Cell: inst27\|5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datab  to: combout " "Cell: inst29\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datac  to: combout " "Cell: inst29\|Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424259972426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1424259972426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1424259972430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1424259972431 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1424259972434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst27\|5  " "Automatically promoted node 21mux:inst27\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testerROM:inst\|addr_reg\[2\] " "Destination node testerROM:inst\|addr_reg\[2\]" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_out~output " "Destination node clock_out~output" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { { 168 456 632 184 "clock_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 348 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1424259972482 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 131 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424259972482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instructionDecode:inst25\|Equal0~0  " "Automatically promoted node instructionDecode:inst25\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|Selector1~0 " "Destination node instructionDecode:inst25\|Selector1~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|Selector2~0 " "Destination node instructionDecode:inst25\|Selector2~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|opcode~2 " "Destination node instructionDecode:inst25\|opcode~2" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|Selector0~0 " "Destination node instructionDecode:inst25\|Selector0~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 222 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile32x8:inst9\|branchAddress\[7\] " "Destination node regfile32x8:inst9\|branchAddress\[7\]" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 70 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|value\[0\]~0 " "Destination node instructionDecode:inst25\|value\[0\]~0" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 251 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instructionDecode:inst25\|value\[0\]~1 " "Destination node instructionDecode:inst25\|value\[0\]~1" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 252 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile32x8:inst9\|branchAddress\[6\] " "Destination node regfile32x8:inst9\|branchAddress\[6\]" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 69 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile32x8:inst9\|branchAddress\[5\] " "Destination node regfile32x8:inst9\|branchAddress\[5\]" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 68 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile32x8:inst9\|branchAddress\[4\] " "Destination node regfile32x8:inst9\|branchAddress\[4\]" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 67 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1424259972482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1424259972482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1424259972482 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424259972482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst29\|Mux17~0  " "Automatically promoted node alu:inst29\|Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424259972483 ""}  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 340 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424259972483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instructionDecode:inst25\|rd~0  " "Automatically promoted node instructionDecode:inst25\|rd~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424259972483 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 0 { 0 ""} 0 311 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424259972483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1424259972942 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424259972943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424259972943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424259972945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424259972946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1424259972947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1424259972947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1424259972948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1424259972950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1424259972952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1424259972952 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 11 23 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 11 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1424259972957 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1424259972957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1424259972957 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1424259972960 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1424259972960 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1424259972960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424259973078 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1424259973083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1424259976773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424259977024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1424259977086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1424259984863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424259984863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1424259985300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X58_Y0 X68_Y11 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11"} { { 12 { 0 ""} 58 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1424259991592 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1424259991592 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1424260041702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:13 " "Fitter routing operations ending: elapsed time is 00:01:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424260063331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1424260063331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1424260063331 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.24 " "Total time spent on timing analysis during the Fitter is 1.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1424260063355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424260063439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424260063806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424260063881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424260064203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424260064767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.fit.smsg " "Generated suppressed messages file C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1424260065336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1611 " "Peak virtual memory: 1611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424260065736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:47:45 2015 " "Processing ended: Wed Feb 18 03:47:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424260065736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424260065736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424260065736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1424260065736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1424260068001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424260068009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:47:47 2015 " "Processing started: Wed Feb 18 03:47:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424260068009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1424260068009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CS141L -c CS141L " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1424260068009 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1424260072048 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1424260072199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424260073901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:47:53 2015 " "Processing ended: Wed Feb 18 03:47:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424260073901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424260073901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424260073901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1424260073901 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1424260074535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1424260076556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424260076565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:47:55 2015 " "Processing started: Wed Feb 18 03:47:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424260076565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424260076565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CS141L -c CS141L " "Command: quartus_sta CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424260076565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1424260076809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424260077120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424260077207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424260077207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1424260077451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CS141L.sdc " "Synopsys Design Constraints File file not found: 'CS141L.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1424260077541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1424260077541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077544 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "create_clock -period 1.000 -name testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077544 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077544 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|combout " "Node \"inst25\|opcode~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datad " "Node \"inst25\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|combout " "Node \"inst25\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~2\|dataa " "Node \"inst25\|opcode~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~2\|combout " "Node \"inst25\|opcode~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|datab " "Node \"inst25\|opcode~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|combout " "Node \"inst25\|opcode~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datab " "Node \"inst25\|Decoder0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|combout " "Node \"inst25\|Decoder0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|dataa " "Node \"inst25\|Selector0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|combout " "Node \"inst25\|Selector0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|dataa " "Node \"inst25\|opcode~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|datab " "Node \"inst25\|Selector2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|combout " "Node \"inst25\|Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|datab " "Node \"inst25\|opcode\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|combout " "Node \"inst25\|opcode\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datac " "Node \"inst25\|Decoder0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datac " "Node \"inst25\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|datab " "Node \"inst25\|Selector1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|combout " "Node \"inst25\|Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|datac " "Node \"inst25\|opcode\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|combout " "Node \"inst25\|opcode\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|dataa " "Node \"inst25\|Decoder0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|dataa " "Node \"inst25\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|datac " "Node \"inst25\|outputPCResetFlag~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|combout " "Node \"inst25\|outputPCResetFlag~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~0\|dataa " "Node \"inst25\|opcode~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode~1\|datab " "Node \"inst25\|opcode~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[1\]\|dataa " "Node \"inst25\|opcode\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|opcode\[2\]\|datab " "Node \"inst25\|opcode\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|outputPCResetFlag~0\|datad " "Node \"inst25\|outputPCResetFlag~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Equal0~0\|datab " "Node \"inst25\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~0\|datad " "Node \"inst25\|Selector0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~0\|combout " "Node \"inst25\|Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector0~1\|datab " "Node \"inst25\|Selector0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector2~0\|dataa " "Node \"inst25\|Selector2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Selector1~0\|dataa " "Node \"inst25\|Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|Decoder0~0\|datad " "Node \"inst25\|Decoder0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424260077550 ""}  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 7 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 40 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 60 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 39 -1 0 } } { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1424260077550 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260077559 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260077560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst27\|5  from: datac  to: combout " "Cell: inst27\|5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datac  to: combout " "Cell: inst29\|Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datad  to: combout " "Cell: inst29\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1424260077563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1424260077565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424260077566 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1424260077569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1424260077584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424260078087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424260078087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.585 " "Worst-case setup slack is -50.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.585           -4011.125 testerROM:inst\|addr_reg\[0\]  " "  -50.585           -4011.125 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.985           -3693.595 clk  " "  -49.985           -3693.595 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260078090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -22.776 " "Worst-case hold slack is -22.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.776           -1465.285 testerROM:inst\|addr_reg\[0\]  " "  -22.776           -1465.285 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.158            -117.884 clk  " "   -3.158            -117.884 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260078104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260078107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260078110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -19.453 " "Worst-case minimum pulse width slack is -19.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.453          -11662.013 testerROM:inst\|addr_reg\[0\]  " "  -19.453          -11662.013 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.080 clk  " "   -3.000            -116.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260078113 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424260078357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1424260078387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1424260078862 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260078923 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260078923 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst27\|5  from: datac  to: combout " "Cell: inst27\|5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datac  to: combout " "Cell: inst29\|Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datad  to: combout " "Cell: inst29\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1424260078926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424260078962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424260078962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.089 " "Worst-case setup slack is -47.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.089           -3703.897 testerROM:inst\|addr_reg\[0\]  " "  -47.089           -3703.897 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.061           -3403.490 clk  " "  -46.061           -3403.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260078968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -21.026 " "Worst-case hold slack is -21.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.026           -1364.922 testerROM:inst\|addr_reg\[0\]  " "  -21.026           -1364.922 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.941            -112.341 clk  " "   -2.941            -112.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260078986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260078986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260078992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260078997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -18.041 " "Worst-case minimum pulse width slack is -18.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.041          -10648.462 testerROM:inst\|addr_reg\[0\]  " "  -18.041          -10648.462 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.080 clk  " "   -3.000            -116.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260079002 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424260079254 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260079441 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "testerROM:inst\|addr_reg\[0\] testerROM:inst\|addr_reg\[0\] " "Clock target testerROM:inst\|addr_reg\[0\] of clock testerROM:inst\|addr_reg\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1424260079442 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector0~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector1~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|Selector2~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[1\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode\[2\]\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~0\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~1\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout " "From: inst25\|opcode~2\|datad  to: inst25\|outputPCResetFlag~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst27\|5  from: datac  to: combout " "Cell: inst27\|5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datac  to: combout " "Cell: inst29\|Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst29\|Mux17~0  from: datad  to: combout " "Cell: inst29\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1424260079445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424260079457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424260079457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.622 " "Worst-case setup slack is -25.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.622           -1987.800 testerROM:inst\|addr_reg\[0\]  " "  -25.622           -1987.800 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.047           -1827.167 clk  " "  -25.047           -1827.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260079465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.197 " "Worst-case hold slack is -11.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.197            -701.246 testerROM:inst\|addr_reg\[0\]  " "  -11.197            -701.246 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -64.689 clk  " "   -1.647             -64.689 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260079484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260079492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424260079500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.015 " "Worst-case minimum pulse width slack is -10.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.015           -5769.464 testerROM:inst\|addr_reg\[0\]  " "  -10.015           -5769.464 testerROM:inst\|addr_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.614 clk  " "   -3.000            -102.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424260079509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424260079509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424260080252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424260080252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424260080395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:48:00 2015 " "Processing ended: Wed Feb 18 03:48:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424260080395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424260080395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424260080395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424260080395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424260082822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424260082830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 18 03:48:02 2015 " "Processing started: Wed Feb 18 03:48:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424260082830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424260082830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CS141L -c CS141L " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424260082830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_7_1200mv_85c_slow.svo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_7_1200mv_85c_slow.svo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260083872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_7_1200mv_0c_slow.svo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_7_1200mv_0c_slow.svo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260083955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_min_1200mv_0c_fast.svo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_min_1200mv_0c_fast.svo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L.svo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L.svo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_7_1200mv_85c_v_slow.sdo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_7_1200mv_0c_v_slow.sdo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_min_1200mv_0c_v_fast.sdo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CS141L_v.sdo C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/ simulation " "Generated file CS141L_v.sdo in folder \"C:/Users/Minh/Documents/GitHub/CS141L/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424260084353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424260084422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 18 03:48:04 2015 " "Processing ended: Wed Feb 18 03:48:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424260084422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424260084422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424260084422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424260084422 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 191 s " "Quartus II Full Compilation was successful. 0 errors, 191 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424260085047 ""}
