{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734137857887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734137857888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 16:57:37 2024 " "Processing started: Fri Dec 13 16:57:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734137857888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734137857888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734137857888 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734137858033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734137860288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137860460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137860460 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734137864699 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734137864890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137864891 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734137864896 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734137864898 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1734137864931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734137865316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734137865316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.141 " "Worst-case setup slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.292 clk  " "   -0.141              -0.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137865318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137865389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137865392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137865395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.869 " "Worst-case minimum pulse width slack is 4.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.869               0.000 clk  " "    4.869               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137865406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137865406 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.610 ns " "Worst Case Available Settling Time: 4.610 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137865603 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137865603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.141 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137865684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.141 (VIOLATED) " "Path #1: Setup slack is -0.141 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|stationRequest " "From Node    : instr_decode:decodeStage\|stationRequest" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|controlBuffer~7 " "To Node      : reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      4.543  R        clock network delay " "     4.543      4.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      0.000     uTco  instr_decode:decodeStage\|stationRequest " "     4.543      0.000     uTco  instr_decode:decodeStage\|stationRequest" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      0.000 RR  CELL  decodeStage\|stationRequest\|q " "     4.543      0.000 RR  CELL  decodeStage\|stationRequest\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.294 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datab " "     4.837      0.294 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.383      0.546 RR  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout " "     5.383      0.546 RR  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.924      0.541 RR    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|dataf " "     5.924      0.541 RR    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.022      0.098 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|combout " "     6.022      0.098 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.257 FF    IC  instrRenameStage\|arbiter\|Add1~5\|datad " "     6.279      0.257 FF    IC  instrRenameStage\|arbiter\|Add1~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.219      0.940 FR  CELL  instrRenameStage\|arbiter\|Add1~5\|sumout " "     7.219      0.940 FR  CELL  instrRenameStage\|arbiter\|Add1~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      0.728 RR    IC  decodeStage\|freeze\|datac " "     7.947      0.728 RR    IC  decodeStage\|freeze\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.441      0.494 RF  CELL  decodeStage\|freeze\|combout " "     8.441      0.494 RF  CELL  decodeStage\|freeze\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.017      0.576 FF    IC  rob\|controlBuffer~44\|datad " "     9.017      0.576 FF    IC  rob\|controlBuffer~44\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.515      0.498 FF  CELL  rob\|controlBuffer~44\|combout " "     9.515      0.498 FF  CELL  rob\|controlBuffer~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.866      0.351 FF    IC  rob\|controlBuffer~7\|asdata " "     9.866      0.351 FF    IC  rob\|controlBuffer~7\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.476      0.610 FF  CELL  reorderBuffer:rob\|controlBuffer~7 " "    10.476      0.610 FF  CELL  reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.313      4.063  F        clock network delay " "    10.313      4.063  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.435      0.122           clock pessimism removed " "    10.435      0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.335     -0.100           clock uncertainty " "    10.335     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.335      0.000     uTsu  reorderBuffer:rob\|controlBuffer~7 " "    10.335      0.000     uTsu  reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.476 " "Data Arrival Time  :    10.476" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.335 " "Data Required Time :    10.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.141 (VIOLATED) " "Slack              :    -0.141 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865685 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137865685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865761 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137865761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.373  " "Path #1: Hold slack is 0.373 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\] " "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.instrPC\[2\] " "To Node      : inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      4.305  R        clock network delay " "     4.305      4.305  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\] " "     4.305      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.000 FF  CELL  fetchStage\|instrPC\[2\]\|q " "     4.305      0.000 FF  CELL  fetchStage\|instrPC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.652      0.347 FF    IC  decodeStage\|instrPC~3\|dataf " "     4.652      0.347 FF    IC  decodeStage\|instrPC~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.699      0.047 FF  CELL  decodeStage\|instrPC~3\|combout " "     4.699      0.047 FF  CELL  decodeStage\|instrPC~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.699      0.000 FF    IC  inputBus.instrPC\[2\]\|d " "     4.699      0.000 FF    IC  inputBus.instrPC\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.766      0.067 FF  CELL  inputBus.instrPC\[2\] " "     4.766      0.067 FF  CELL  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.539      4.539  R        clock network delay " "     4.539      4.539  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393     -0.146           clock pessimism removed " "     4.393     -0.146           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393      0.000           clock uncertainty " "     4.393      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393      0.000      uTh  inputBus.instrPC\[2\] " "     4.393      0.000      uTh  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.766 " "Data Arrival Time  :     4.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.393 " "Data Required Time :     4.393" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.373  " "Slack              :     0.373 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137865762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137865762 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734137865768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734137865933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734137875786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137876729 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734137876732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734137876960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734137876960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.383 " "Worst-case setup slack is -0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137876963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137876963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -2.350 clk  " "   -0.383              -2.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137876963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137876963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk  " "    0.367               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137877043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137877046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137877049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.803 " "Worst-case minimum pulse width slack is 4.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.803               0.000 clk  " "    4.803               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137877062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137877062 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.667 ns " "Worst Case Available Settling Time: 4.667 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137877254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137877254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.383 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137877350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.383 (VIOLATED) " "Path #1: Setup slack is -0.383 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|stationRequest " "From Node    : instr_decode:decodeStage\|stationRequest" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|controlBuffer~7 " "To Node      : reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      4.707  R        clock network delay " "     4.707      4.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.000     uTco  instr_decode:decodeStage\|stationRequest " "     4.707      0.000     uTco  instr_decode:decodeStage\|stationRequest" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.000 RR  CELL  decodeStage\|stationRequest\|q " "     4.707      0.000 RR  CELL  decodeStage\|stationRequest\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.288 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datab " "     4.995      0.288 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.644      0.649 RR  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout " "     5.644      0.649 RR  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.123      0.479 RR    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|dataf " "     6.123      0.479 RR    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.236      0.113 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|combout " "     6.236      0.113 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.446      0.210 FF    IC  instrRenameStage\|arbiter\|Add1~5\|datad " "     6.446      0.210 FF    IC  instrRenameStage\|arbiter\|Add1~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.486      1.040 FR  CELL  instrRenameStage\|arbiter\|Add1~5\|sumout " "     7.486      1.040 FR  CELL  instrRenameStage\|arbiter\|Add1~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.120      0.634 RR    IC  decodeStage\|freeze\|datac " "     8.120      0.634 RR    IC  decodeStage\|freeze\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.713      0.593 RF  CELL  decodeStage\|freeze\|combout " "     8.713      0.593 RF  CELL  decodeStage\|freeze\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.236      0.523 FF    IC  rob\|controlBuffer~44\|datad " "     9.236      0.523 FF    IC  rob\|controlBuffer~44\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.839      0.603 FF  CELL  rob\|controlBuffer~44\|combout " "     9.839      0.603 FF  CELL  rob\|controlBuffer~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.143      0.304 FF    IC  rob\|controlBuffer~7\|asdata " "    10.143      0.304 FF    IC  rob\|controlBuffer~7\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.827      0.684 FF  CELL  reorderBuffer:rob\|controlBuffer~7 " "    10.827      0.684 FF  CELL  reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.466      4.216  F        clock network delay " "    10.466      4.216  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.544      0.078           clock pessimism removed " "    10.544      0.078           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.444     -0.100           clock uncertainty " "    10.444     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.444      0.000     uTsu  reorderBuffer:rob\|controlBuffer~7 " "    10.444      0.000     uTsu  reorderBuffer:rob\|controlBuffer~7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.827 " "Data Arrival Time  :    10.827" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.444 " "Data Required Time :    10.444" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.383 (VIOLATED) " "Slack              :    -0.383 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137877351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137877426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.367  " "Path #1: Hold slack is 0.367 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\] " "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.instrPC\[2\] " "To Node      : inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      4.518  R        clock network delay " "     4.518      4.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\] " "     4.518      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.000 FF  CELL  fetchStage\|instrPC\[2\]\|q " "     4.518      0.000 FF  CELL  fetchStage\|instrPC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.840      0.322 FF    IC  decodeStage\|instrPC~3\|dataf " "     4.840      0.322 FF    IC  decodeStage\|instrPC~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.892      0.052 FF  CELL  decodeStage\|instrPC~3\|combout " "     4.892      0.052 FF  CELL  decodeStage\|instrPC~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.892      0.000 FF    IC  inputBus.instrPC\[2\]\|d " "     4.892      0.000 FF    IC  inputBus.instrPC\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.962      0.070 FF  CELL  inputBus.instrPC\[2\] " "     4.962      0.070 FF  CELL  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.702      4.702  R        clock network delay " "     4.702      4.702  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.595     -0.107           clock pessimism removed " "     4.595     -0.107           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.595      0.000           clock uncertainty " "     4.595      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.595      0.000      uTh  inputBus.instrPC\[2\] " "     4.595      0.000      uTh  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.962 " "Data Arrival Time  :     4.962" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.595 " "Data Required Time :     4.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.367  " "Slack              :     0.367 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137877427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137877427 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1734137877433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734137878000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734137887064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888063 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734137888066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.022 " "Worst-case setup slack is 3.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.022               0.000 clk  " "    3.022               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137888144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137888220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137888223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137888227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.073 " "Worst-case minimum pulse width slack is 5.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.073               0.000 clk  " "    5.073               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137888241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137888241 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.660 ns " "Worst Case Available Settling Time: 5.660 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137888447 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.022 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.022  " "Path #1: Setup slack is 3.022 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2 " "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : branchRS:branchReservationStation\|targetAddress\[24\] " "To Node      : branchRS:branchReservationStation\|targetAddress\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      2.428  F        clock network delay " "     8.678      2.428  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2 " "     8.678      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      0.000 FF  CELL  rob\|renamebuffer\|ready2\|q " "     8.678      0.000 FF  CELL  rob\|renamebuffer\|ready2\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.247      0.569 FF    IC  branchReservationStation\|entry2\|selectReq~0\|datac " "     9.247      0.569 FF    IC  branchReservationStation\|entry2\|selectReq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.396      0.149 FR  CELL  branchReservationStation\|entry2\|selectReq~0\|combout " "     9.396      0.149 FR  CELL  branchReservationStation\|entry2\|selectReq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.670      0.274 RR    IC  branchReservationStation\|selectLogic\|grants\[1\]~1\|datab " "     9.670      0.274 RR    IC  branchReservationStation\|selectLogic\|grants\[1\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.896      0.226 RF  CELL  branchReservationStation\|selectLogic\|grants\[1\]~1\|combout " "     9.896      0.226 RF  CELL  branchReservationStation\|selectLogic\|grants\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.203      1.307 FF    IC  branchReservationStation\|addressor\|operand\[24\]~23\|dataa " "    11.203      1.307 FF    IC  branchReservationStation\|addressor\|operand\[24\]~23\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.412      0.209 FF  CELL  branchReservationStation\|addressor\|operand\[24\]~23\|combout " "    11.412      0.209 FF  CELL  branchReservationStation\|addressor\|operand\[24\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.412      0.000 FF    IC  branchReservationStation\|targetAddress\[24\]\|d " "    11.412      0.000 FF    IC  branchReservationStation\|targetAddress\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.543      0.131 FF  CELL  branchRS:branchReservationStation\|targetAddress\[24\] " "    11.543      0.131 FF  CELL  branchRS:branchReservationStation\|targetAddress\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.651      2.151  R        clock network delay " "    14.651      2.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.665      0.014           clock pessimism removed " "    14.665      0.014           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.565     -0.100           clock uncertainty " "    14.565     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.565      0.000     uTsu  branchRS:branchReservationStation\|targetAddress\[24\] " "    14.565      0.000     uTsu  branchRS:branchReservationStation\|targetAddress\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.543 " "Data Arrival Time  :    11.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.565 " "Data Required Time :    14.565" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.022  " "Slack              :     3.022 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|predictPC\[16\] " "From Node    : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instr_decode:decodeStage\|predictPC\[16\] " "To Node      : instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      2.155  R        clock network delay " "     2.155      2.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000     uTco  instr_decode:decodeStage\|predictPC\[16\] " "     2.155      0.000     uTco  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000 FF  CELL  decodeStage\|predictPC\[16\]\|q " "     2.155      0.000 FF  CELL  decodeStage\|predictPC\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000 FF    IC  decodeStage\|predictPC~1\|datae " "     2.155      0.000 FF    IC  decodeStage\|predictPC~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.194 FF  CELL  decodeStage\|predictPC~1\|combout " "     2.349      0.194 FF  CELL  decodeStage\|predictPC~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d " "     2.349      0.000 FF    IC  decodeStage\|predictPC\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.375      0.026 FF  CELL  instr_decode:decodeStage\|predictPC\[16\] " "     2.375      0.026 FF  CELL  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.227      2.227  R        clock network delay " "     2.227      2.227  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.192     -0.035           clock pessimism removed " "     2.192     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.192      0.000           clock uncertainty " "     2.192      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.192      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\] " "     2.192      0.000      uTh  instr_decode:decodeStage\|predictPC\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.375 " "Data Arrival Time  :     2.375" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.192 " "Data Required Time :     2.192" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137888602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137888602 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734137888607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137889628 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734137889632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.394 " "Worst-case setup slack is 3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.394               0.000 clk  " "    3.394               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137889701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk  " "    0.165               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137889782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137889785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734137889788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.047 " "Worst-case minimum pulse width slack is 5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.047               0.000 clk  " "    5.047               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734137889800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734137889800 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.841 ns " "Worst Case Available Settling Time: 5.841 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734137889990 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137889990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.394 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890067 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137890067 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.394  " "Path #1: Setup slack is 3.394 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\] " "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.558      3.308  F        clock network delay " "     9.558      3.308  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.558      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.558      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.621      0.063 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[34\] " "     9.621      0.063 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[34\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.022      0.401 FF    IC  fetchStage\|predictorHit~1\|datae " "    10.022      0.401 FF    IC  fetchStage\|predictorHit~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.109      0.087 FF  CELL  fetchStage\|predictorHit~1\|combout " "    10.109      0.087 FF  CELL  fetchStage\|predictorHit~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.405      0.296 FF    IC  fetchStage\|predictorHit\|dataf " "    10.405      0.296 FF    IC  fetchStage\|predictorHit\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.448      0.043 FF  CELL  fetchStage\|predictorHit\|combout " "    10.448      0.043 FF  CELL  fetchStage\|predictorHit\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.813      0.365 FF    IC  fetchStage\|pcSelect\|intermediatePC~72\|datae " "    10.813      0.365 FF    IC  fetchStage\|pcSelect\|intermediatePC~72\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.935      0.122 FR  CELL  fetchStage\|pcSelect\|intermediatePC~72\|combout " "    10.935      0.122 FR  CELL  fetchStage\|pcSelect\|intermediatePC~72\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.935      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[24\]\|d " "    10.935      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.058      0.123 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\] " "    11.058      0.123 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.523      2.023  R        clock network delay " "    14.523      2.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.552      0.029           clock pessimism removed " "    14.552      0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.452     -0.100           clock uncertainty " "    14.452     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.452      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\] " "    14.452      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.058 " "Data Arrival Time  :    11.058" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.452 " "Data Required Time :    14.452" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.394  " "Slack              :     3.394 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890068 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137890068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137890140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.165  " "Path #1: Hold slack is 0.165 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\] " "From Node    : instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.instrPC\[2\] " "To Node      : inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      2.028  R        clock network delay " "     2.028      2.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\] " "     2.028      0.000     uTco  instrFetchUnit:fetchStage\|instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.000 RR  CELL  fetchStage\|instrPC\[2\]\|q " "     2.028      0.000 RR  CELL  fetchStage\|instrPC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.171      0.143 RR    IC  decodeStage\|instrPC~3\|dataf " "     2.171      0.143 RR    IC  decodeStage\|instrPC~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.027 RR  CELL  decodeStage\|instrPC~3\|combout " "     2.198      0.027 RR  CELL  decodeStage\|instrPC~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.000 RR    IC  inputBus.instrPC\[2\]\|d " "     2.198      0.000 RR    IC  inputBus.instrPC\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.220      0.022 RR  CELL  inputBus.instrPC\[2\] " "     2.220      0.022 RR  CELL  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      2.093  R        clock network delay " "     2.093      2.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055     -0.038           clock pessimism removed " "     2.055     -0.038           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.000           clock uncertainty " "     2.055      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.000      uTh  inputBus.instrPC\[2\] " "     2.055      0.000      uTh  inputBus.instrPC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.220 " "Data Arrival Time  :     2.220" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.055 " "Data Required Time :     2.055" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.165  " "Slack              :     0.165 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734137890141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734137890141 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734137896728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734137896742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734137897022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 16:58:17 2024 " "Processing ended: Fri Dec 13 16:58:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734137897022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734137897022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734137897022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734137897022 ""}
