// Seed: 1318959149
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  uwire id_5;
  wire  id_6;
  wand  id_7;
  assign id_4 = 1 && !(id_7 == id_5);
  wand id_8 = id_6;
  wire id_9;
  assign id_6 = id_7;
  `define pp_10 0
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
