Release 13.4 - xst O.87xf (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DAC_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DAC_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DAC_Top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : DAC_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/rom_sin.v" in library work
Compiling verilog file "DAC.v" in library work
Module <rom_sin> compiled
Compiling verilog file "DAC_Top.v" in library work
Module <DAC> compiled
Module <DAC_Top> compiled
No errors in compilation
Analysis of file <"DAC_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <DAC_Top> in library <work>.

Analyzing hierarchy for module <DAC> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <DAC_Top>.
Module <DAC_Top> is correct for synthesis.
 
Analyzing module <DAC> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/rom_sin.v" line 132: Instantiating black box module <rom_sin>.
Module <DAC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DAC>.
    Related source file is "DAC.v".
    Found 4x1-bit ROM for signal <en$mux0000> created at line 57.
    Found 1-bit register for signal <din>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sclk>.
    Found 6-bit up counter for signal <addra>.
    Found 11-bit up counter for signal <cntdiv>.
    Found 16-bit register for signal <data>.
    Found 1-bit register for signal <en>.
    Found 5-bit up counter for signal <j>.
    Found 8-bit register for signal <N>.
    Found 8-bit adder for signal <N$addsub0000>.
    Found 8-bit comparator less for signal <N$cmp_lt0000> created at line 106.
    Found 8-bit 4-to-1 multiplexer for signal <N$mux0000> created at line 57.
    Found 8-bit up counter for signal <temp>.
    Found 8-bit comparator less for signal <temp$cmp_lt0000> created at line 73.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <DAC> synthesized.


Synthesizing Unit <DAC_Top>.
    Related source file is "DAC_Top.v".
WARNING:Xst:1780 - Signal <j> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cntdiv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <N> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DAC_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 20
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom_sin.ngc>.
Loading core <rom_sin> for timing and area information for instance <your_instance_name>.

Synthesizing (advanced) Unit <DAC>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_en_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <DAC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DAC_Top> ...

Optimizing unit <DAC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DAC_Top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DAC_Top.ngr
Top Level Output File Name         : DAC_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 131
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 17
#      LUT2                        : 7
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 22
#      LUT3_L                      : 1
#      LUT4                        : 26
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 17
#      MUXF5                       : 1
#      VCC                         : 2
#      XORCY                       : 19
# FlipFlops/Latches                : 58
#      FD                          : 8
#      FDE                         : 6
#      FDR                         : 24
#      FDRE                        : 8
#      FDS                         : 12
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       49  out of    960     5%  
 Number of Slice Flip Flops:             58  out of   1920     3%  
 Number of 4 input LUTs:                 90  out of   1920     4%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     83     7%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
U1/sclk1                           | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.703ns (Maximum Frequency: 149.187MHz)
   Minimum input arrival time before clock: 8.062ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.703ns (frequency: 149.187MHz)
  Total number of paths / destination ports: 1019 / 89
-------------------------------------------------------------------------
Delay:               6.703ns (Levels of Logic = 5)
  Source:            U1/cntdiv_8 (FF)
  Destination:       U1/N_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/cntdiv_8 to U1/N_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  U1/cntdiv_8 (U1/cntdiv_8)
     LUT3:I0->O            4   0.704   0.666  U1/cntdiv_cmp_eq000015 (U1/cntdiv_cmp_eq000015)
     LUT3:I1->O            6   0.704   0.673  U1/cntdiv_cmp_eq000037 (U1/cntdiv_cmp_eq0000)
     LUT4:I3->O            3   0.704   0.706  U1/Mmux_N_mux0000351 (U1/N26)
     LUT4:I0->O            1   0.704   0.000  U1/Mmux_N_mux000064712 (U1/Mmux_N_mux000064711)
     MUXF5:I0->O           1   0.321   0.000  U1/Mmux_N_mux00006471_f5 (U1/Mmux_N_mux0000647)
     FDS:D                     0.308          U1/N_6
    ----------------------------------------
    Total                      6.703ns (4.036ns logic, 2.667ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/sclk1'
  Clock period: 5.142ns (frequency: 194.477MHz)
  Total number of paths / destination ports: 141 / 36
-------------------------------------------------------------------------
Delay:               5.142ns (Levels of Logic = 3)
  Source:            U1/j_1 (FF)
  Destination:       U1/data_1 (FF)
  Source Clock:      U1/sclk1 rising
  Destination Clock: U1/sclk1 rising

  Data Path: U1/j_1 to U1/data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.712  U1/j_1 (U1/j_1)
     LUT2_D:I1->O          1   0.704   0.424  U1/sync_not0001_SW0 (N4)
     LUT4:I3->O            9   0.704   0.995  U1/sync_not0001 (U1/sync_not0001)
     LUT3:I0->O            1   0.704   0.000  U1/data_7_mux00001 (U1/data_7_mux0000)
     FD:D                      0.308          U1/data_7
    ----------------------------------------
    Total                      5.142ns (3.011ns logic, 2.131ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 112 / 40
-------------------------------------------------------------------------
Offset:              8.062ns (Levels of Logic = 6)
  Source:            ctrl<0> (PAD)
  Destination:       U1/N_2 (FF)
  Destination Clock: clk rising

  Data Path: ctrl<0> to U1/N_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  ctrl_0_IBUF (ctrl_0_IBUF)
     LUT2:I0->O            8   0.704   0.932  U1/Mmux_N_mux0000311 (U1/Mmux_N_mux0000338)
     LUT4_D:I0->LO         1   0.704   0.104  U1/Mmux_N_mux00001864 (N39)
     LUT4:I3->O            1   0.704   0.499  U1/Mmux_N_mux00001866_SW1_G (N35)
     LUT3:I1->O            1   0.704   0.424  U1/Mmux_N_mux00001866_SW11 (N32)
     LUT4:I3->O            1   0.704   0.000  U1/Mmux_N_mux000018841 (U1/Mmux_N_mux00001884)
     FDS:D                     0.308          U1/N_2
    ----------------------------------------
    Total                      8.062ns (5.046ns logic, 3.016ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/sclk1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U1/din (FF)
  Destination:       din (PAD)
  Source Clock:      U1/sclk1 rising

  Data Path: U1/din to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  U1/din (U1/din)
     OBUF:I->O                 3.272          din_OBUF (din)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            U1/sclk (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: U1/sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  U1/sclk (U1/sclk1)
     OBUF:I->O                 3.272          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 250292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

