<profile>

<section name = "Vitis HLS Report for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16'" level="0">
<item name = "Date">Tue Dec  6 19:10:49 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">CLEFIA_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.566 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">19, 19, 0.190 us, 0.190 us, 19, 19, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_123_1">17, 17, 3, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 62, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="con256_U">ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R, 1, 0, 0, 0, 368, 8, 1, 2944</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln121_1_fu_142_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln121_fu_119_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln124_fu_109_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln123_fu_103_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rk_d0">xor, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_idx_i29_load">9, 2, 5, 10</column>
<column name="idx_i29_fu_40">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="con256_load_reg_190">8, 0, 8, 0</column>
<column name="idx_i29_fu_40">5, 0, 5, 0</column>
<column name="idx_i29_load_reg_170">5, 0, 5, 0</column>
<column name="idx_i29_load_reg_170_pp0_iter1_reg">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, return value</column>
<column name="add_ln381">in, 9, ap_none, add_ln381, scalar</column>
<column name="lk_address0">out, 5, ap_memory, lk, array</column>
<column name="lk_ce0">out, 1, ap_memory, lk, array</column>
<column name="lk_q0">in, 8, ap_memory, lk, array</column>
<column name="or_ln364">in, 8, ap_none, or_ln364, scalar</column>
<column name="rk_address0">out, 8, ap_memory, rk, array</column>
<column name="rk_ce0">out, 1, ap_memory, rk, array</column>
<column name="rk_we0">out, 1, ap_memory, rk, array</column>
<column name="rk_d0">out, 8, ap_memory, rk, array</column>
</table>
</item>
</section>
</profile>
