

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Thu Oct 13 20:39:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 4.143 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2644|     2644| 21.152 us | 21.152 us |  2644|  2644|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_1d2_fu_175  |dct_1d2  |      145|      145| 1.160 us | 1.160 us |  145|  145|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |     1176|     1176|       147|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |      144|      144|        18|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |     1176|     1176|       147|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |      144|      144|        18|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      198|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      1|       85|      196|    -|
|Memory               |        3|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      269|    -|
|Register             |        -|      -|       92|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      1|      177|      663|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_dct_1d2_fu_175  |dct_1d2  |        0|      1|  85|  196|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      1|  85|  196|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|    0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln82_1_fu_268_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln82_fu_258_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln93_1_fu_350_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln93_fu_333_p2    |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_283_p2         |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_236_p2         |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_323_p2         |     +    |      0|  0|  12|           4|           1|
    |i_fu_196_p2           |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_295_p2         |     +    |      0|  0|  12|           4|           1|
    |j_fu_208_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln74_fu_190_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln79_fu_202_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_230_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln85_fu_277_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln90_fu_289_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_317_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 198|          80|          68|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  53|         12|    1|         12|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_175_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_175_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_175_src_q0      |  15|          3|   16|         48|
    |i_0_reg_107                    |   9|          2|    4|          8|
    |i_1_reg_130                    |   9|          2|    4|          8|
    |i_2_reg_141                    |   9|          2|    4|          8|
    |i_3_reg_164                    |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |j_0_reg_119                    |   9|          2|    4|          8|
    |j_1_reg_153                    |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 269|         57|   73|        201|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln82_1_reg_403               |   8|   0|    8|          0|
    |add_ln93_reg_442                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |grp_dct_1d2_fu_175_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_107                      |   4|   0|    4|          0|
    |i_1_reg_130                      |   4|   0|    4|          0|
    |i_2_reg_141                      |   4|   0|    4|          0|
    |i_3_reg_164                      |   4|   0|    4|          0|
    |i_4_reg_411                      |   4|   0|    4|          0|
    |i_5_reg_393                      |   4|   0|    4|          0|
    |i_6_reg_437                      |   4|   0|    4|          0|
    |i_reg_367                        |   4|   0|    4|          0|
    |j_0_reg_119                      |   4|   0|    4|          0|
    |j_1_reg_153                      |   4|   0|    4|          0|
    |j_2_reg_419                      |   4|   0|    4|          0|
    |j_reg_375                        |   4|   0|    4|          0|
    |zext_ln81_reg_385                |   4|   0|    8|          4|
    |zext_ln82_reg_380                |   4|   0|    8|          4|
    |zext_ln92_reg_429                |   4|   0|    8|          4|
    |zext_ln93_reg_424                |   4|   0|    8|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  92|   0|  108|         16|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

