void F_1 ( void )\r\n{\r\nV_1 [ V_2 ] = V_3 ;\r\nV_1 [ V_4 ] = V_5 ;\r\n}\r\nT_1 F_2 ( void )\r\n{\r\nif ( V_6 != V_7 )\r\nreturn V_6 ;\r\nif ( F_3 () )\r\nV_6 = V_8 ;\r\nelse if ( F_4 () )\r\nV_6 = V_9 ;\r\nelse if ( F_5 () )\r\nV_6 = V_10 ;\r\nelse if ( F_6 () )\r\nV_6 = V_11 ;\r\nreturn V_6 ;\r\n}\r\nT_2 F_7 ( T_3 V_12 , T_4 V_13 , T_5 V_14 )\r\n{\r\nF_8 ( V_12 >= V_15 ||\r\nV_12 == V_16 ||\r\n! V_1 [ V_12 ] ) ;\r\nreturn F_9 ( V_1 [ V_12 ] + V_13 + V_14 ) ;\r\n}\r\nvoid F_10 ( T_2 V_17 , T_3 V_12 , T_4 V_13 , T_5 V_14 )\r\n{\r\nF_8 ( V_12 >= V_15 ||\r\nV_12 == V_16 ||\r\n! V_1 [ V_12 ] ) ;\r\nF_11 ( V_17 , V_1 [ V_12 ] + V_13 + V_14 ) ;\r\n}\r\nT_2 F_12 ( T_2 V_18 , T_2 V_19 , T_3 V_12 , T_4 V_13 ,\r\nT_5 V_14 )\r\n{\r\nT_2 V_20 ;\r\nV_20 = F_7 ( V_12 , V_13 , V_14 ) ;\r\nV_20 &= ~ V_18 ;\r\nV_20 |= V_19 ;\r\nF_10 ( V_20 , V_12 , V_13 , V_14 ) ;\r\nreturn V_20 ;\r\n}\r\nint F_13 ( T_3 V_21 , T_3 V_12 , T_4 V_13 ,\r\nT_5 V_22 )\r\n{\r\nT_2 V_20 ;\r\nV_20 = F_7 ( V_12 , V_13 , V_22 ) ;\r\nV_20 &= 1 << V_21 ;\r\nV_20 >>= V_21 ;\r\nreturn V_20 ;\r\n}\r\nint F_14 ( T_3 V_21 , T_3 V_12 , T_4 V_13 ,\r\nT_5 V_22 )\r\n{\r\nT_2 V_18 = 1 << V_21 ;\r\nF_12 ( V_18 , V_18 , V_12 , V_13 , V_22 ) ;\r\nreturn 0 ;\r\n}\r\nint F_15 ( T_3 V_21 , T_3 V_23 , T_3 V_12 , T_4 V_13 ,\r\nT_5 V_22 , T_5 V_24 )\r\n{\r\nint V_25 ;\r\nT_2 V_18 = 1 << V_21 ;\r\nT_5 V_26 = V_22 + V_27 ;\r\nif ( F_13 ( V_21 , V_12 , V_13 ,\r\nV_22 ) == 0 )\r\nreturn - V_28 ;\r\nF_12 ( 0xffffffff , V_18 , V_12 , V_13 ,\r\nV_26 ) ;\r\nF_12 ( V_18 , 0 , V_12 , V_13 , V_22 ) ;\r\nF_16 ( F_13 ( V_21 , V_12 , V_13 ,\r\nV_26 ) ,\r\nV_29 , V_25 ) ;\r\nreturn ( V_25 == V_29 ) ? - V_30 : 0 ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nT_2 V_20 ;\r\nT_1 V_13 = F_2 () ;\r\nif ( V_13 == V_7 )\r\nreturn;\r\nV_20 = F_7 ( V_2 , V_13 ,\r\nV_31 ) ;\r\nV_20 |= V_32 ;\r\nF_10 ( V_20 , V_2 ,\r\nV_13 , V_31 ) ;\r\nV_20 = F_7 ( V_2 ,\r\nV_13 , V_31 ) ;\r\n}
