read_verilog CHIP.v
source CHIP_syn.sdc
report_area
report_timing
