[{"title":"","date":"2024-10-09T01:46:14.000Z","path":"2024/10/09/Verilog-HDL/","tags":[]}]