// Seed: 1533201945
module module_0 (
    input uwire id_0
    , id_2
);
  assign id_2 = 1;
  assign module_2.id_5 = 0;
  parameter id_3 = -1;
  assign id_2 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output logic id_2
);
  initial begin : LABEL_0
    id_2 = -1;
    #1;
  end
  wire id_4;
  ;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input uwire id_10
);
  wire id_12;
  module_0 modCall_1 (id_10);
endmodule
