<article>
<meta name="keywords" content="self-timed, asynchronous, clockless">
<meta name="author" content="Ned Bingham">
<div class="article-header">
<h1>Introduction to Self Timed Circuits</h1>
<address>Lecturer: <a href="https://www.nedbingham.com/index.py">Ned Bingham</a></address>
<time>May 15, 2023 to August 16, 2023</time>
</div>

<p>This course will cover the fundamentals of self-timed circuits including timing assumptions and guarantees, failure modes, pipeline structures, data encodings, conditional logic, internal memory, and non-deterministic behavior, hardware description languages for different layers of abstraction, and two design methodologies. It is designed with a bottom up approach, starting with circuitry and working its way up through more abstract representations. Background experience with programming is required, and circuit design is helpful but optional. The course is offered for free with the goal of building local expertise and community in VLSI, Computer Architecture, and Self-Timed Circuits.</p>

<p>There will be 24 sessions over 12 weeks, each session involves roughly 30 minutes of lecture and 30 minutes of exercises. A full toolset will be provided in the form of a docker container for Linux, facilitating both digital and analog simulation. Each session will be recorded and made available within 24 hours.</p>

<h2>Set up the toolset</h2>
<ol>
<li>On Ubuntu, install the <code>docker.io</code> package from apt: <code> sudo apt install docker.io</code>, the <code>docker-ce</code> package doesn't let you write files from within the container.</li>
<li>Pull the development environment image: <code>docker pull public.ecr.aws/l5h5o6z4/broccoli-cli:latest</code></li>
<li>Clone the <a href="https://git.broccolimicro.io/Broccoli/broccoli-cli.git">Toolset for Self Timed Circuits</a>: <code>git clone https://git.broccolimicro.io/Broccoli/broccoli-cli.git</code></li>
<li>Clone the <a href="https://github.com/nbingham1/async-course">Lectures and Exercises</a>: <code>git clone https://github.com/nbingham1/async-course.git</code></li>
<li>Set up the toolset: <code>source broccoli-cli/bcli-develop.sh</code></li>
<li>Download the <a href="https://broccoli-hosting.s3.us-east-2.amazonaws.com/sky130.tar.gz">Skywater 130nm PDK and Configuration Files</a></li>
<li>Extract to your home directory: <code>mkdir ~/tech; tar -xzvf sky130.tar.gz -C ~/tech</code></li>
<li>Configure the technology directory location: <code>export BCLI_TECH="$HOME/tech"</code></li>
<li>Start the docker container for the toolset: <code>bcli up</code></li>
</ol>

<h2>Digital and analog simulation</h2>
<ol>
<li>Connect to the docker container for the toolset: <code>bcli</code></li>
<li><code>cd /host/async-course/lecture_1</code></li>
<li>fill in <code>e1.act</code></li>
<li>compile: <code>make e1</code></li>
<li>run the digital simulation: <code>prsim e1.prs</code></li>
<li><code>source e1.rc</code></li>
<li><code>exit</code></li>
<li>run the analog simulation: <code>cd e1</code></li>
<li><code>prsim env.prs</code></li>
<li><code>source prsim.rc</code></li>
<li><code>exit</code></li>
</ol>

<hr>
<h2>Fundamentals</h2>
<ul>
<li>Alain Martin. <q><a href="https://apps.dtic.mil/sti/pdfs/ADA447737.pdf">The limitations to delay-insensitivity in asynchronous circuits</a>.</q> Springer New York, 1990.</li>
</ul>
<ol>
<li>Digital Logic and Production Rules (<a href="https://docs.google.com/presentation/d/1cLKMn4uYdLjXH_-CSFSHtB_IwZgCw5KPNmtQ7OIhKKQ/edit?usp=share_link">slides</a>, <a href="https://youtu.be/_dsd3ecJ-8Y">video</a>)</li>
<li>Introduction to Self Timed Circuits (<a href="https://docs.google.com/presentation/d/1OzqIr0iPFxu5Yyru-aGmRNN8m_EwbITPKqGwrZ-rIzQ/edit?usp=share_link">slides</a>, <a href="https://youtu.be/nOvawxM2c1I">video</a>)</li>
<li>Weak Condition Half Buffers (<a href="https://docs.google.com/presentation/d/1Ae6GOhyKmqAqawERvFYdDchxlWtKP1cmSZtyE2wq20E/edit?usp=share_link">slides</a>, <a href="https://youtu.be/a-rgJJXfn2I">video</a>)</li>
<li>Fundamental Concepts (<a href="https://docs.google.com/presentation/d/1f23xGafgNvVpY4guUtqyL1xsdXDWSiiRfqSzW01iOHA/edit?usp=share_link">slides</a>, <a href="https://youtu.be/Im1H-s8ZOvU">video</a>)</li>
<li>Pre-Charge Half Buffers (<a href="https://docs.google.com/presentation/d/1Fg7Uer-RXjpMPTauT6M7l8CnJ1Y1Dcn6qQndKsx_7Bg/edit?usp=share_link">slides</a>, <a href="https://youtu.be/6bvNrrWV1Ks">video</a>)</li>
<li>Encoding Data (<a href="https://docs.google.com/presentation/d/1PHXakPZGedAyphqwSpcx1uw0RQ562dQeh3ZTjLnZw2s/edit?usp=share_link">slides</a>, <a href="https://youtu.be/PkEi-iDIyPA">video</a>)</li>
</ol>

<hr>
<h2>Templated Synthesis</h2>
<ul>
<li>Andrew Lines. <q><a href="https://authors.library.caltech.edu/26834/5/CSTR1998.pdf">Pipelined asynchronous circuits</a>.</q> California Institute of Technology, 1998.</li>
</ul>
<ol>
<li>Multiple Requests (<a href="https://docs.google.com/presentation/d/1s_f3T7RSWY7VonrMGS_M-SNdooi7cuic0O5wLWw85O4/edit?usp=share_link">slides</a>, <a href="https://youtu.be/51VIQZzjbcY">video</a>)</li>
<li>Early Out and Stack Length (<a href="https://docs.google.com/presentation/d/1iFA7rXCNSSa9zDEqBfaddh-w30ixjOPi9SmSWKnzHjM/edit?usp=share_link">slides</a>, video)</li>
<li>Function Blocks (<a href="https://docs.google.com/presentation/d/169Bvo2WfLbIdNftJpTsod2BLpuai5bUOgmNEvfK_cyk/edit?usp=share_link">slides</a>, video)</li>
<li>Conditional Inputs and Outputs (<a href="https://docs.google.com/presentation/d/1nXX4WGaIJvcG3CUZzMOjIllyQe81UEInZ6kzA65aitg/edit?usp=share_link">slides</a>, video)</li>
<li>Internal Memory (<a href="https://docs.google.com/presentation/d/1Tme2K670CnikIEX6aqYH_krpukfNJIAZXqUp0d_spv4/edit?usp=share_link">slides</a>, video)</li>
<li>Protected Forward Drivers (<a href="https://docs.google.com/presentation/d/1CO_WGqkgJpxIOGpSIcCbnd1i7_t2oloIKbncIudVl5E/edit?usp=share_link">slides</a>, video)</li>
</ol>

<hr>
<h2>Formal Synthesis</h2>
<ul>
<li>Alain Martin. <q><a href="https://authors.library.caltech.edu/26746/2/postscript.pdf">Synthesis of asynchronous VLSI circuits</a>.</q> California Institute of Technology, 1991.</li>
<li>Rajit Manohar. <q><a href="https://csl.yale.edu/~rajit/ps/2phase.pdf">An analysis of reshuffled handshaking expansions</a>.</q> Proceedings Seventh International Symposium on Asynchronous Circuits and Systems (ASYNC), IEEE, 2001.</li>
</ul>
<ol>
<li>Handshake Expansion and Reshuffling (<a href="https://docs.google.com/presentation/d/1Cjdcc43FuQkDwYWfZaaUgW7zwDpzmnJi6e053RyDCiI/edit?usp=share_link">slides</a>, video)</li>
<li>Projection and Process Decomposition (<a href="https://docs.google.com/presentation/d/1fXyl0wN0fv4famViQDVF_8QApX_w_qpV0blpjHbfB8M/edit?usp=share_link">slides</a>, video)</li>
<li>Simulation and State Elaboration (<a href="https://docs.google.com/presentation/d/1EAigIlVp28rD18Mkruxvsko_O_NQGI2qISWhO0gteHo/edit?usp=share_link">slides</a>, video)</li>
<li>State Conflicts and State Variable Insertion (<a href="https://docs.google.com/presentation/d/1NI-LZrIMI5yvlKZjqODRm32WSbFEpjYA7WzkWfSq0Ug/edit?usp=sharing">slides</a>, video)</li>
<li>Guard Strengthening (slides, video)</li>
<li>Bubble Reshuffling (slides, video)</li>
<li>Reset Circuitry (slides, video)</li>
</ol>

<hr>
<h2>Advanced Topics</h2>
<ol>
<li>Advanced Internal Memory (slides, video)</li>
<li>Optimization Techniques (slides, video)</li>
<li>Exchange Channels (<a href="https://docs.google.com/presentation/d/1bujkCqs-5HKKHDRdo_iM0S6Byzh8RAWoymV6BtUTdvA/edit?usp=sharing">slides</a>, video)</li>
<li>Synchronization and Non-Deterministic Behavior (<a href="https://docs.google.com/presentation/d/1ybkYp-tTL46dY55aAq2HqurGcnwElfrnLPaaca4T1Fg/edit?usp=sharing">slides</a>, video)</li>
<li>Arbitration Expressions (<a href="https://docs.google.com/presentation/d/1hfMYihDBMVtDfJ3LPqE1Yk6iAPw83NG43BmTYJZF1TI/edit?usp=sharing">slides</a>, video)</li>
</ol>

</article>

