********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:57:02
COMMAND: -cd verilog/src/unisims PLLE3_ADV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l PLLE3_ADV.v.log

[ERR:UH0701] PLLE3_ADV.v:2074: Unsupported statement "<n<> u<28340> t<Tf_port_declaration> p<28341> c<28326> l<2074>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE3_ADV.v:2075: Unsupported statement "<n<> u<28346> t<Tf_port_declaration> p<28347> c<28342> l<2075>>   input  clkdiv;
".

[ERR:UH0701] PLLE3_ADV.v:2076: Unsupported statement "<n<> u<28352> t<Tf_port_declaration> p<28353> c<28348> l<2076>>   input  clk_ps;
".

[ERR:UH0701] PLLE3_ADV.v:2077: Unsupported statement "<n<> u<28370> t<Tf_port_declaration> p<28371> c<28354> l<2077>>   input reg [160:0] clk_ps_name;
".

[ERR:UH0701] PLLE3_ADV.v:2104: Unsupported statement "<n<> u<28616> t<Tf_port_declaration> p<28617> c<28602> l<2104>>   output [8:0] clk_ht1;
".

[ERR:UH0701] PLLE3_ADV.v:2105: Unsupported statement "<n<> u<28632> t<Tf_port_declaration> p<28633> c<28618> l<2105>>   output [8:0] clk_div;
".

[ERR:UH0701] PLLE3_ADV.v:2106: Unsupported statement "<n<> u<28648> t<Tf_port_declaration> p<28649> c<28634> l<2106>>   output [8:0] clk_div1;
".

[ERR:UH0701] PLLE3_ADV.v:2107: Unsupported statement "<n<> u<28664> t<Tf_port_declaration> p<28665> c<28650> l<2107>>   input [7:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2108: Unsupported statement "<n<> u<28680> t<Tf_port_declaration> p<28681> c<28666> l<2108>>   input [7:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2109: Unsupported statement "<n<> u<28686> t<Tf_port_declaration> p<28687> c<28682> l<2109>>   input clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2110: Unsupported statement "<n<> u<28692> t<Tf_port_declaration> p<28693> c<28688> l<2110>>   input clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2131: Unsupported statement "<n<> u<28905> t<Tf_port_declaration> p<28906> c<28891> l<2131>>   output [7:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2132: Unsupported statement "<n<> u<28921> t<Tf_port_declaration> p<28922> c<28907> l<2132>>   output [7:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2133: Unsupported statement "<n<> u<28927> t<Tf_port_declaration> p<28928> c<28923> l<2133>>   output clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2134: Unsupported statement "<n<> u<28933> t<Tf_port_declaration> p<28934> c<28929> l<2134>>   output clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2135: Unsupported statement "<n<> u<28939> t<Tf_port_declaration> p<28940> c<28935> l<2135>>   input  CLKOUT_DIVIDE;
".

[ERR:UH0701] PLLE3_ADV.v:2136: Unsupported statement "<n<> u<28945> t<Tf_port_declaration> p<28946> c<28941> l<2136>>   input  CLKOUT_DUTY_CYCLE;
".

[ERR:UH0701] PLLE3_ADV.v:2247: Unsupported statement "<n<> u<30467> t<Tf_port_declaration> p<30468> c<30453> l<2247>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE3_ADV.v:2248: Unsupported statement "<n<> u<30473> t<Tf_port_declaration> p<30474> c<30469> l<2248>>   output clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2249: Unsupported statement "<n<> u<30479> t<Tf_port_declaration> p<30480> c<30475> l<2249>>   output clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2250: Unsupported statement "<n<> u<30495> t<Tf_port_declaration> p<30496> c<30481> l<2250>>   input [15:0]  di_in;
".

[ERR:UH0701] PLLE3_ADV.v:2251: Unsupported statement "<n<> u<30511> t<Tf_port_declaration> p<30512> c<30497> l<2251>>   input [6:0] daddr_in;
".

[ERR:UH0701] PLLE3_ADV.v:2260: Unsupported statement "<n<> u<30610> t<Tf_port_declaration> p<30611> c<30596> l<2260>>   output  [6:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2261: Unsupported statement "<n<> u<30626> t<Tf_port_declaration> p<30627> c<30612> l<2261>>   output  [6:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2262: Unsupported statement "<n<> u<30642> t<Tf_port_declaration> p<30643> c<30628> l<2262>>   input [15:0] di_in_tmp;
".

[ERR:UH0701] PLLE3_ADV.v:2263: Unsupported statement "<n<> u<30658> t<Tf_port_declaration> p<30659> c<30644> l<2263>>   input [6:0] daddr_in_tmp;
".

[NTE:CP0309] PLLE3_ADV.v:76: Implicit port type (wire) for "CLKFBOUT",
there are 8 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 26
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

