{
	"author": ["Vijay S. Iyengar", "Louise Trevillyan", "Pradip Bose"],
	"booktitle": "Proceedings of the Second International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/1996",
	"dblpkey": "conf/hpca/IyengarTB96",
	"doi": "10.1109/HPCA.1996.501174",
	"ee": ["http://dx.doi.org/10.1109/HPCA.1996.501174", "http://doi.ieeecomputersociety.org/10.1109/HPCA.1996.501174"],
	"isbn": "0-8186-7237-4",
	"pages": "62-72",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["repres", "trace", "for", "processor", "model", "with", "infinit", "cach"],
	"tag": ["infinity", "modelling"],
	"title": "Representative Traces for Processor Models with Infinite Cache",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 1996
}