Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Neander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Neander.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Neander"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Neander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/DivFreq.vhd" in Library work.
Architecture behavioral of Entity divfreq is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Cont8.vhd" in Library work.
Entity <cont8> compiled.
Entity <cont8> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Mux3.vhd" in Library work.
Architecture behavioral of Entity mux3 is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Registrador.vhd" in Library work.
Entity <registrador> compiled.
Entity <registrador> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/ipcore_dir/Memoria.vhd" in Library work.
Architecture memoria_a of Entity memoria is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/RegistradorRDM.vhd" in Library work.
Entity <registradorrdm> compiled.
Entity <registradorrdm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/ULA.vhd" in Library work.
Architecture behavioral of Entity ula is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Reg2.vhd" in Library work.
Entity <reg2> compiled.
Entity <reg2> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/UnidadeControle.vhd" in Library work.
Architecture behavioral of Entity unidadecontrole is up to date.
Compiling vhdl file "C:/Users/natal/Documents/GitHub/Neander/Neander.vhd" in Library work.
Architecture behavioral of Entity neander is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Neander> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivFreq> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Cont8> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Mux3> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Registrador> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RegistradorRDM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ULA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Reg2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <UnidadeControle> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Neander> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/natal/Documents/GitHub/Neander/Neander.vhd" line 101: Instantiating black box module <Memoria>.
Entity <Neander> analyzed. Unit <Neander> generated.

Analyzing Entity <DivFreq> in library <work> (Architecture <Behavioral>).
Entity <DivFreq> analyzed. Unit <DivFreq> generated.

Analyzing Entity <Cont8> in library <work> (Architecture <Behavioral>).
Entity <Cont8> analyzed. Unit <Cont8> generated.

Analyzing Entity <Mux3> in library <work> (Architecture <Behavioral>).
Entity <Mux3> analyzed. Unit <Mux3> generated.

Analyzing Entity <Registrador> in library <work> (Architecture <Behavioral>).
Entity <Registrador> analyzed. Unit <Registrador> generated.

Analyzing Entity <Mux> in library <work> (Architecture <Behavioral>).
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <RegistradorRDM> in library <work> (Architecture <Behavioral>).
Entity <RegistradorRDM> analyzed. Unit <RegistradorRDM> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <Behavioral>).
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <ULA> in library <work> (Architecture <Behavioral>).
Entity <ULA> analyzed. Unit <ULA> generated.

Analyzing Entity <Reg2> in library <work> (Architecture <Behavioral>).
Entity <Reg2> analyzed. Unit <Reg2> generated.

Analyzing Entity <UnidadeControle> in library <work> (Architecture <Behavioral>).
Entity <UnidadeControle> analyzed. Unit <UnidadeControle> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivFreq>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/DivFreq.vhd".
    Found 1-bit register for signal <clock>.
    Found 32-bit up counter for signal <cont>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <DivFreq> synthesized.


Synthesizing Unit <Cont8>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Cont8.vhd".
    Found 1-bit register for signal <cargaAnt>.
    Found 8-bit up counter for signal <dado>.
    Found 1-bit register for signal <incAnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Cont8> synthesized.


Synthesizing Unit <Mux3>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Mux3.vhd".
Unit <Mux3> synthesized.


Synthesizing Unit <Registrador>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Registrador.vhd".
    Found 1-bit register for signal <cargaAnt>.
    Found 8-bit register for signal <Entrada>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Registrador> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Mux.vhd".
Unit <Mux> synthesized.


Synthesizing Unit <RegistradorRDM>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/RegistradorRDM.vhd".
    Found 1-bit register for signal <cargaAnt>.
    Found 8-bit register for signal <Entrada>.
    Found 1-bit register for signal <RDant>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <RegistradorRDM> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Decoder.vhd".
    Found 1-of-16 decoder for signal <inst>.
    Summary:
	inferred   1 Decoder(s).
Unit <Decoder> synthesized.


Synthesizing Unit <ULA>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/ULA.vhd".
    Found 8x8-bit multiplier for signal <mult>.
    Found 8-bit addsub for signal <soma$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <ULA> synthesized.


Synthesizing Unit <Reg2>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Reg2.vhd".
    Found 1-bit register for signal <cargaAnt>.
    Found 2-bit register for signal <dado>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Reg2> synthesized.


Synthesizing Unit <UnidadeControle>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/UnidadeControle.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 48                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clkDiv                    (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clkDiv>.
    Found 32-bit up counter for signal <cont>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <UnidadeControle> synthesized.


Synthesizing Unit <Neander>.
    Related source file is "C:/Users/natal/Documents/GitHub/Neander/Neander.vhd".
WARNING:Xst:647 - Input <button_mem_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_mem_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_data_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_data_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <opcode<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Neander> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 10
 2-bit register                                        : 1
 8-bit register                                        : 4
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UC/state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0011
 s3    | 0010
 s4    | 0110
 s5    | 0111
 s6    | 0101
 s7    | 0100
 s8    | 1100
-------------------
Reading core <ipcore_dir/Memoria.ngc>.
Loading core <Memoria> for timing and area information for instance <BRAM>.
WARNING:Xst:2677 - Node <Entrada_0> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <Entrada_1> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <Entrada_2> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <Entrada_3> of sequential type is unconnected in block <RI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Neander> ...

Optimizing unit <Cont8> ...

Optimizing unit <Registrador> ...

Optimizing unit <RegistradorRDM> ...

Optimizing unit <ULA> ...

Optimizing unit <UnidadeControle> ...
WARNING:Xst:2677 - Node <RI/Entrada_3> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <RI/Entrada_2> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <RI/Entrada_1> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <RI/Entrada_0> of sequential type is unconnected in block <Neander>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Neander, actual ratio is 15.
FlipFlop RI/Entrada_5 has been replicated 1 time(s)
FlipFlop RI/Entrada_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Neander.ngr
Top Level Output File Name         : Neander
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 462
#      GND                         : 2
#      INV                         : 13
#      LUT1                        : 69
#      LUT2                        : 20
#      LUT2_L                      : 1
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT3_L                      : 7
#      LUT4                        : 106
#      LUT4_D                      : 11
#      LUT4_L                      : 2
#      MUXCY                       : 92
#      MUXF5                       : 30
#      MUXF6                       : 8
#      VCC                         : 2
#      XORCY                       : 80
# FlipFlops/Latches                : 118
#      FDC                         : 4
#      FDCE                        : 40
#      FDE                         : 9
#      FDR                         : 65
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      128  out of    960    13%  
 Number of Slice Flip Flops:            118  out of   1920     6%  
 Number of 4 input LUTs:                248  out of   1920    12%  
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DIV_FREQ/clock1                    | BUFG                   | 82    |
clk                                | BUFGP                  | 33    |
UC/clkDiv                          | NONE(UC/state_FSM_FFd4)| 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.697ns (Maximum Frequency: 85.492MHz)
   Minimum input arrival time before clock: 4.340ns
   Maximum output required time after clock: 7.307ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_FREQ/clock1'
  Clock period: 11.697ns (frequency: 85.492MHz)
  Total number of paths / destination ports: 11304 / 185
-------------------------------------------------------------------------
Delay:               11.697ns (Levels of Logic = 10)
  Source:            RI/Entrada_7 (FF)
  Destination:       NZ/dado_0 (FF)
  Source Clock:      DIV_FREQ/clock1 rising
  Destination Clock: DIV_FREQ/clock1 rising

  Data Path: RI/Entrada_7 to NZ/dado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.243  RI/Entrada_7 (RI/Entrada_7)
     LUT4:I0->O            1   0.704   0.000  UC/selULA<2>_G (N178)
     MUXF5:I1->O          15   0.321   1.192  UC/selULA<2> (selULA<2>)
     LUT4:I0->O            3   0.704   0.566  ULA/soma_mux00002 (ULA/soma_mux0000)
     LUT3:I2->O            1   0.704   0.000  ULA/Maddsub_soma_addsub0000_lut<0> (ULA/Maddsub_soma_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ULA/Maddsub_soma_addsub0000_cy<0> (ULA/Maddsub_soma_addsub0000_cy<0>)
     XORCY:CI->O           2   0.804   0.447  ULA/Maddsub_soma_addsub0000_xor<1> (ULA/soma_addsub0000<1>)
     MUXF5:S->O            1   0.739   0.000  ULA/soma<1>_f5 (ULA/soma<1>_f5)
     MUXF6:I1->O           2   0.521   0.526  ULA/soma<1>_f6 (ULAout<1>)
     LUT2:I1->O            1   0.704   0.455  ULA/NZ_0_cmp_eq00007 (ULA/NZ_0_cmp_eq00007)
     LUT4:I2->O            1   0.704   0.000  ULA/NZ_0_cmp_eq000028 (NZin<0>)
     FDCE:D                    0.308          NZ/dado_0
    ----------------------------------------
    Total                     11.697ns (7.268ns logic, 4.429ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            DIV_FREQ/cont_8 (FF)
  Destination:       DIV_FREQ/cont_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DIV_FREQ/cont_8 to DIV_FREQ/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  DIV_FREQ/cont_8 (DIV_FREQ/cont_8)
     LUT4:I0->O            1   0.704   0.000  DIV_FREQ/clock_cmp_eq0000_wg_lut<0> (DIV_FREQ/clock_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<0> (DIV_FREQ/clock_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<1> (DIV_FREQ/clock_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<2> (DIV_FREQ/clock_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<3> (DIV_FREQ/clock_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<4> (DIV_FREQ/clock_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<5> (DIV_FREQ/clock_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DIV_FREQ/clock_cmp_eq0000_wg_cy<6> (DIV_FREQ/clock_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  DIV_FREQ/clock_cmp_eq0000_wg_cy<7> (DIV_FREQ/clock_cmp_eq0000)
     FDR:R                     0.911          DIV_FREQ/cont_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UC/clkDiv'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 17 / 4
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 2)
  Source:            UC/state_FSM_FFd4 (FF)
  Destination:       UC/state_FSM_FFd1 (FF)
  Source Clock:      UC/clkDiv rising
  Destination Clock: UC/clkDiv rising

  Data Path: UC/state_FSM_FFd4 to UC/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  UC/state_FSM_FFd4 (UC/state_FSM_FFd4)
     LUT4:I0->O           25   0.704   1.435  UC/state_FSM_FFd1-In11 (UC/state_cmp_eq0017)
     LUT2:I0->O            2   0.704   0.000  UC/selRDM1 (selRDM)
     FDC:D                     0.308          UC/state_FSM_FFd1
    ----------------------------------------
    Total                      4.934ns (2.307ns logic, 2.627ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_FREQ/clock1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.340ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       PC/incAnt (FF)
  Destination Clock: DIV_FREQ/clock1 rising

  Data Path: reset to PC/incAnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.218   1.443  reset_IBUF (reset_IBUF)
     LUT3:I0->O            1   0.704   0.420  PC/incAnt_and00001 (PC/incAnt_and0000)
     FDE:CE                    0.555          PC/incAnt
    ----------------------------------------
    Total                      4.340ns (2.477ns logic, 1.863ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_FREQ/clock1'
  Total number of paths / destination ports: 20 / 17
-------------------------------------------------------------------------
Offset:              7.262ns (Levels of Logic = 3)
  Source:            RI/Entrada_7 (FF)
  Destination:       halt (PAD)
  Source Clock:      DIV_FREQ/clock1 rising

  Data Path: RI/Entrada_7 to halt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.147  RI/Entrada_7 (RI/Entrada_7)
     LUT4:I1->O            1   0.704   0.424  UC/halt44_SW0_SW1 (N173)
     LUT4:I3->O            1   0.704   0.420  UC/halt44 (halt_OBUF)
     OBUF:I->O                 3.272          halt_OBUF (halt)
    ----------------------------------------
    Total                      7.262ns (5.271ns logic, 1.991ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UC/clkDiv'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              7.307ns (Levels of Logic = 3)
  Source:            UC/state_FSM_FFd4 (FF)
  Destination:       halt (PAD)
  Source Clock:      UC/clkDiv rising

  Data Path: UC/state_FSM_FFd4 to halt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  UC/state_FSM_FFd4 (UC/state_FSM_FFd4)
     LUT4:I0->O            1   0.704   0.424  UC/halt44_SW0_SW1 (N173)
     LUT4:I3->O            1   0.704   0.420  UC/halt44 (halt_OBUF)
     OBUF:I->O                 3.272          halt_OBUF (halt)
    ----------------------------------------
    Total                      7.307ns (5.271ns logic, 2.036ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.63 secs
 
--> 

Total memory usage is 344248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

