import pytest
import tilelang
import tilelang.language as T
import torch
from tvm import tirx
import tilelang.testing
from tilelang.backend.target import determine_target
from tilelang.utils.device import get_current_device


@tilelang.jit
def kernel_with_warp_sync():
    target_kind = determine_target(tilelang.env.get_default_target(), return_object=True).kind.name

    @T.prim_func
    def main(
        A: T.Tensor((1,), "int32"),
        B: T.Tensor((1,), "int32"),
    ):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            if tx == 0:
                if target_kind != "tang":
                    tirx.call_extern("void", "__nanosleep", 100)
                A[0] = -1
            T.sync_warp()
            if tx == 1:
                B[0] = A[0]

    return main


def test_warp_sync():
    device = get_current_device()
    a = torch.empty((1), device=device, dtype=torch.int32)
    b = torch.empty((1), device=device, dtype=torch.int32)
    kernel = kernel_with_warp_sync()
    source = kernel.get_kernel_source()
    assert "__syncwarp" in source
    kernel(a, b)
    torch.testing.assert_close(b.cpu(), torch.tensor([-1], dtype=torch.int32))


@tilelang.jit
def kernel_with_masked_warp_sync():
    @T.prim_func
    def main(A: T.Tensor((32,), "int32")):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            T.sync_warp(0x0000FFFF)
            A[tx] = tx

    return main


def test_masked_warp_sync_codegen():
    source = kernel_with_masked_warp_sync().get_kernel_source()
    assert "__syncwarp(65535)" in source


@tilelang.jit(out_idx=[-1])
def kernel_with_shfl_sync():
    @T.prim_func
    def main(
        A: T.Tensor((32,), "int32"),
    ):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            val = tx * 10
            broadcast = T.shfl_sync(val, 31)
            A[tx] = broadcast

    return main


def test_shfl_sync():
    # Guards the shfl_sync codegen branch (CUDA and TANG both emit __shfl_sync).
    # Runs on whichever backend TileLang targets in this environment.
    kernel = kernel_with_shfl_sync()
    assert "__shfl_sync" in kernel.get_kernel_source()
    a = kernel()
    # Every lane receives lane 31's value: 31 * 10 = 310.
    expected = torch.full((32,), 310, dtype=torch.int32)
    torch.testing.assert_close(a.cpu(), expected)


# (width, delta) pairs exercise the segmented out-of-range fallback:
#   width=32 is the full warp; width=16 splits the warp into two independent
#     segments, so the shuffle must wrap within a segment, not across it.
#   delta=0    -> identity (every lane reads itself)
#   delta<width-> a block of lanes shifts, the edge lanes keep their own value
#   delta>=width -> every lane is out of range (identity)
# Using value == lane_id (which differs per lane) while delta/width are small
# constants and the mask is 0xFFFFFFFF also makes any mask/value/delta/width
# argument-order slip in codegen produce a wrong result, so it is caught here.
_SHFL_CONFIGS = [(32, 0), (32, 1), (32, 8), (32, 32), (16, 1), (16, 8)]


def _expected_shfl(direction: str, width: int, delta: int) -> torch.Tensor:
    # CUDA __shfl_{down,up}_sync semantics: lanes are grouped into width-sized
    # segments; lane i reads segment-local position (pos +/- delta), or keeps
    # its own value when that position leaves the segment.
    out = torch.arange(32, dtype=torch.int32)
    for i in range(32):
        seg, pos = i // width, i % width
        src = pos + delta if direction == "down" else pos - delta
        if 0 <= src < width:
            out[i] = seg * width + src
    return out


@tilelang.jit(out_idx=[-1])
def kernel_with_shfl_down(delta: int = 1, width: int = 32):
    @T.prim_func
    def main(A: T.Tensor((32,), "int32")):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            A[tx] = T.shfl_down(tx, delta, width=width)

    return main


@pytest.mark.parametrize(("width", "delta"), _SHFL_CONFIGS)
def test_shfl_down(width: int, delta: int):
    # Runs on the TANG backend and asserts the CUDA __shfl_down_sync result, so
    # any TANG/CUDA divergence (out-of-range fallback, segment width, or an
    # argument-order slip) fails rather than silently passing.
    kernel = kernel_with_shfl_down(delta, width)
    assert "__shfl_down_sync" in kernel.get_kernel_source()
    A = kernel()
    torch.testing.assert_close(A.cpu(), _expected_shfl("down", width, delta))


@tilelang.jit(out_idx=[-1])
def kernel_with_shfl_up(delta: int = 1, width: int = 32):
    @T.prim_func
    def main(A: T.Tensor((32,), "int32")):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            A[tx] = T.shfl_up(tx, delta, width=width)

    return main


@pytest.mark.parametrize(("width", "delta"), _SHFL_CONFIGS)
def test_shfl_up(width: int, delta: int):
    # Runs on the TANG backend and asserts the CUDA __shfl_up_sync result, so a
    # TANG/CUDA mismatch (out-of-range fallback, segment width, or an
    # argument-order slip) fails rather than silently passing.
    kernel = kernel_with_shfl_up(delta, width)
    assert "__shfl_up_sync" in kernel.get_kernel_source()
    A = kernel()
    torch.testing.assert_close(A.cpu(), _expected_shfl("up", width, delta))


def _shift(lane, delta):
    """Return the source lane, or the current lane when the shift is out of range."""
    shifted = lane + delta
    return shifted if 0 <= shifted < 32 else lane


# Builtin each shuffle lowers to and the lane its result comes from, in the row
# order shfl_all_ops_kernel writes. The tables differ so the two shapes cannot fold.
SHFL_TEMP_OPS = (
    ("__shfl_sync", lambda lane: 31),
    ("__shfl_xor_sync", lambda lane: lane ^ 1),
    ("__shfl_down_sync", lambda lane: _shift(lane, 1)),
    ("__shfl_up_sync", lambda lane: _shift(lane, -1)),
)
SHFL_INLINE_OPS = (
    ("__shfl_sync", lambda lane: 0),
    ("__shfl_xor_sync", lambda lane: lane ^ 2),
    ("__shfl_down_sync", lambda lane: _shift(lane, 2)),
    ("__shfl_up_sync", lambda lane: _shift(lane, -2)),
)

# One distinct value per lane so a wrong source lane cannot match by accident, on
# float8_e5m2's coarse grid. Lane 0's negative zero needs the byte comparison.
_MANTISSAS = (1.0, 1.25, 1.5, 1.75)
_GRID = [sign * mant * 2.0**exp for exp in range(4) for mant in _MANTISSAS for sign in (1, -1)]
LANE_VALUES = [-0.0, *_GRID[1:]]

# Include zero, sign-bit, infinity, NaN, and ordinary encodings. HIP's implicit
# FP8 -> float -> FP8 fallback happens to round-trip these bytes on gfx942, so
# the compile-time return-type test below separately verifies exact overload
# selection.
ROCM_FP8_BYTE_VALUES = (
    0x00,
    0x80,
    0x7F,
    0xFF,
    0x7C,
    0xFC,
    0x7D,
    0x7E,
    0xFD,
    0xFE,
    0x01,
    0x81,
    0x04,
    0x84,
    0x08,
    0x88,
    0x10,
    0x90,
    0x20,
    0xA0,
    0x30,
    0xB0,
    0x40,
    0xC0,
    0x50,
    0xD0,
    0x60,
    0xE0,
    0x70,
    0xF0,
    0x55,
    0xAA,
)


def shfl_all_ops_kernel(dtype):
    @T.prim_func
    def main(
        A: T.Tensor((32,), dtype),
        B: T.Tensor((len(SHFL_TEMP_OPS) + len(SHFL_INLINE_OPS), 32), dtype),
    ):
        with T.Kernel(1, threads=32):
            tx = T.get_thread_binding()
            # Rows 0-3 copy-initialize the result, rows 4-7 store it inline.
            broadcast = T.shfl_sync(A[tx], 31)
            swapped = T.shfl_xor(A[tx], 1)
            shifted_down = T.shfl_down(A[tx], 1)
            shifted_up = T.shfl_up(A[tx], 1)
            B[0, tx] = broadcast
            B[1, tx] = swapped
            B[2, tx] = shifted_down
            B[3, tx] = shifted_up
            B[4, tx] = T.shfl_sync(A[tx], 0)
            B[5, tx] = T.shfl_xor(A[tx], 2)
            B[6, tx] = T.shfl_down(A[tx], 2)
            B[7, tx] = T.shfl_up(A[tx], 2)

    return main


@pytest.mark.parametrize("dtype", [T.float16, T.bfloat16, T.float8_e4m3, T.float8_e5m2])
def test_shfl_narrow_float_dtypes(dtype):
    if get_current_device().type == "ptpu" and dtype in (T.float8_e4m3, T.float8_e5m2):
        pytest.skip("TANG FP8 types are storage-only and have no raw shuffle overloads")
    kernel = tilelang.compile(shfl_all_ops_kernel(dtype))
    source = kernel.get_kernel_source()

    values = torch.tensor(LANE_VALUES, device=get_current_device(), dtype=torch.float32)
    torch_dtype = dtype.as_torch()
    rows = len(SHFL_TEMP_OPS) + len(SHFL_INLINE_OPS)
    # out_idx would rebuild a torch tensor from float8 DLPack, unsupported on some versions.
    b = torch.empty(rows, 32, device=get_current_device(), dtype=torch_dtype)
    kernel(values.to(torch_dtype), b)

    # Both shapes must still reach the raw builtin, or these overloads stop being
    # covered. Count in the kernel body, not the preamble.
    body = source[source.rindex("__global__") :]
    for builtin, _ in SHFL_TEMP_OPS:
        assert body.count(f"{builtin}(") == 2

    for base, ops, form in ((0, SHFL_TEMP_OPS, "temporary"), (len(SHFL_TEMP_OPS), SHFL_INLINE_OPS, "inline")):
        for offset, (builtin, src_lane) in enumerate(ops):
            ref = values.cpu()[[src_lane(lane) for lane in range(32)]].to(torch_dtype)
            # Compare bytes: a float comparison would not separate -0.0 from +0.0.
            got_bytes = b[base + offset].cpu().view(torch.uint8)
            ref_bytes = ref.view(torch.uint8)
            assert torch.equal(got_bytes, ref_bytes), (
                f"{builtin} ({form} form) shuffled the wrong lane: got {got_bytes.tolist()}, expected {ref_bytes.tolist()}"
            )


@tilelang.testing.requires_rocm
@pytest.mark.parametrize("dtype", [T.float8_e4m3, T.float8_e5m2])
def test_shfl_fp8_rocm(dtype):
    kernel = tilelang.compile(shfl_all_ops_kernel(dtype))
    source = kernel.get_kernel_source()

    torch_dtype = dtype.as_torch()
    input_bytes = torch.tensor(ROCM_FP8_BYTE_VALUES, device="cuda", dtype=torch.uint8)
    values = input_bytes.view(torch_dtype)
    rows = len(SHFL_TEMP_OPS) + len(SHFL_INLINE_OPS)
    b = torch.empty(rows, 32, device="cuda", dtype=torch_dtype)
    kernel(values, b)

    # HIP ignores the CUDA-style mask and lowers to the corresponding native
    # builtin. The explicit width=32 preserves logical-warp behavior on wave64.
    body = source[source.rindex("__global__") :]
    for cuda_builtin, _ in SHFL_TEMP_OPS:
        hip_builtin = cuda_builtin.removesuffix("_sync")
        assert body.count(f"{hip_builtin}(") == 2

    for base, ops, form in (
        (0, SHFL_TEMP_OPS, "temporary"),
        (len(SHFL_TEMP_OPS), SHFL_INLINE_OPS, "inline"),
    ):
        for offset, (cuda_builtin, src_lane) in enumerate(ops):
            got_bytes = b[base + offset].view(torch.uint8)
            ref_bytes = input_bytes[[src_lane(lane) for lane in range(32)]]
            hip_builtin = cuda_builtin.removesuffix("_sync")
            assert torch.equal(got_bytes, ref_bytes), (
                f"{hip_builtin} ({form} form) shuffled the wrong lane: got {got_bytes.tolist()}, expected {ref_bytes.tolist()}"
            )


@tilelang.testing.requires_rocm
def test_shfl_fp8_rocm_builtin_return_types():
    from tilelang.contrib import hipcc
    from tilelang.env import TILELANG_TEMPLATE_PATH

    source = r"""
#include <hip/hip_runtime.h>
#include <type_traits>
#include <utility>
#include <tl_templates/hip/hip_fp8.h>

#define TL_ASSERT_FP8_SHFL_RETURN_TYPES(TYPE)                                 \
  static_assert(std::is_same_v<                                               \
                decltype(__shfl(std::declval<TYPE>(), 0, 32)), TYPE>);         \
  static_assert(std::is_same_v<                                               \
                decltype(__shfl_xor(std::declval<TYPE>(), 1, 32)), TYPE>);     \
  static_assert(std::is_same_v<                                               \
                decltype(__shfl_down(std::declval<TYPE>(), 1, 32)), TYPE>);    \
  static_assert(std::is_same_v<                                               \
                decltype(__shfl_up(std::declval<TYPE>(), 1, 32)), TYPE>)

TL_ASSERT_FP8_SHFL_RETURN_TYPES(fp8_e4_t);
TL_ASSERT_FP8_SHFL_RETURN_TYPES(fp8_e5_t);

#undef TL_ASSERT_FP8_SHFL_RETURN_TYPES

extern "C" __global__ void main_kernel() {}
"""
    binary = hipcc.compile_hip(
        source,
        options=["-std=c++17", f"-I{TILELANG_TEMPLATE_PATH}"],
    )
    assert binary


if __name__ == "__main__":
    tilelang.testing.main()
