

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3'
================================================================
* Date:           Fri May 27 19:40:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.413 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  0.544 us|  0.544 us|  136|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_183_3  |      134|      134|        72|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2398|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     4566|     3476|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      385|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4951|     6006|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |urem_32ns_9ns_8_36_1_U35  |urem_32ns_9ns_8_36_1  |        0|   0|  2283|  1738|    0|
    |urem_32s_4ns_3_36_1_U36   |urem_32s_4ns_3_36_1   |        0|   0|  2283|  1738|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   0|  4566|  3476|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln183_fu_563_p2     |         +|   0|  0|    14|           7|           1|
    |add_ln185_fu_577_p2     |         +|   0|  0|    40|          33|          33|
    |add_ln189_1_fu_703_p2   |         +|   0|  0|    25|          18|          18|
    |add_ln189_2_fu_715_p2   |         +|   0|  0|    25|          18|          18|
    |add_ln189_3_fu_727_p2   |         +|   0|  0|    25|          18|          18|
    |add_ln189_fu_694_p2     |         +|   0|  0|    25|          18|          18|
    |sub_ln189_fu_656_p2     |         -|   0|  0|    16|           9|           9|
    |and_ln186_fu_601_p2     |       and|   0|  0|     2|           1|           1|
    |icmp_ln183_fu_557_p2    |      icmp|   0|  0|    11|           7|           8|
    |icmp_ln186_1_fu_589_p2  |      icmp|   0|  0|    20|          33|          33|
    |icmp_ln186_fu_583_p2    |      icmp|   0|  0|    20|          33|          33|
    |r_fu_633_p2             |      lshr|   0|  0|  2171|         512|         512|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |xor_ln186_fu_595_p2     |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  2398|         709|         706|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_item    |   9|          2|    7|         14|
    |item_2_fu_138            |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln186_reg_791                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |item_2_fu_138                      |   7|   0|    7|          0|
    |sub_ln189_reg_829                  |   9|   0|    9|          0|
    |temp_V_reg_800                     |   8|   0|    8|          0|
    |udiv_ln189_1_cast_reg_844          |  18|   0|   18|          0|
    |zext_ln163_2_cast_reg_782          |   7|   0|    9|          2|
    |and_ln186_reg_791                  |  64|  32|    1|          0|
    |temp_V_reg_800                     |  64|  32|    8|          0|
    |udiv_ln189_1_cast_reg_844          |  64|  32|   18|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 385|  96|  222|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|grp_fu_2589_p_din0    |  out|   32|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|grp_fu_2589_p_din1    |  out|   34|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|grp_fu_2589_p_dout0   |   in|   65|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|grp_fu_2589_p_ce      |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3|  return value|
|sext_ln183            |   in|   32|     ap_none|                                    sext_ln183|        scalar|
|add_ln167_cast        |   in|   24|     ap_none|                                add_ln167_cast|        scalar|
|zext_ln167            |   in|   24|     ap_none|                                    zext_ln167|        scalar|
|idx_2_cast            |   in|   26|     ap_none|                                    idx_2_cast|        scalar|
|data_V_1              |   in|  512|     ap_none|                                      data_V_1|        scalar|
|zext_ln163_2          |   in|    7|     ap_none|                                  zext_ln163_2|        scalar|
|sub_ln189_2           |   in|   18|     ap_none|                                   sub_ln189_2|        scalar|
|mul_ln189_2           |   in|   18|     ap_none|                                   mul_ln189_2|        scalar|
|sub_ln189_3           |   in|   18|     ap_none|                                   sub_ln189_3|        scalar|
|mul_ln189_3           |   in|   18|     ap_none|                                   mul_ln189_3|        scalar|
|trunc_ln8             |   in|    3|     ap_none|                                     trunc_ln8|        scalar|
|input_V_0_0_address0  |  out|   18|   ap_memory|                                   input_V_0_0|         array|
|input_V_0_0_ce0       |  out|    1|   ap_memory|                                   input_V_0_0|         array|
|input_V_0_0_we0       |  out|    1|   ap_memory|                                   input_V_0_0|         array|
|input_V_0_0_d0        |  out|    8|   ap_memory|                                   input_V_0_0|         array|
|input_V_0_1_address0  |  out|   18|   ap_memory|                                   input_V_0_1|         array|
|input_V_0_1_ce0       |  out|    1|   ap_memory|                                   input_V_0_1|         array|
|input_V_0_1_we0       |  out|    1|   ap_memory|                                   input_V_0_1|         array|
|input_V_0_1_d0        |  out|    8|   ap_memory|                                   input_V_0_1|         array|
|input_V_0_2_address0  |  out|   18|   ap_memory|                                   input_V_0_2|         array|
|input_V_0_2_ce0       |  out|    1|   ap_memory|                                   input_V_0_2|         array|
|input_V_0_2_we0       |  out|    1|   ap_memory|                                   input_V_0_2|         array|
|input_V_0_2_d0        |  out|    8|   ap_memory|                                   input_V_0_2|         array|
|input_V_0_3_address0  |  out|   18|   ap_memory|                                   input_V_0_3|         array|
|input_V_0_3_ce0       |  out|    1|   ap_memory|                                   input_V_0_3|         array|
|input_V_0_3_we0       |  out|    1|   ap_memory|                                   input_V_0_3|         array|
|input_V_0_3_d0        |  out|    8|   ap_memory|                                   input_V_0_3|         array|
|input_V_0_4_address0  |  out|   18|   ap_memory|                                   input_V_0_4|         array|
|input_V_0_4_ce0       |  out|    1|   ap_memory|                                   input_V_0_4|         array|
|input_V_0_4_we0       |  out|    1|   ap_memory|                                   input_V_0_4|         array|
|input_V_0_4_d0        |  out|    8|   ap_memory|                                   input_V_0_4|         array|
|input_V_1_0_address0  |  out|   18|   ap_memory|                                   input_V_1_0|         array|
|input_V_1_0_ce0       |  out|    1|   ap_memory|                                   input_V_1_0|         array|
|input_V_1_0_we0       |  out|    1|   ap_memory|                                   input_V_1_0|         array|
|input_V_1_0_d0        |  out|    8|   ap_memory|                                   input_V_1_0|         array|
|input_V_1_1_address0  |  out|   18|   ap_memory|                                   input_V_1_1|         array|
|input_V_1_1_ce0       |  out|    1|   ap_memory|                                   input_V_1_1|         array|
|input_V_1_1_we0       |  out|    1|   ap_memory|                                   input_V_1_1|         array|
|input_V_1_1_d0        |  out|    8|   ap_memory|                                   input_V_1_1|         array|
|input_V_1_2_address0  |  out|   18|   ap_memory|                                   input_V_1_2|         array|
|input_V_1_2_ce0       |  out|    1|   ap_memory|                                   input_V_1_2|         array|
|input_V_1_2_we0       |  out|    1|   ap_memory|                                   input_V_1_2|         array|
|input_V_1_2_d0        |  out|    8|   ap_memory|                                   input_V_1_2|         array|
|input_V_1_3_address0  |  out|   18|   ap_memory|                                   input_V_1_3|         array|
|input_V_1_3_ce0       |  out|    1|   ap_memory|                                   input_V_1_3|         array|
|input_V_1_3_we0       |  out|    1|   ap_memory|                                   input_V_1_3|         array|
|input_V_1_3_d0        |  out|    8|   ap_memory|                                   input_V_1_3|         array|
|input_V_1_4_address0  |  out|   18|   ap_memory|                                   input_V_1_4|         array|
|input_V_1_4_ce0       |  out|    1|   ap_memory|                                   input_V_1_4|         array|
|input_V_1_4_we0       |  out|    1|   ap_memory|                                   input_V_1_4|         array|
|input_V_1_4_d0        |  out|    8|   ap_memory|                                   input_V_1_4|         array|
|input_V_2_0_address0  |  out|   18|   ap_memory|                                   input_V_2_0|         array|
|input_V_2_0_ce0       |  out|    1|   ap_memory|                                   input_V_2_0|         array|
|input_V_2_0_we0       |  out|    1|   ap_memory|                                   input_V_2_0|         array|
|input_V_2_0_d0        |  out|    8|   ap_memory|                                   input_V_2_0|         array|
|input_V_2_1_address0  |  out|   18|   ap_memory|                                   input_V_2_1|         array|
|input_V_2_1_ce0       |  out|    1|   ap_memory|                                   input_V_2_1|         array|
|input_V_2_1_we0       |  out|    1|   ap_memory|                                   input_V_2_1|         array|
|input_V_2_1_d0        |  out|    8|   ap_memory|                                   input_V_2_1|         array|
|input_V_2_2_address0  |  out|   18|   ap_memory|                                   input_V_2_2|         array|
|input_V_2_2_ce0       |  out|    1|   ap_memory|                                   input_V_2_2|         array|
|input_V_2_2_we0       |  out|    1|   ap_memory|                                   input_V_2_2|         array|
|input_V_2_2_d0        |  out|    8|   ap_memory|                                   input_V_2_2|         array|
|input_V_2_3_address0  |  out|   18|   ap_memory|                                   input_V_2_3|         array|
|input_V_2_3_ce0       |  out|    1|   ap_memory|                                   input_V_2_3|         array|
|input_V_2_3_we0       |  out|    1|   ap_memory|                                   input_V_2_3|         array|
|input_V_2_3_d0        |  out|    8|   ap_memory|                                   input_V_2_3|         array|
|input_V_2_4_address0  |  out|   18|   ap_memory|                                   input_V_2_4|         array|
|input_V_2_4_ce0       |  out|    1|   ap_memory|                                   input_V_2_4|         array|
|input_V_2_4_we0       |  out|    1|   ap_memory|                                   input_V_2_4|         array|
|input_V_2_4_d0        |  out|    8|   ap_memory|                                   input_V_2_4|         array|
|input_V_3_0_address0  |  out|   18|   ap_memory|                                   input_V_3_0|         array|
|input_V_3_0_ce0       |  out|    1|   ap_memory|                                   input_V_3_0|         array|
|input_V_3_0_we0       |  out|    1|   ap_memory|                                   input_V_3_0|         array|
|input_V_3_0_d0        |  out|    8|   ap_memory|                                   input_V_3_0|         array|
|input_V_3_1_address0  |  out|   18|   ap_memory|                                   input_V_3_1|         array|
|input_V_3_1_ce0       |  out|    1|   ap_memory|                                   input_V_3_1|         array|
|input_V_3_1_we0       |  out|    1|   ap_memory|                                   input_V_3_1|         array|
|input_V_3_1_d0        |  out|    8|   ap_memory|                                   input_V_3_1|         array|
|input_V_3_2_address0  |  out|   18|   ap_memory|                                   input_V_3_2|         array|
|input_V_3_2_ce0       |  out|    1|   ap_memory|                                   input_V_3_2|         array|
|input_V_3_2_we0       |  out|    1|   ap_memory|                                   input_V_3_2|         array|
|input_V_3_2_d0        |  out|    8|   ap_memory|                                   input_V_3_2|         array|
|input_V_3_3_address0  |  out|   18|   ap_memory|                                   input_V_3_3|         array|
|input_V_3_3_ce0       |  out|    1|   ap_memory|                                   input_V_3_3|         array|
|input_V_3_3_we0       |  out|    1|   ap_memory|                                   input_V_3_3|         array|
|input_V_3_3_d0        |  out|    8|   ap_memory|                                   input_V_3_3|         array|
|input_V_3_4_address0  |  out|   18|   ap_memory|                                   input_V_3_4|         array|
|input_V_3_4_ce0       |  out|    1|   ap_memory|                                   input_V_3_4|         array|
|input_V_3_4_we0       |  out|    1|   ap_memory|                                   input_V_3_4|         array|
|input_V_3_4_d0        |  out|    8|   ap_memory|                                   input_V_3_4|         array|
|input_V_4_0_address0  |  out|   18|   ap_memory|                                   input_V_4_0|         array|
|input_V_4_0_ce0       |  out|    1|   ap_memory|                                   input_V_4_0|         array|
|input_V_4_0_we0       |  out|    1|   ap_memory|                                   input_V_4_0|         array|
|input_V_4_0_d0        |  out|    8|   ap_memory|                                   input_V_4_0|         array|
|input_V_4_1_address0  |  out|   18|   ap_memory|                                   input_V_4_1|         array|
|input_V_4_1_ce0       |  out|    1|   ap_memory|                                   input_V_4_1|         array|
|input_V_4_1_we0       |  out|    1|   ap_memory|                                   input_V_4_1|         array|
|input_V_4_1_d0        |  out|    8|   ap_memory|                                   input_V_4_1|         array|
|input_V_4_2_address0  |  out|   18|   ap_memory|                                   input_V_4_2|         array|
|input_V_4_2_ce0       |  out|    1|   ap_memory|                                   input_V_4_2|         array|
|input_V_4_2_we0       |  out|    1|   ap_memory|                                   input_V_4_2|         array|
|input_V_4_2_d0        |  out|    8|   ap_memory|                                   input_V_4_2|         array|
|input_V_4_3_address0  |  out|   18|   ap_memory|                                   input_V_4_3|         array|
|input_V_4_3_ce0       |  out|    1|   ap_memory|                                   input_V_4_3|         array|
|input_V_4_3_we0       |  out|    1|   ap_memory|                                   input_V_4_3|         array|
|input_V_4_3_d0        |  out|    8|   ap_memory|                                   input_V_4_3|         array|
|input_V_4_4_address0  |  out|   18|   ap_memory|                                   input_V_4_4|         array|
|input_V_4_4_ce0       |  out|    1|   ap_memory|                                   input_V_4_4|         array|
|input_V_4_4_we0       |  out|    1|   ap_memory|                                   input_V_4_4|         array|
|input_V_4_4_d0        |  out|    8|   ap_memory|                                   input_V_4_4|         array|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

