[Inputs]
clk
=byte1_low[3:0]=
=byte1_up[3:0]=
=byte2_low[3:0]=
=byte2_up[3:0]=
=byte3_low[3:0]=
=byte3_up[3:0]=
=byte4_low[3:0]=
=byte4_up[3:0]=
=byte5_low[3:0]=
=byte5_up[3:0]=
=byte6_low[3:0]=
=byte6_up[3:0]=
=byte7_low[3:0]=
=byte7_up[3:0]=
=byte8_low[3:0]=
=byte8_up[3:0]=
[Outputs]
sf_e
e
rs
rw
d
c
b
a
[BiDir]
[ATTRIBUTES]
VeriModel Test_LCD

