{
    "@graph": [
        {
            "@id": "gnd:4347749-5",
            "sameAs": "Field programmable gate array"
        },
        {
            "@id": "gnd:4396978-1",
            "sameAs": "Eingebettetes System"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A644092009",
            "@type": "bibo:Book",
            "P1053": "XVI, 482 S.",
            "creator": [
                "Bailey, Donald Graeme",
                "Bailey, Donald G."
            ],
            "description": [
                "Ill., graph. Darst.",
                "25 cm"
            ],
            "identifier": [
                "(isbn13)9780470828519",
                "(isbn)0470828498",
                "(ppn)644092009",
                "(firstid)GBV:644092009",
                "(isbn13)9780470828526",
                "(isbn13)9780470828502",
                "(isbn13)9781118073315",
                "(isbn13)9780470828496"
            ],
            "publisher": "IEEE",
            "http://purl.org/dc/elements/1.1/subject": [
                "Field programmable gate arrays",
                "(classificationName=ddc)621.39/9",
                "(classificationName=rvk)ZN 4950",
                "(classificationName=rvk)ZN 6050",
                "(classificationName=bk, id=10641853X)53.55 - Mikroelektronik",
                "(classificationName=loc)TK7895.E42",
                "Embedded computer systems",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=ddc-dbn)TEC008070",
                "(classificationName=bk, id=106414070)53.52 - Elektronische Schaltungen"
            ],
            "title": "Design for embedded image processing on FPGAs",
            "abstract": [
                "\"Introductory material will consider the problem of embedded image processing, and how some of the issues may be solved using parallel hardware solutions. Field programmable gate arrays (FPGAs) are introduced as a technology that provides flexible, fine-grained hardware that can readily exploit parallelism within many image processing algorithms. A brief review of FPGA programming languages provides the link between a software mindset normally associated with image processing algorithms, and the hardware mindset required for efficient utilization of a parallel hardware design. The bulk of the book will focus on the design process, and in particular how designing an FPGA implementation differs from a conventional software implementation. Particular attention is given to the techniques for mapping an algorithm onto an FPGA implementation, considering timing, memory bandwidth and resource constraints, and efficient hardware computational techniques. Extensive coverage will be given of a range of image processing operations, discussing efficient implementations and how these may vary according to the application. The techniques will be illustrated with several example applications or case studies from projects or applications I have been involves with. Issues such as interfacing between the FPGA and peripheral devices will be covered briefly, as will designing the system in such a way that it can be more readily debugged and tuned\"--",
                "\"The bulk of the book will focus on the design process, and in particular how designing an FPGA implementation differs from a conventional software implementation\"--"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "issued": "2011",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1044",
            "subject": [
                "gnd:4396978-1",
                "gnd:4347749-5"
            ],
            "tableOfContents": "http://www.gbv.de/dms/ilmenau/toc/644092009.PDF",
            "P60163": "[Piscataway, NJ]"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "title": "http://purl.org/dc/elements/1.1/title",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "subject": {
            "@id": "http://purl.org/dc/terms/subject",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "issued": "http://purl.org/dc/terms/issued",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "contributor": "http://purl.org/dc/terms/contributor",
        "license": "http://purl.org/dc/terms/license",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}