<pre>name: net_wire
description: wire net test
should_fail: 0
tags: 6.6.1
files: <a href="../../../../tests/generated/nets/6.6.1--net_wire.sv" target="file-frame">tests/generated/nets/6.6.1--net_wire.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/generated/nets/6.6.1--net_wire.sv" target="file-frame">tests/generated/nets/6.6.1--net_wire.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>