/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:20 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_MASTER_BIAS_CTRL_H__
#define __ADI_APOLLO_BF_MASTER_BIAS_CTRL_H__

/*============= D E F I N E S ==============*/
#define MBIAS0                                                  0x4C001800
#define MBIAS1                                                  0x4C001C00

#define REG_MBIAS_IGEN_PWRDWN_ADDR(inst)                        ((inst) + 0x00000100)
#define BF_MBIAS_IGEN_PD_INFO(inst)                             ((inst) + 0x00000100), 0x00000100
#define BF_MBIAS_TRIM_COMP_PD_INFO(inst)                        ((inst) + 0x00000100), 0x00000101
#define BF_MBIAS_TRIM_COMP_PD_RD_INFO(inst)                     ((inst) + 0x00000100), 0x00000104

#define REG_MBIAS_BG_CTAT_TRIM_ADDR(inst)                       ((inst) + 0x00000101)
#define BF_MBIAS_BG_CTAT_INFO(inst)                             ((inst) + 0x00000101), 0x00000400
#define BF_MBIAS_BG_CTAT_D_INFO(inst)                           ((inst) + 0x00000101), 0x00000104
#define BF_MBIAS_BG_CURVE_D_IN_INFO(inst)                       ((inst) + 0x00000101), 0x00000105

#define REG_MBIAS_TRIM_AUTO_ADDR(inst)                          ((inst) + 0x00000102)
#define BF_MBIAS_TRIM_AUTO_INFO(inst)                           ((inst) + 0x00000102), 0x00000100

#define REG_MBIAS_BG_PTAT_TRIM_ADDR(inst)                       ((inst) + 0x00000103)
#define BF_MBIAS_BG_PTAT_INFO(inst)                             ((inst) + 0x00000103), 0x00000600

#define REG_MBIAS_BG_LEVEL_TRIM_ADDR(inst)                      ((inst) + 0x00000104)
#define BF_MBIAS_BG_LEVEL_INFO(inst)                            ((inst) + 0x00000104), 0x00000800

#define REG_MBIAS_IGEN_TRIM_CODE_ADDR(inst)                     ((inst) + 0x00000105)
#define BF_MBIAS_IGEN_PTATR_INFO(inst)                          ((inst) + 0x00000105), 0x00000600

#define REG_MBIAS_DEGEN_TRIM_CODE_ADDR(inst)                    ((inst) + 0x00000106)
#define BF_MBIAS_DEGEN_TRIM_CODE_INFO(inst)                     ((inst) + 0x00000106), 0x00000300

#define REG_MBIAS_IGEN_RTRIM_ADDR(inst)                         ((inst) + 0x00000107)
#define BF_MBIAS_RTRIM_TRIGGER_MANUAL_INFO(inst)                ((inst) + 0x00000107), 0x00000100
#define BF_MBIAS_RTRIM_BYP_TRIGGERDEL_INFO(inst)                ((inst) + 0x00000107), 0x00000101
#define BF_MBIAS_RTRIM_CODE_SELECT_INFO(inst)                   ((inst) + 0x00000107), 0x00000102
#define BF_MBIAS_DEGEN_TRIM_CODE_SELECT_INFO(inst)              ((inst) + 0x00000107), 0x00000103
#define BF_MBIAS_RTRIM_RESETB_INFO(inst)                        ((inst) + 0x00000107), 0x00000104
#define BF_MBIAS_TRIM_REPEAT_INFO(inst)                         ((inst) + 0x00000107), 0x00000105
#define BF_MBIAS_RTRIM_CHOP_CNTL_INFO(inst)                     ((inst) + 0x00000107), 0x00000206

#ifdef USE_PRIVATE_BF
#define REG_MBIAS_IGEN_RTRIM_RB_ADDR(inst)                      ((inst) + 0x00000108)
#define BF_MBIAS_IGEN_PTATR_CODE_RB_INFO(inst)                  ((inst) + 0x00000108), 0x00000600
#define BF_MBIAS_IGEN_PTATR_TRIM_DONE_INFO(inst)                ((inst) + 0x00000108), 0x00000106
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_MBIAS_DEGEN_TRIM_RB_ADDR(inst)                      ((inst) + 0x00000109)
#define BF_MBIAS_DEGEN_TRIM_CODE_RB_INFO(inst)                  ((inst) + 0x00000109), 0x00000300
#endif /* USE_PRIVATE_BF */

#define REG_MBIAS_IGEN_MISC_ADDR(inst)                          ((inst) + 0x0000010A)
#define BF_MBIAS_AMUX_SEL_INFO(inst)                            ((inst) + 0x0000010A), 0x00000400

#define REG_MBIAS_IGEN_MISC2_ADDR(inst)                         ((inst) + 0x0000010B)
#define BF_MBIAS_SPARE_INFO(inst)                               ((inst) + 0x0000010B), 0x00000800

#define REG_MBIAS_EN_CTRL_ADDR(inst)                            ((inst) + 0x0000010C)
#define BF_MBIAS_DFT_EN_INFO(inst)                              ((inst) + 0x0000010C), 0x00000100
#define BF_MBIAS_BANDGAP_VREF_EN_INFO(inst)                     ((inst) + 0x0000010C), 0x00000104

#define REG_MBIAS_BYPASS_RES_CTRL_ADDR(inst)                    ((inst) + 0x0000010D)
#define BF_MBIAS_BYPASS_BIAS_RES_INFO(inst)                     ((inst) + 0x0000010D), 0x00000100
#define BF_MBIAS_BYPASS_ICON_RES_INFO(inst)                     ((inst) + 0x0000010D), 0x00000204

#define REG_MBIAS_CALCLK_CTRL_ADDR(inst)                        ((inst) + 0x0000010E)
#define BF_MBIAS_CALCLK_EN_INFO(inst)                           ((inst) + 0x0000010E), 0x00000100
#define BF_MBIAS_CALCLK_SEL_INFO(inst)                          ((inst) + 0x0000010E), 0x00000101
#define BF_MBIAS_CALCLK_DIV_INFO(inst)                          ((inst) + 0x0000010E), 0x00000204

#define REG_TUNER_CALCLK_CTRL_ADDR(inst)                        ((inst) + 0x0000010F)
#define BF_TUNER_CALCLK_EN_INFO(inst)                           ((inst) + 0x0000010F), 0x00000100
#define BF_TUNER_CALCLK_DIV_INFO(inst)                          ((inst) + 0x0000010F), 0x00000204

#define REG_TUNER_RESET_ADDR(inst)                              ((inst) + 0x00000110)
#define BF_TUNER_RESET_INFO(inst)                               ((inst) + 0x00000110), 0x00000100

#define REG_ADC_CLK_DIV_CTRL_ADDR(inst)                         ((inst) + 0x00000122)
#define BF_ADC_CLK_PATH_EN_INFO(inst)                           ((inst) + 0x00000122), 0x00000100
#define BF_ADC_DIVBY2_INFO(inst)                                ((inst) + 0x00000122), 0x00000104

#define REG_DAC_CLK_DIV_CTRL_ADDR(inst)                         ((inst) + 0x00000123)
#define BF_DAC_CLK_PATH_EN_INFO(inst)                           ((inst) + 0x00000123), 0x00000100
#define BF_DAC_DIVBY2_INFO(inst)                                ((inst) + 0x00000123), 0x00000104

#define REG_ADC_CLK_INV_ADDR(inst)                              ((inst) + 0x00000124)
#define BF_ADC_INCLK_INVERT0_INFO(inst)                         ((inst) + 0x00000124), 0x00000100
#define BF_ADC_INCLK_INVERT1_INFO(inst)                         ((inst) + 0x00000124), 0x00000104

#define REG_DBG_CLK_CTRL_ADDR(inst)                             ((inst) + 0x00000125)
#define BF_DEBUG_CLK_EN_INFO(inst)                              ((inst) + 0x00000125), 0x00000100
#define BF_DEBUG_CLK_SEL_INFO(inst)                             ((inst) + 0x00000125), 0x00000204

#define REG_ADC_DBG_CTRL_ADDR(inst)                             ((inst) + 0x00000126)
#define BF_ADC_DEBUG_EN_INFO(inst)                              ((inst) + 0x00000126), 0x00000100
#define BF_ADC_DEBUG_SEL0_INFO(inst)                            ((inst) + 0x00000126), 0x00000204
#define BF_ADC_DEBUG_SEL1_INFO(inst)                            ((inst) + 0x00000126), 0x00000206

#define REG_DAC_DBG_CTRL_ADDR(inst)                             ((inst) + 0x00000127)
#define BF_DAC_DEBUG_EN_INFO(inst)                              ((inst) + 0x00000127), 0x00000100
#define BF_DAC_DEBUG_SEL0_INFO(inst)                            ((inst) + 0x00000127), 0x00000204
#define BF_DAC_DEBUG_SEL1_INFO(inst)                            ((inst) + 0x00000127), 0x00000206

#define REG_CK_EN_CTRL_ADDR(inst)                               ((inst) + 0x00000128)
#define BF_EN_CK_TO_ADC_INFO(inst)                              ((inst) + 0x00000128), 0x00000100
#define BF_EN_CK_TO_DAC_INFO(inst)                              ((inst) + 0x00000128), 0x00000101
#define BF_EN_CK_TO_MCS_MASTER_BIAS_CTRL_INFO(inst)             ((inst) + 0x00000128), 0x00000104

#define REG_CK_DEBUG_CTRL_ADDR(inst)                            ((inst) + 0x00000129)
#define BF_ADC_LATENCY_DEBUG_EN_INFO(inst)                      ((inst) + 0x00000129), 0x00000100
#define BF_ADC_SYNC_DEBUG_EN_INFO(inst)                         ((inst) + 0x00000129), 0x00000101
#define BF_DAC_LATENCY_DEBUG_EN_INFO(inst)                      ((inst) + 0x00000129), 0x00000104
#define BF_DAC_SYNC_DEBUG_EN_INFO(inst)                         ((inst) + 0x00000129), 0x00000105

#define REG_MPU_SEL_ADDR(inst)                                  ((inst) + 0x0000012A)
#define BF_MPU_SELECT_B_INFO(inst)                              ((inst) + 0x0000012A), 0x00000800

#define REG_MPU_CTRL_ADDR(inst)                                 ((inst) + 0x0000012B)
#define BF_MPU_EN_B_INFO(inst)                                  ((inst) + 0x0000012B), 0x00000100
#define BF_MPU_BUS_PRECHARGE_B_INFO(inst)                       ((inst) + 0x0000012B), 0x00000404

#define REG_MPU_SPARE_ADDR(inst)                                ((inst) + 0x0000012C)
#define BF_MPU_SPARE_INFO(inst)                                 ((inst) + 0x0000012C), 0x00000800

#define REG_TEMPS_MAIN_00_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000130)
#define BF_TEMPS_RESET_MASTER_BIAS_CTRL_INFO(inst)              ((inst) + 0x00000130), 0x00000100
#define BF_TEMPS_START_MEASUREMENT_MASTER_BIAS_CTRL_INFO(inst)  ((inst) + 0x00000130), 0x00000101
#define BF_TEMPS_MEASUREMENT_READY_MASTER_BIAS_CTRL_INFO(inst)  ((inst) + 0x00000130), 0x00000104

#define REG_TEMPS_MAIN_01_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000131)

#define REG_TEMPS_MAIN_02_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000132)
#define BF_TEMPS_TEMPERATURE_MASTER_BIAS_CTRL_INFO(inst)        ((inst) + 0x00000132), 0x00000C00

#define REG_TEMPS_MAIN_03_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000133)
#define BF_TEMPS_OFFSET_ADJ_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x00000133), 0x00000700

#define REG_TEMPS_MAIN_04_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000134)
#define BF_TEMPS_SLOPE_ADJ_MASTER_BIAS_CTRL_INFO(inst)          ((inst) + 0x00000134), 0x00000800

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_PD_RESET_MASTER_BIAS_CTRL_ADDR(inst)          ((inst) + 0x00000135)
#define BF_TEMPS_CLK_PD_MASTER_BIAS_CTRL_INFO(inst)             ((inst) + 0x00000135), 0x00000100
#define BF_TEMPS_STARTUP_PD_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x00000135), 0x00000101
#define BF_TEMPS_PTAT_PD_MASTER_BIAS_CTRL_INFO(inst)            ((inst) + 0x00000135), 0x00000102
#define BF_TEMPS_REF_PD_MASTER_BIAS_CTRL_INFO(inst)             ((inst) + 0x00000135), 0x00000103
#define BF_TEMPS_ADC_PD_MASTER_BIAS_CTRL_INFO(inst)             ((inst) + 0x00000135), 0x00000104
#define BF_TEMPS_RESET_ADC_MASTER_BIAS_CTRL_INFO(inst)          ((inst) + 0x00000135), 0x00000107
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_BIAS_PTAT_MASTER_BIAS_CTRL_ADDR(inst)         ((inst) + 0x00000136)
#define BF_TEMPS_CURR_PTAT_MASTER_BIAS_CTRL_INFO(inst)          ((inst) + 0x00000136), 0x00000600
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_BIAS_REF_MASTER_BIAS_CTRL_ADDR(inst)          ((inst) + 0x00000137)
#define BF_TEMPS_CURR_REF_MASTER_BIAS_CTRL_INFO(inst)           ((inst) + 0x00000137), 0x00000600
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_BIAS_IAMP_MASTER_BIAS_CTRL_ADDR(inst)         ((inst) + 0x00000138)
#define BF_TEMPS_CURR_IAMP1_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x00000138), 0x00000400
#define BF_TEMPS_CURR_IAMP2_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x00000138), 0x00000404
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_BIAS_VCM_MASTER_BIAS_CTRL_ADDR(inst)          ((inst) + 0x00000139)
#define BF_TEMPS_CURR_VCM_MASTER_BIAS_CTRL_INFO(inst)           ((inst) + 0x00000139), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_BIAS_COMP_MASTER_BIAS_CTRL_ADDR(inst)         ((inst) + 0x0000013A)
#define BF_TEMPS_CURR_FLASHO_N_MASTER_BIAS_CTRL_INFO(inst)      ((inst) + 0x0000013A), 0x00000400
#define BF_TEMPS_CURR_FLASHO_P_MASTER_BIAS_CTRL_INFO(inst)      ((inst) + 0x0000013A), 0x00000404
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_MUX_IN_MASTER_BIAS_CTRL_ADDR(inst)            ((inst) + 0x0000013B)
#define BF_TEMPS_SEL_MUX_VP_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x0000013B), 0x00000300
#define BF_TEMPS_SEL_MUX_VM_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x0000013B), 0x00000304
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_MUX_BG_CLK_MASTER_BIAS_CTRL_ADDR(inst)        ((inst) + 0x0000013C)
#define BF_TEMPS_SEL_MUX_BG_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x0000013C), 0x00000300
#define BF_TEMPS_CLK_MUX_MASTER_BIAS_CTRL_INFO(inst)            ((inst) + 0x0000013C), 0x00000104
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_TEST_CTRL_MASTER_BIAS_CTRL_ADDR(inst)         ((inst) + 0x0000013D)
#define BF_TEMPS_TEST_MODE_MASTER_BIAS_CTRL_INFO(inst)          ((inst) + 0x0000013D), 0x00000200
#define BF_TEMPS_WAIT_TO_MEASURE_MASTER_BIAS_CTRL_INFO(inst)    ((inst) + 0x0000013D), 0x00000302
#define BF_TEMPS_WAKE_SETTING_MASTER_BIAS_CTRL_INFO(inst)       ((inst) + 0x0000013D), 0x00000305
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_TEST_STATE_STEP_MASTER_BIAS_CTRL_ADDR(inst)   ((inst) + 0x0000013E)
#define BF_TEMPS_TEST_STATE_ADVANCE_MASTER_BIAS_CTRL_INFO(inst) ((inst) + 0x0000013E), 0x00000100
#define BF_TEMPS_TEST_STATE_MASTER_BIAS_CTRL_INFO(inst)         ((inst) + 0x0000013E), 0x00000101
#define BF_TEMPS_MEASURE_CONTROL_MASTER_BIAS_CTRL_INFO(inst)    ((inst) + 0x0000013E), 0x00000204
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_MUX_OBS_CTRL_MASTER_BIAS_CTRL_ADDR(inst)      ((inst) + 0x0000013F)
#define BF_TEMPS_MUX_OBS_CTRL_MASTER_BIAS_CTRL_INFO(inst)       ((inst) + 0x0000013F), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_MUX_OBS_MASTER_BIAS_CTRL_ADDR(inst)           ((inst) + 0x00000140)
#define BF_TEMPS_MUX_OBS_MASTER_BIAS_CTRL_INFO(inst)            ((inst) + 0x00000140), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_TEMPS_TEST_SPARE_00_MASTER_BIAS_CTRL_ADDR(inst)     ((inst) + 0x00000141)

#ifdef USE_PRIVATE_BF
#define REG_TEMPS_TEST_SPARE_01_MASTER_BIAS_CTRL_ADDR(inst)     ((inst) + 0x00000142)
#define BF_TEMPS_CTRL_MASTER_BIAS_CTRL_INFO(inst)               ((inst) + 0x00000142), 0x00001000
#endif /* USE_PRIVATE_BF */

#define REG_TEMPS_ADC_AWAKE_ADDR(inst)                          ((inst) + 0x00000143)
#define BF_TEMPS_ADC_AWAKE_INFO(inst)                           ((inst) + 0x00000143), 0x00000100

#define REG_MB_DAC_GAIN0_LSB_ADDR(inst)                         ((inst) + 0x00000150)
#define BF_MBIAS_DAC_GAIN0_INFO(inst)                           ((inst) + 0x00000150), 0x00000A00

#define REG_MB_DAC_GAIN0_MSB_ADDR(inst)                         ((inst) + 0x00000151)

#define REG_MB_DAC_GAIN1_LSB_ADDR(inst)                         ((inst) + 0x00000152)
#define BF_MBIAS_DAC_GAIN1_INFO(inst)                           ((inst) + 0x00000152), 0x00000A00

#define REG_MB_DAC_GAIN1_MSB_ADDR(inst)                         ((inst) + 0x00000153)

#define REG_MB_DAC_GAIN2_LSB_ADDR(inst)                         ((inst) + 0x00000154)
#define BF_MBIAS_DAC_GAIN2_INFO(inst)                           ((inst) + 0x00000154), 0x00000A00

#define REG_MB_DAC_GAIN2_MSB_ADDR(inst)                         ((inst) + 0x00000155)

#define REG_MB_DAC_GAIN3_LSB_ADDR(inst)                         ((inst) + 0x00000156)
#define BF_MBIAS_DAC_GAIN3_INFO(inst)                           ((inst) + 0x00000156), 0x00000A00

#define REG_MB_DAC_GAIN3_MSB_ADDR(inst)                         ((inst) + 0x00000157)

#define REG_MB_DAC_BLD_GAIN0_LSB_ADDR(inst)                     ((inst) + 0x00000158)
#define BF_MBIAS_DAC_BLD_GAIN0_INFO(inst)                       ((inst) + 0x00000158), 0x00000A00

#define REG_MB_DAC_BLD_GAIN0_MSB_ADDR(inst)                     ((inst) + 0x00000159)

#define REG_MB_DAC_BLD_GAIN1_LSB_ADDR(inst)                     ((inst) + 0x0000015A)
#define BF_MBIAS_DAC_BLD_GAIN1_INFO(inst)                       ((inst) + 0x0000015A), 0x00000A00

#define REG_MB_DAC_BLD_GAIN1_MSB_ADDR(inst)                     ((inst) + 0x0000015B)

#define REG_MB_DAC_BLD_GAIN2_LSB_ADDR(inst)                     ((inst) + 0x0000015C)
#define BF_MBIAS_DAC_BLD_GAIN2_INFO(inst)                       ((inst) + 0x0000015C), 0x00000A00

#define REG_MB_DAC_BLD_GAIN2_MSB_ADDR(inst)                     ((inst) + 0x0000015D)

#define REG_MB_DAC_BLD_GAIN3_LSB_ADDR(inst)                     ((inst) + 0x0000015E)
#define BF_MBIAS_DAC_BLD_GAIN3_INFO(inst)                       ((inst) + 0x0000015E), 0x00000A00

#define REG_MB_DAC_BLD_GAIN3_MSB_ADDR(inst)                     ((inst) + 0x0000015F)

#define REG_DIV_DLYPATH_ADDR(inst)                              ((inst) + 0x00000160)
#define BF_DIV_EN_DELAY_INFO(inst)                              ((inst) + 0x00000160), 0x00000100
#define BF_DIV_PD_TESTPATH_INFO(inst)                           ((inst) + 0x00000160), 0x00000104

#define REG_ADC_DIV_DLYPATH_ADDR(inst)                          ((inst) + 0x00000161)
#define BF_ADC_DIV_EN_DELAY_INFO(inst)                          ((inst) + 0x00000161), 0x00000100
#define BF_ADC_DIV_PD_TESTPATH_INFO(inst)                       ((inst) + 0x00000161), 0x00000104

#define REG_TRIG_CTRL_MASTER_BIAS_CTRL_ADDR(inst)               ((inst) + 0x00000162)
#define BF_TRIGGER_ENABLE_INFO(inst)                            ((inst) + 0x00000162), 0x00000200
#define BF_TRIGGER_SCHMITT_ENABLE_INFO(inst)                    ((inst) + 0x00000162), 0x00000104

#define REG_PD_DACDIV_CTRL_ADDR(inst)                           ((inst) + 0x00000163)
#define BF_PD_DAC_DIV_TO_DAC01_INFO(inst)                       ((inst) + 0x00000163), 0x00000100
#define BF_PD_DAC_DIV_TO_DAC23_INFO(inst)                       ((inst) + 0x00000163), 0x00000101
#define BF_PD_DAC_CORNER_TO_DIV_INFO(inst)                      ((inst) + 0x00000163), 0x00000104

#define REG_CC_CLK_CORN_ADDR(inst)                              ((inst) + 0x00000165)
#define BF_CC_CLK_CORN_INFO(inst)                               ((inst) + 0x00000165), 0x00000100
#define BF_CC_COMP_CORN_INFO(inst)                              ((inst) + 0x00000165), 0x00000104

#define REG_CC_CORN_CFG0_ADDR(inst)                             ((inst) + 0x00000166)
#define BF_CC_CONFIG_CORN_INFO(inst)                            ((inst) + 0x00000166), 0x00001000

#define REG_CC_CORN_CFG1_ADDR(inst)                             ((inst) + 0x00000167)

#define REG_CC_CLK_S_ADDR(inst)                                 ((inst) + 0x00000168)
#define BF_CC_CLK_S_INFO(inst)                                  ((inst) + 0x00000168), 0x00000100
#define BF_CC_COMP_S_INFO(inst)                                 ((inst) + 0x00000168), 0x00000104

#define REG_CC_S_CFG0_ADDR(inst)                                ((inst) + 0x00000169)
#define BF_CC_CONFIG_S_INFO(inst)                               ((inst) + 0x00000169), 0x00001000

#define REG_CC_S_CFG1_ADDR(inst)                                ((inst) + 0x0000016A)

#define REG_CC_CLK_01_ADDR(inst)                                ((inst) + 0x0000016B)
#define BF_CC_CLK_01_INFO(inst)                                 ((inst) + 0x0000016B), 0x00000100
#define BF_CC_COMP_01_INFO(inst)                                ((inst) + 0x0000016B), 0x00000104

#define REG_CC_01_CFG0_ADDR(inst)                               ((inst) + 0x0000016C)
#define BF_CC_CONFIG_01_INFO(inst)                              ((inst) + 0x0000016C), 0x00001000

#define REG_CC_01_CFG1_ADDR(inst)                               ((inst) + 0x0000016D)

#define REG_CC_CLK_23_ADDR(inst)                                ((inst) + 0x0000016E)
#define BF_CC_CLK_23_INFO(inst)                                 ((inst) + 0x0000016E), 0x00000100
#define BF_CC_COMP_23_INFO(inst)                                ((inst) + 0x0000016E), 0x00000104

#define REG_CC_23_CFG0_ADDR(inst)                               ((inst) + 0x0000016F)
#define BF_CC_CONFIG_23_INFO(inst)                              ((inst) + 0x0000016F), 0x00001000

#define REG_CC_23_CFG1_ADDR(inst)                               ((inst) + 0x00000170)

#define REG_CC_CLK_ADC_ADDR(inst)                               ((inst) + 0x00000171)
#define BF_CC_CLK_ADC_INFO(inst)                                ((inst) + 0x00000171), 0x00000100
#define BF_CC_COMP_ADC_INFO(inst)                               ((inst) + 0x00000171), 0x00000104
#define BF_CC_COMP_ADC1_INFO(inst)                              ((inst) + 0x00000171), 0x00000105

#define REG_CC_ADC_CFG0_ADDR(inst)                              ((inst) + 0x00000172)
#define BF_CC_CONFIG_ADC_INFO(inst)                             ((inst) + 0x00000172), 0x00001000

#define REG_CC_ADC_CFG1_ADDR(inst)                              ((inst) + 0x00000173)

#define REG_ADC_LPU_CTRL_ADDR(inst)                             ((inst) + 0x00000174)
#define BF_DIG_VENUSLPU_CHOP_INFO(inst)                         ((inst) + 0x00000174), 0x00000100
#define BF_DIG_VENUSLPU_BUFBYPASS_INFO(inst)                    ((inst) + 0x00000174), 0x00000101
#define BF_DIG_VENUSLPU_SEL_INFO(inst)                          ((inst) + 0x00000174), 0x00000404

#define REG_ADC_INV_CTRL0_ADDR(inst)                            ((inst) + 0x00000175)
#define BF_EN_ADC_INV0_INFO(inst)                               ((inst) + 0x00000175), 0x00000100
#define BF_EN_ADC_INV0_XC_INFO(inst)                            ((inst) + 0x00000175), 0x00000204

#define REG_ADC_INV_CTRL1_ADDR(inst)                            ((inst) + 0x00000176)
#define BF_EN_ADC_INV1_INFO(inst)                               ((inst) + 0x00000176), 0x00000100
#define BF_EN_ADC_INV1_XC_INFO(inst)                            ((inst) + 0x00000176), 0x00000204

#define REG_EN_CK_CC_AMUX_CTRL_ADDR(inst)                       ((inst) + 0x00000177)
#define BF_EN_CK_CC_AMUX_CORNER_INFO(inst)                      ((inst) + 0x00000177), 0x00000100
#define BF_EN_CK_CC_AMUX_ADC0_INFO(inst)                        ((inst) + 0x00000177), 0x00000101
#define BF_EN_CK_CC_AMUX_ADC1_INFO(inst)                        ((inst) + 0x00000177), 0x00000102
#define BF_EN_CK_CC_AMUX_DAC_INFO(inst)                         ((inst) + 0x00000177), 0x00000104
#define BF_EN_CK_CC_AMUX_DAC01_INFO(inst)                       ((inst) + 0x00000177), 0x00000105
#define BF_EN_CK_CC_AMUX_DAC23_INFO(inst)                       ((inst) + 0x00000177), 0x00000106

#define REG_DAC_CK_PATH_EN_CTRL_ADDR(inst)                      ((inst) + 0x00000178)
#define BF_DAC_CLK_PATH_EN01_INFO(inst)                         ((inst) + 0x00000178), 0x00000100
#define BF_DAC_CLK_PATH_EN23_INFO(inst)                         ((inst) + 0x00000178), 0x00000101

#define REG_DIG_DAC01_TMU_ADDR(inst)                            ((inst) + 0x00000179)
#define BF_DIG_DAC01_TMU_LPU_BUFBYPASS_INFO(inst)               ((inst) + 0x00000179), 0x00000100
#define BF_DIG_DAC01_TMU_LPU_CHOP_INFO(inst)                    ((inst) + 0x00000179), 0x00000101
#define BF_DIG_DAC01_TMU_LPU_SEL_INFO(inst)                     ((inst) + 0x00000179), 0x00000404

#define REG_DIG_DAC23_TMU_ADDR(inst)                            ((inst) + 0x0000017A)
#define BF_DIG_DAC23_TMU_LPU_BUFBYPASS_INFO(inst)               ((inst) + 0x0000017A), 0x00000100
#define BF_DIG_DAC23_TMU_LPU_CHOP_INFO(inst)                    ((inst) + 0x0000017A), 0x00000101
#define BF_DIG_DAC23_TMU_LPU_SEL_INFO(inst)                     ((inst) + 0x0000017A), 0x00000404

#define REG_CC_SKEW_DET0_ADDR(inst)                             ((inst) + 0x0000017B)
#define BF_CC_ADC_DET_DUTY_SET_ADC0_INFO(inst)                  ((inst) + 0x0000017B), 0x00000300
#define BF_CC_ADC_DET_DUTY_SET_ADC1_INFO(inst)                  ((inst) + 0x0000017B), 0x00000304

#define REG_CC_SKEW_DET1_ADDR(inst)                             ((inst) + 0x0000017C)
#define BF_CC_SKEW_DET_TRIM_DAC01_INFO(inst)                    ((inst) + 0x0000017C), 0x00000400
#define BF_CC_SKEW_DET_TRIM_DAC23_INFO(inst)                    ((inst) + 0x0000017C), 0x00000404

#define REG_CC_SKEW_DET2_ADDR(inst)                             ((inst) + 0x0000017D)
#define BF_CC_SKEW_DET_TRIM_CORNER_INFO(inst)                   ((inst) + 0x0000017D), 0x00000400
#define BF_CC_SKEW_DET_TRIM_DACC2S_INFO(inst)                   ((inst) + 0x0000017D), 0x00000404

#define REG_CC_SKEW_DET3_ADDR(inst)                             ((inst) + 0x0000017E)
#define BF_CC_SKEW_DET_TRIM_ADC_INFO(inst)                      ((inst) + 0x0000017E), 0x00000400

#define REG_C2B_TL2_CKP_R_PUP_ADDR(inst)                        ((inst) + 0x00000180)
#define BF_C2B_TL2_CLKP_R_PUP_INFO(inst)                        ((inst) + 0x00000180), 0x00000500

#define REG_C2B_TL2_CKP_R_PDN_ADDR(inst)                        ((inst) + 0x00000181)
#define BF_C2B_TL2_CLKP_R_PDN_INFO(inst)                        ((inst) + 0x00000181), 0x00000500

#define REG_C2B_TL2_CKN_R_PUP_ADDR(inst)                        ((inst) + 0x00000182)
#define BF_C2B_TL2_CLKN_R_PUP_INFO(inst)                        ((inst) + 0x00000182), 0x00000500

#define REG_C2B_TL2_CKN_R_PDN_ADDR(inst)                        ((inst) + 0x00000183)
#define BF_C2B_TL2_CLKN_R_PDN_INFO(inst)                        ((inst) + 0x00000183), 0x00000500

#define REG_C2B_TL2_CKP_C_ADDR(inst)                            ((inst) + 0x00000184)
#define BF_C2B_TL2_CLKP_C_INFO(inst)                            ((inst) + 0x00000184), 0x00000500

#define REG_C2B_TL2_CKN_C_ADDR(inst)                            ((inst) + 0x00000185)
#define BF_C2B_TL2_CLKN_C_INFO(inst)                            ((inst) + 0x00000185), 0x00000500

#define REG_C2B_TL2_SYNC_RC_ADDR(inst)                          ((inst) + 0x00000186)
#define BF_C2B_TL2_SYNC_R_INFO(inst)                            ((inst) + 0x00000186), 0x00000200
#define BF_C2B_TL2_SYNC_C_INFO(inst)                            ((inst) + 0x00000186), 0x00000204

#define REG_C2B_TL2_CK_RTERM_ADDR(inst)                         ((inst) + 0x00000187)
#define BF_C2B_TL2_CLKP_RTERM_PUP_INFO(inst)                    ((inst) + 0x00000187), 0x00000200
#define BF_C2B_TL2_CLKP_RTERM_PDN_INFO(inst)                    ((inst) + 0x00000187), 0x00000202
#define BF_C2B_TL2_CLKN_RTERM_PUP_INFO(inst)                    ((inst) + 0x00000187), 0x00000204
#define BF_C2B_TL2_CLKN_RTERM_PDN_INFO(inst)                    ((inst) + 0x00000187), 0x00000206

#define REG_ADC_TL1_CKP_R_PUP_ADDR(inst)                        ((inst) + 0x00000188)
#define BF_ADC_TL1_CLKP_R_PUP_INFO(inst)                        ((inst) + 0x00000188), 0x00000500

#define REG_ADC_TL1_CKP_R_PDN_ADDR(inst)                        ((inst) + 0x00000189)
#define BF_ADC_TL1_CLKP_R_PDN_INFO(inst)                        ((inst) + 0x00000189), 0x00000500

#define REG_ADC_TL1_CKN_R_PUP_ADDR(inst)                        ((inst) + 0x0000018A)
#define BF_ADC_TL1_CLKN_R_PUP_INFO(inst)                        ((inst) + 0x0000018A), 0x00000500

#define REG_ADC_TL1_CKN_R_PDN_ADDR(inst)                        ((inst) + 0x0000018B)
#define BF_ADC_TL1_CLKN_R_PDN_INFO(inst)                        ((inst) + 0x0000018B), 0x00000500

#define REG_ADC_TL1_CKP_C_ADDR(inst)                            ((inst) + 0x0000018C)
#define BF_ADC_TL1_CLKP_C_INFO(inst)                            ((inst) + 0x0000018C), 0x00000500

#define REG_ADC_TL1_CKN_C_ADDR(inst)                            ((inst) + 0x0000018D)
#define BF_ADC_TL1_CLKN_C_INFO(inst)                            ((inst) + 0x0000018D), 0x00000500

#define REG_ADC_TL1_SYNC_RC_ADDR(inst)                          ((inst) + 0x0000018E)
#define BF_ADC_TL1_SYNC_R_INFO(inst)                            ((inst) + 0x0000018E), 0x00000200
#define BF_ADC_TL1_SYNC_C_INFO(inst)                            ((inst) + 0x0000018E), 0x00000204

#define REG_ADC_TL1_CK_RTERM_ADDR(inst)                         ((inst) + 0x0000018F)
#define BF_ADC_TL1_CLKP_RTERM_PUP_INFO(inst)                    ((inst) + 0x0000018F), 0x00000200
#define BF_ADC_TL1_CLKP_RTERM_PDN_INFO(inst)                    ((inst) + 0x0000018F), 0x00000202
#define BF_ADC_TL1_CLKN_RTERM_PUP_INFO(inst)                    ((inst) + 0x0000018F), 0x00000204
#define BF_ADC_TL1_CLKN_RTERM_PDN_INFO(inst)                    ((inst) + 0x0000018F), 0x00000206

#define REG_ADC_TL2_CKP_R_PUP_ADDR(inst)                        ((inst) + 0x00000190)
#define BF_ADC_TL2_CLKP_R_PUP_INFO(inst)                        ((inst) + 0x00000190), 0x00000500

#define REG_ADC_TL2_CKP_R_PDN_ADDR(inst)                        ((inst) + 0x00000191)
#define BF_ADC_TL2_CLKP_R_PDN_INFO(inst)                        ((inst) + 0x00000191), 0x00000500

#define REG_ADC_TL2_CKN_R_PUP_ADDR(inst)                        ((inst) + 0x00000192)
#define BF_ADC_TL2_CLKN_R_PUP_INFO(inst)                        ((inst) + 0x00000192), 0x00000500

#define REG_ADC_TL2_CKN_R_PDN_ADDR(inst)                        ((inst) + 0x00000193)
#define BF_ADC_TL2_CLKN_R_PDN_INFO(inst)                        ((inst) + 0x00000193), 0x00000500

#define REG_ADC_TL2_CKP_C_ADDR(inst)                            ((inst) + 0x00000194)
#define BF_ADC_TL2_CLKP_C_INFO(inst)                            ((inst) + 0x00000194), 0x00000500

#define REG_ADC_TL2_CKN_C_ADDR(inst)                            ((inst) + 0x00000195)
#define BF_ADC_TL2_CLKN_C_INFO(inst)                            ((inst) + 0x00000195), 0x00000500

#define REG_ADC_TL2_SYNC_RC_ADDR(inst)                          ((inst) + 0x00000196)
#define BF_ADC_TL2_SYNC_R_INFO(inst)                            ((inst) + 0x00000196), 0x00000200
#define BF_ADC_TL2_SYNC_C_INFO(inst)                            ((inst) + 0x00000196), 0x00000204

#define REG_ADC_TL2_CK_RTERM_ADDR(inst)                         ((inst) + 0x00000197)
#define BF_ADC_TL2_CLKP_RTERM_PUP_INFO(inst)                    ((inst) + 0x00000197), 0x00000200
#define BF_ADC_TL2_CLKP_RTERM_PDN_INFO(inst)                    ((inst) + 0x00000197), 0x00000202
#define BF_ADC_TL2_CLKN_RTERM_PUP_INFO(inst)                    ((inst) + 0x00000197), 0x00000204
#define BF_ADC_TL2_CLKN_RTERM_PDN_INFO(inst)                    ((inst) + 0x00000197), 0x00000206

#define REG_C2S_CKP_R_PUP_ADDR(inst)                            ((inst) + 0x00000198)
#define BF_C2S_CLKP_R_PUP_INFO(inst)                            ((inst) + 0x00000198), 0x00000500

#define REG_C2S_CKP_R_PDN_ADDR(inst)                            ((inst) + 0x00000199)
#define BF_C2S_CLKP_R_PDN_INFO(inst)                            ((inst) + 0x00000199), 0x00000500

#define REG_C2S_CKN_R_PUP_ADDR(inst)                            ((inst) + 0x0000019A)
#define BF_C2S_CLKN_R_PUP_INFO(inst)                            ((inst) + 0x0000019A), 0x00000500

#define REG_C2S_CKN_R_PDN_ADDR(inst)                            ((inst) + 0x0000019B)
#define BF_C2S_CLKN_R_PDN_INFO(inst)                            ((inst) + 0x0000019B), 0x00000500

#define REG_C2S_CKP_C_ADDR(inst)                                ((inst) + 0x0000019C)
#define BF_C2S_CLKP_C_INFO(inst)                                ((inst) + 0x0000019C), 0x00000500

#define REG_C2S_CKN_C_ADDR(inst)                                ((inst) + 0x0000019D)
#define BF_C2S_CLKN_C_INFO(inst)                                ((inst) + 0x0000019D), 0x00000500

#define REG_C2S_SYNC_RC_ADDR(inst)                              ((inst) + 0x0000019E)
#define BF_C2S_SYNC_R_INFO(inst)                                ((inst) + 0x0000019E), 0x00000200
#define BF_C2S_SYNC_C_INFO(inst)                                ((inst) + 0x0000019E), 0x00000204

#define REG_C2S_CK_RTERM_ADDR(inst)                             ((inst) + 0x0000019F)
#define BF_C2S_CLKP_RTERM_PUP_INFO(inst)                        ((inst) + 0x0000019F), 0x00000200
#define BF_C2S_CLKP_RTERM_PDN_INFO(inst)                        ((inst) + 0x0000019F), 0x00000202
#define BF_C2S_CLKN_RTERM_PUP_INFO(inst)                        ((inst) + 0x0000019F), 0x00000204
#define BF_C2S_CLKN_RTERM_PDN_INFO(inst)                        ((inst) + 0x0000019F), 0x00000206

#define REG_S01_CKP_R_PUP_ADDR(inst)                            ((inst) + 0x000001A0)
#define BF_S01_CLKP_R_PUP_INFO(inst)                            ((inst) + 0x000001A0), 0x00000500

#define REG_S01_CKP_R_PDN_ADDR(inst)                            ((inst) + 0x000001A1)
#define BF_S01_CLKP_R_PDN_INFO(inst)                            ((inst) + 0x000001A1), 0x00000500

#define REG_S01_CKN_R_PUP_ADDR(inst)                            ((inst) + 0x000001A2)
#define BF_S01_CLKN_R_PUP_INFO(inst)                            ((inst) + 0x000001A2), 0x00000500

#define REG_S01_CKN_R_PDN_ADDR(inst)                            ((inst) + 0x000001A3)
#define BF_S01_CLKN_R_PDN_INFO(inst)                            ((inst) + 0x000001A3), 0x00000500

#define REG_S01_CKP_C_ADDR(inst)                                ((inst) + 0x000001A4)
#define BF_S01_CLKP_C_INFO(inst)                                ((inst) + 0x000001A4), 0x00000500

#define REG_S01_CKN_C_ADDR(inst)                                ((inst) + 0x000001A5)
#define BF_S01_CLKN_C_INFO(inst)                                ((inst) + 0x000001A5), 0x00000500

#define REG_S01_SYNC_RC_ADDR(inst)                              ((inst) + 0x000001A6)
#define BF_S01_SYNC_R_INFO(inst)                                ((inst) + 0x000001A6), 0x00000200
#define BF_S01_SYNC_C_INFO(inst)                                ((inst) + 0x000001A6), 0x00000204

#define REG_S01_CK_RTERM_ADDR(inst)                             ((inst) + 0x000001A7)
#define BF_S01_CLKP_RTERM_PUP_INFO(inst)                        ((inst) + 0x000001A7), 0x00000200
#define BF_S01_CLKP_RTERM_PDN_INFO(inst)                        ((inst) + 0x000001A7), 0x00000202
#define BF_S01_CLKN_RTERM_PUP_INFO(inst)                        ((inst) + 0x000001A7), 0x00000204
#define BF_S01_CLKN_RTERM_PDN_INFO(inst)                        ((inst) + 0x000001A7), 0x00000206

#define REG_S23_CKP_R_PUP_ADDR(inst)                            ((inst) + 0x000001A8)
#define BF_S23_CLKP_R_PUP_INFO(inst)                            ((inst) + 0x000001A8), 0x00000500

#define REG_S23_CKP_R_PDN_ADDR(inst)                            ((inst) + 0x000001A9)
#define BF_S23_CLKP_R_PDN_INFO(inst)                            ((inst) + 0x000001A9), 0x00000500

#define REG_S23_CKN_R_PUP_ADDR(inst)                            ((inst) + 0x000001AA)
#define BF_S23_CLKN_R_PUP_INFO(inst)                            ((inst) + 0x000001AA), 0x00000500

#define REG_S23_CKN_R_PDN_ADDR(inst)                            ((inst) + 0x000001AB)
#define BF_S23_CLKN_R_PDN_INFO(inst)                            ((inst) + 0x000001AB), 0x00000500

#define REG_S23_CKP_C_ADDR(inst)                                ((inst) + 0x000001AC)
#define BF_S23_CLKP_C_INFO(inst)                                ((inst) + 0x000001AC), 0x00000500

#define REG_S23_CKN_C_ADDR(inst)                                ((inst) + 0x000001AD)
#define BF_S23_CLKN_C_INFO(inst)                                ((inst) + 0x000001AD), 0x00000500

#define REG_S23_SYNC_RC_ADDR(inst)                              ((inst) + 0x000001AE)
#define BF_S23_SYNC_R_INFO(inst)                                ((inst) + 0x000001AE), 0x00000200
#define BF_S23_SYNC_C_INFO(inst)                                ((inst) + 0x000001AE), 0x00000204

#define REG_S23_CK_RTERM_ADDR(inst)                             ((inst) + 0x000001AF)
#define BF_S23_CLKP_RTERM_PUP_INFO(inst)                        ((inst) + 0x000001AF), 0x00000200
#define BF_S23_CLKP_RTERM_PDN_INFO(inst)                        ((inst) + 0x000001AF), 0x00000202
#define BF_S23_CLKN_RTERM_PUP_INFO(inst)                        ((inst) + 0x000001AF), 0x00000204
#define BF_S23_CLKN_RTERM_PDN_INFO(inst)                        ((inst) + 0x000001AF), 0x00000206

#define REG_CCSS_CLK_CTRL_ADDR(inst)                            ((inst) + 0x000001B0)
#define BF_CCSS_CLK_EN_INFO(inst)                               ((inst) + 0x000001B0), 0x00000100
#define BF_CCSS_FSM_PRN_RESET_INFO(inst)                        ((inst) + 0x000001B0), 0x00000101
#define BF_CCSS_CLK_DIV_INFO(inst)                              ((inst) + 0x000001B0), 0x00000204

#define REG_CCSS_RST_CTRL_ADDR(inst)                            ((inst) + 0x000001B1)
#define BF_CCSS_FSM_RESET_INFO(inst)                            ((inst) + 0x000001B1), 0x00000100
#define BF_CCSS_REGMAP_RESET_INFO(inst)                         ((inst) + 0x000001B1), 0x00000101
#define BF_CCSS_SPI_RDEN_INFO(inst)                             ((inst) + 0x000001B1), 0x00000102
#define BF_CCSS_SPI_WREN_INFO(inst)                             ((inst) + 0x000001B1), 0x00000103
#define BF_CCSS_FSM_STATE_INFO(inst)                            ((inst) + 0x000001B1), 0x00000404

#define REG_CCSS_ACT_SEL_ADDR(inst)                             ((inst) + 0x000001B2)
#define BF_CCSS_FSM_ACT_SEL_INFO(inst)                          ((inst) + 0x000001B2), 0x00000300
#define BF_CCSS_FSM_RCDAC_PN_SEL_INFO(inst)                     ((inst) + 0x000001B2), 0x00000204
#define BF_CCSS_FSM_UPDN_SEL_INFO(inst)                         ((inst) + 0x000001B2), 0x00000107

#define REG_CCSS_SWIT_TIME_ADDR(inst)                           ((inst) + 0x000001B3)
#define BF_CCSS_FSM_SWITCH_TIME_INFO(inst)                      ((inst) + 0x000001B3), 0x00000800

#define REG_CCSS_FSM_CTRL_ADDR(inst)                            ((inst) + 0x000001B4)
#define BF_CCSS_FSM_START_INFO(inst)                            ((inst) + 0x000001B4), 0x00000100
#define BF_CCSS_FSM_INIT_INFO(inst)                             ((inst) + 0x000001B4), 0x00000101
#define BF_CCSS_FSM_PULL_UP_DONE_INFO(inst)                     ((inst) + 0x000001B4), 0x00000104
#define BF_CCSS_FSM_PULL_DN_DONE_INFO(inst)                     ((inst) + 0x000001B4), 0x00000105
#define BF_CCSS_FSM_BOUNDARY_HIT_INFO(inst)                     ((inst) + 0x000001B4), 0x00000106
#define BF_CCSS_FSM_INIT_DONE_INFO(inst)                        ((inst) + 0x000001B4), 0x00000107

#define REG_CCSS_REGCLK_DIV_ADDR(inst)                          ((inst) + 0x000001B5)
#define BF_CCSS_FSM_REGCLK_DIV_INFO(inst)                       ((inst) + 0x000001B5), 0x00000800

#define REG_C2C_CC_ACT_NEW_RTERM_ADDR(inst)                     ((inst) + 0x000001BA)
#define BF_C2C_CC_ACT_NEW_CLKP_RTERM_PUP_INFO(inst)             ((inst) + 0x000001BA), 0x00000200
#define BF_C2C_CC_ACT_NEW_CLKP_RTERM_PDN_INFO(inst)             ((inst) + 0x000001BA), 0x00000202
#define BF_C2C_CC_ACT_NEW_CLKN_RTERM_PUP_INFO(inst)             ((inst) + 0x000001BA), 0x00000204
#define BF_C2C_CC_ACT_NEW_CLKN_RTERM_PDN_INFO(inst)             ((inst) + 0x000001BA), 0x00000206

#define REG_C2C_CC_ACT_NEW_CLKP_RPUP_ADDR(inst)                 ((inst) + 0x000001BB)
#define BF_C2C_CC_ACT_NEW_CLKP_R_PUP_INFO(inst)                 ((inst) + 0x000001BB), 0x00000500

#define REG_C2C_CC_ACT_NEW_CLKP_RPDN_ADDR(inst)                 ((inst) + 0x000001BC)
#define BF_C2C_CC_ACT_NEW_CLKP_R_PDN_INFO(inst)                 ((inst) + 0x000001BC), 0x00000500

#define REG_C2C_CC_ACT_NEW_CLKP_C_ADDR(inst)                    ((inst) + 0x000001BD)
#define BF_C2C_CC_ACT_NEW_CLKP_C_INFO(inst)                     ((inst) + 0x000001BD), 0x00000500

#define REG_C2C_CC_ACT_NEW_CLKN_RPUP_ADDR(inst)                 ((inst) + 0x000001BE)
#define BF_C2C_CC_ACT_NEW_CLKN_R_PUP_INFO(inst)                 ((inst) + 0x000001BE), 0x00000500

#define REG_C2C_CC_ACT_NEW_CLKN_RPDN_ADDR(inst)                 ((inst) + 0x000001BF)
#define BF_C2C_CC_ACT_NEW_CLKN_R_PDN_INFO(inst)                 ((inst) + 0x000001BF), 0x00000500

#define REG_C2C_CC_ACT_NEW_CLKN_C_ADDR(inst)                    ((inst) + 0x000001C0)
#define BF_C2C_CC_ACT_NEW_CLKN_C_INFO(inst)                     ((inst) + 0x000001C0), 0x00000500

#define REG_C2C_CC_ACT_NEW_SYNC_ADDR(inst)                      ((inst) + 0x000001C1)
#define BF_C2C_CC_ACT_NEW_SYNC_R_INFO(inst)                     ((inst) + 0x000001C1), 0x00000200
#define BF_C2C_CC_ACT_NEW_SYNC_C_INFO(inst)                     ((inst) + 0x000001C1), 0x00000204

#define REG_C2A_CC_ACT_NEW_RTERM_ADDR(inst)                     ((inst) + 0x000001C2)
#define BF_C2A_CC_ACT_NEW_CLKP_RTERM_PUP_INFO(inst)             ((inst) + 0x000001C2), 0x00000200
#define BF_C2A_CC_ACT_NEW_CLKP_RTERM_PDN_INFO(inst)             ((inst) + 0x000001C2), 0x00000202
#define BF_C2A_CC_ACT_NEW_CLKN_RTERM_PUP_INFO(inst)             ((inst) + 0x000001C2), 0x00000204
#define BF_C2A_CC_ACT_NEW_CLKN_RTERM_PDN_INFO(inst)             ((inst) + 0x000001C2), 0x00000206

#define REG_C2A_CC_ACT_NEW_CLKP_RPUP_ADDR(inst)                 ((inst) + 0x000001C3)
#define BF_C2A_CC_ACT_NEW_CLKP_R_PUP_INFO(inst)                 ((inst) + 0x000001C3), 0x00000500

#define REG_C2A_CC_ACT_NEW_CLKP_RPDN_ADDR(inst)                 ((inst) + 0x000001C4)
#define BF_C2A_CC_ACT_NEW_CLKP_R_PDN_INFO(inst)                 ((inst) + 0x000001C4), 0x00000500

#define REG_C2A_CC_ACT_NEW_CLKP_C_ADDR(inst)                    ((inst) + 0x000001C5)
#define BF_C2A_CC_ACT_NEW_CLKP_C_INFO(inst)                     ((inst) + 0x000001C5), 0x00000500

#define REG_C2A_CC_ACT_NEW_CLKN_RPUP_ADDR(inst)                 ((inst) + 0x000001C6)
#define BF_C2A_CC_ACT_NEW_CLKN_R_PUP_INFO(inst)                 ((inst) + 0x000001C6), 0x00000500

#define REG_C2A_CC_ACT_NEW_CLKN_RPDN_ADDR(inst)                 ((inst) + 0x000001C7)
#define BF_C2A_CC_ACT_NEW_CLKN_R_PDN_INFO(inst)                 ((inst) + 0x000001C7), 0x00000500

#define REG_C2A_CC_ACT_NEW_CLKN_C_ADDR(inst)                    ((inst) + 0x000001C8)
#define BF_C2A_CC_ACT_NEW_CLKN_C_INFO(inst)                     ((inst) + 0x000001C8), 0x00000500

#define REG_C2A_CC_ACT_NEW_SYNC_ADDR(inst)                      ((inst) + 0x000001C9)
#define BF_C2A_CC_ACT_NEW_SYNC_R_INFO(inst)                     ((inst) + 0x000001C9), 0x00000200
#define BF_C2A_CC_ACT_NEW_SYNC_C_INFO(inst)                     ((inst) + 0x000001C9), 0x00000204

#define REG_C2S_CC_ACT_NEW_RTERM_ADDR(inst)                     ((inst) + 0x000001CA)
#define BF_C2S_CC_ACT_NEW_CLKP_RTERM_PUP_INFO(inst)             ((inst) + 0x000001CA), 0x00000200
#define BF_C2S_CC_ACT_NEW_CLKP_RTERM_PDN_INFO(inst)             ((inst) + 0x000001CA), 0x00000202
#define BF_C2S_CC_ACT_NEW_CLKN_RTERM_PUP_INFO(inst)             ((inst) + 0x000001CA), 0x00000204
#define BF_C2S_CC_ACT_NEW_CLKN_RTERM_PDN_INFO(inst)             ((inst) + 0x000001CA), 0x00000206

#define REG_C2S_CC_ACT_NEW_CLKP_RPUP_ADDR(inst)                 ((inst) + 0x000001CB)
#define BF_C2S_CC_ACT_NEW_CLKP_R_PUP_INFO(inst)                 ((inst) + 0x000001CB), 0x00000500

#define REG_C2S_CC_ACT_NEW_CLKP_RPDN_ADDR(inst)                 ((inst) + 0x000001CC)
#define BF_C2S_CC_ACT_NEW_CLKP_R_PDN_INFO(inst)                 ((inst) + 0x000001CC), 0x00000500

#define REG_C2S_CC_ACT_NEW_CLKP_C_ADDR(inst)                    ((inst) + 0x000001CD)
#define BF_C2S_CC_ACT_NEW_CLKP_C_INFO(inst)                     ((inst) + 0x000001CD), 0x00000500

#define REG_C2S_CC_ACT_NEW_CLKN_RPUP_ADDR(inst)                 ((inst) + 0x000001CE)
#define BF_C2S_CC_ACT_NEW_CLKN_R_PUP_INFO(inst)                 ((inst) + 0x000001CE), 0x00000500

#define REG_C2S_CC_ACT_NEW_CLKN_RPDN_ADDR(inst)                 ((inst) + 0x000001CF)
#define BF_C2S_CC_ACT_NEW_CLKN_R_PDN_INFO(inst)                 ((inst) + 0x000001CF), 0x00000500

#define REG_C2S_CC_ACT_NEW_CLKN_C_ADDR(inst)                    ((inst) + 0x000001D0)
#define BF_C2S_CC_ACT_NEW_CLKN_C_INFO(inst)                     ((inst) + 0x000001D0), 0x00000500

#define REG_C2S_CC_ACT_NEW_SYNC_ADDR(inst)                      ((inst) + 0x000001D1)
#define BF_C2S_CC_ACT_NEW_SYNC_R_INFO(inst)                     ((inst) + 0x000001D1), 0x00000200
#define BF_C2S_CC_ACT_NEW_SYNC_C_INFO(inst)                     ((inst) + 0x000001D1), 0x00000204

#define REG_DACSENSE_01_CTRL0_ADDR(inst)                        ((inst) + 0x000001D2)
#define BF_DACSENSE_REF_LVL_LO_01_INFO(inst)                    ((inst) + 0x000001D2), 0x00000200
#define BF_DACSENSE_REF_LVL_HI_01_INFO(inst)                    ((inst) + 0x000001D2), 0x00000202
#define BF_DACSENSE_DACVOLT_SEL_01_INFO(inst)                   ((inst) + 0x000001D2), 0x00000204
#define BF_DACSENSE_DAC_SEL_SPARE_01_INFO(inst)                 ((inst) + 0x000001D2), 0x00000206

#define REG_DACSENSE_01_CTRL1_ADDR(inst)                        ((inst) + 0x000001D3)
#define BF_DACSENSE_REF_SEL_01_INFO(inst)                       ((inst) + 0x000001D3), 0x00000100
#define BF_DACSENSE_DAC_SEL_01_INFO(inst)                       ((inst) + 0x000001D3), 0x00000101
#define BF_DACSENSE_EN_01_INFO(inst)                            ((inst) + 0x000001D3), 0x00000104
#define BF_DACSENSE_AMUX_EN_01_INFO(inst)                       ((inst) + 0x000001D3), 0x00000105
#define BF_DACSENSE_COMPCLK_01_INFO(inst)                       ((inst) + 0x000001D3), 0x00000106
#define BF_DACSENSE_COMP_VALUE_01_INFO(inst)                    ((inst) + 0x000001D3), 0x00000107

#define REG_DACSENSE_23_CTRL0_ADDR(inst)                        ((inst) + 0x000001D4)
#define BF_DACSENSE_REF_LVL_LO_23_INFO(inst)                    ((inst) + 0x000001D4), 0x00000200
#define BF_DACSENSE_REF_LVL_HI_23_INFO(inst)                    ((inst) + 0x000001D4), 0x00000202
#define BF_DACSENSE_DACVOLT_SEL_23_INFO(inst)                   ((inst) + 0x000001D4), 0x00000204
#define BF_DACSENSE_DAC_SEL_SPARE_23_INFO(inst)                 ((inst) + 0x000001D4), 0x00000206

#define REG_DACSENSE_23_CTRL1_ADDR(inst)                        ((inst) + 0x000001D5)
#define BF_DACSENSE_REF_SEL_23_INFO(inst)                       ((inst) + 0x000001D5), 0x00000100
#define BF_DACSENSE_DAC_SEL_23_INFO(inst)                       ((inst) + 0x000001D5), 0x00000101
#define BF_DACSENSE_EN_23_INFO(inst)                            ((inst) + 0x000001D5), 0x00000104
#define BF_DACSENSE_AMUX_EN_23_INFO(inst)                       ((inst) + 0x000001D5), 0x00000105
#define BF_DACSENSE_COMPCLK_23_INFO(inst)                       ((inst) + 0x000001D5), 0x00000106
#define BF_DACSENSE_COMP_VALUE_23_INFO(inst)                    ((inst) + 0x000001D5), 0x00000107

#endif /* __ADI_APOLLO_BF_MASTER_BIAS_CTRL_H__ */
/*! @} */
