Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 14 16:56:44 2020
| Host         : DESKTOP-6QC0905 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file trab_1_control_sets_placed.rpt
| Design       : trab_1
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+-----------------------+------------------+----------------+--------------+
|      Clock Signal      | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------+-----------------------+------------------+----------------+--------------+
|  led0_b_s_reg/G0       |               |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |               | led_4_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |               | led_6_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |               | led_5_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |               | led_7_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | led_40        | led_4_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | led_40        | led_6_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | led_40        | led_7_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | led_40        | led_5_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  cnt_s0                |               | led1_g_s              |                1 |              1 |         1.00 |
|  led_4_reg_LDC_i_1_n_0 |               | led_4_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  led0_r_s_reg_i_1_n_0  |               | led0_r_s0             |                1 |              1 |         1.00 |
|  led_6_reg_LDC_i_1_n_0 |               | led_6_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  led_7_reg_LDC_i_1_n_0 |               | led_7_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  led_5_reg_LDC_i_1_n_0 |               | led_5_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | cnt_s0        | cnt_s[25]_i_1_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         | cnt_s0        | cnt_s[22]_i_1_n_0     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG         | cnt_s0        | cnt_s[10]_i_1_n_0     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | cnt_s0        |                       |                4 |              9 |         2.25 |
+------------------------+---------------+-----------------------+------------------+----------------+--------------+


