Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Dec 26 19:35:06 2024
| Host         : LukasDell running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.031        0.000                      0                   32        0.258        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.031        0.000                      0                   32        0.258        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.031ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 1.601ns (81.671%)  route 0.359ns (18.329%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.773 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    count_reg[24]_i_1_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.007 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.007    count_reg[28]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y62        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  8.031    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.597ns (81.634%)  route 0.359ns (18.366%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.773 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    count_reg[24]_i_1_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.003 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.003    count_reg[28]_i_1_n_6
    SLICE_X113Y62        FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y62        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 1.548ns (81.162%)  route 0.359ns (18.838%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.773 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    count_reg[24]_i_1_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.954 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.954    count_reg[28]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y62        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.106ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.526ns (80.942%)  route 0.359ns (19.058%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.773 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    count_reg[24]_i_1_n_0
    SLICE_X113Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.932 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.932    count_reg[28]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y62        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  8.106    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 1.512ns (80.800%)  route 0.359ns (19.200%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.918 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.918    count_reg[24]_i_1_n_4
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 1.508ns (80.759%)  route 0.359ns (19.241%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.914 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.914    count_reg[24]_i_1_n_6
    SLICE_X113Y61        FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  8.124    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 1.459ns (80.240%)  route 0.359ns (19.760%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.865 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.865    count_reg[24]_i_1_n_5
    SLICE_X113Y61        FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.437ns (79.998%)  route 0.359ns (20.002%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 13.604 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.684 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    count_reg[20]_i_1_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.843 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.843    count_reg[24]_i_1_n_7
    SLICE_X113Y61        FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272    13.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.414    14.018    
                         clock uncertainty           -0.035    13.982    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.056    14.038    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.423ns (79.841%)  route 0.359ns (20.159%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.829 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.829    count_reg[20]_i_1_n_4
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.273    13.605    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.414    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X113Y60        FDRE (Setup_fdre_C_D)        0.056    14.039    count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.419ns (79.796%)  route 0.359ns (20.204%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.424     4.047    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.341     4.388 f  count_reg[0]/Q
                         net (fo=2, routed)           0.359     4.747    count_OBUF[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.097     4.844 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     4.844    count[0]_i_2_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.239 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.239    count_reg[0]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.328 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.328    count_reg[4]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.417 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    count_reg[8]_i_1_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.506 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    count_reg[12]_i_1_n_0
    SLICE_X113Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.595 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.595    count_reg[16]_i_1_n_0
    SLICE_X113Y60        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.825 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.825    count_reg[20]_i_1_n_6
    SLICE_X113Y60        FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776    10.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.273    13.605    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.414    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X113Y60        FDRE (Setup_fdre_C_D)        0.056    14.039    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  8.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.662%)  route 0.114ns (31.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[3]/Q
                         net (fo=2, routed)           0.114     1.868    count_OBUF[3]
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.976 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    count_reg[0]_i_1_n_4
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.521     1.613    
    SLICE_X113Y55        FDRE (Hold_fdre_C_D)         0.105     1.718    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.871    count_OBUF[7]
    SLICE_X113Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.979 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    count_reg[4]_i_1_n_4
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.521     1.613    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.105     1.718    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.635     1.610    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     1.751 r  count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.868    count_OBUF[31]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.976 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    count_reg[28]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.906     2.130    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.520     1.610    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105     1.715    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.636     1.611    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.752 r  count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.869    count_OBUF[23]
    SLICE_X113Y60        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.977 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.977    count_reg[20]_i_1_n_4
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.908     2.132    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.521     1.611    
    SLICE_X113Y60        FDRE (Hold_fdre_C_D)         0.105     1.716    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.822%)  route 0.111ns (30.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[4]/Q
                         net (fo=2, routed)           0.111     1.865    count_OBUF[4]
    SLICE_X113Y56        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.980 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    count_reg[4]_i_1_n_7
    SLICE_X113Y56        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.521     1.613    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.105     1.718    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.710%)  route 0.119ns (32.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.872    count_OBUF[11]
    SLICE_X113Y57        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    count_reg[8]_i_1_n_4
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.105     1.717    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.710%)  route 0.119ns (32.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.872    count_OBUF[15]
    SLICE_X113Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    count_reg[12]_i_1_n_4
    SLICE_X113Y58        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X113Y58        FDRE (Hold_fdre_C_D)         0.105     1.717    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.710%)  route 0.119ns (32.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.872    count_OBUF[19]
    SLICE_X113Y59        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    count_reg[16]_i_1_n_4
    SLICE_X113Y59        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.105     1.717    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.710%)  route 0.119ns (32.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.636     1.611    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.752 r  count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.871    count_OBUF[27]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.979 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    count_reg[24]_i_1_n_4
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.908     2.132    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.521     1.611    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105     1.716    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.333%)  route 0.117ns (31.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[10]/Q
                         net (fo=2, routed)           0.117     1.870    count_OBUF[10]
    SLICE_X113Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.981 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    count_reg[8]_i_1_n_5
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.105     1.717    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y55  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y57  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y57  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y58  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y58  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y58  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y58  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y59  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y59  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y55  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y57  count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y58  count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.448ns  (logic 2.660ns (59.803%)  route 1.788ns (40.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[31]/Q
                         net (fo=2, routed)           1.788     6.172    count_OBUF[31]
    U17                  OBUF (Prop_obuf_I_O)         2.319     8.491 r  count_OBUF[31]_inst/O
                         net (fo=0)                   0.000     8.491    count[31]
    U17                                                               r  count[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.399ns  (logic 2.697ns (61.303%)  route 1.702ns (38.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[27]/Q
                         net (fo=2, routed)           1.702     6.086    count_OBUF[27]
    U15                  OBUF (Prop_obuf_I_O)         2.356     8.442 r  count_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.442    count[27]
    U15                                                               r  count[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.386ns  (logic 2.702ns (61.599%)  route 1.684ns (38.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[28]/Q
                         net (fo=2, routed)           1.684     6.068    count_OBUF[28]
    U14                  OBUF (Prop_obuf_I_O)         2.361     8.429 r  count_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.429    count[28]
    U14                                                               r  count[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.380ns  (logic 2.690ns (61.425%)  route 1.689ns (38.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[30]/Q
                         net (fo=2, routed)           1.689     6.073    count_OBUF[30]
    V15                  OBUF (Prop_obuf_I_O)         2.349     8.422 r  count_OBUF[30]_inst/O
                         net (fo=0)                   0.000     8.422    count[30]
    V15                                                               r  count[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.295ns  (logic 2.611ns (60.781%)  route 1.685ns (39.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[26]/Q
                         net (fo=2, routed)           1.685     6.068    count_OBUF[26]
    U18                  OBUF (Prop_obuf_I_O)         2.270     8.338 r  count_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.338    count[26]
    U18                                                               r  count[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.283ns  (logic 2.615ns (61.072%)  route 1.667ns (38.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[25]/Q
                         net (fo=2, routed)           1.667     6.051    count_OBUF[25]
    U19                  OBUF (Prop_obuf_I_O)         2.274     8.325 r  count_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.325    count[25]
    U19                                                               r  count[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 2.691ns (63.112%)  route 1.573ns (36.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.043    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  count_reg[29]/Q
                         net (fo=2, routed)           1.573     5.956    count_OBUF[29]
    W15                  OBUF (Prop_obuf_I_O)         2.350     8.307 r  count_OBUF[29]_inst/O
                         net (fo=0)                   0.000     8.307    count[29]
    W15                                                               r  count[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.196ns  (logic 2.588ns (61.694%)  route 1.607ns (38.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.421     4.044    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.341     4.385 r  count_reg[23]/Q
                         net (fo=2, routed)           1.607     5.992    count_OBUF[23]
    P19                  OBUF (Prop_obuf_I_O)         2.247     8.239 r  count_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.239    count[23]
    P19                                                               r  count[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.137ns  (logic 2.635ns (63.684%)  route 1.502ns (36.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.422     4.045    clk_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.341     4.386 r  count_reg[18]/Q
                         net (fo=2, routed)           1.502     5.888    count_OBUF[18]
    V20                  OBUF (Prop_obuf_I_O)         2.294     8.182 r  count_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.182    count[18]
    V20                                                               r  count[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 2.597ns (63.062%)  route 1.521ns (36.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.422     4.045    clk_IBUF_BUFG
    SLICE_X113Y59        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.341     4.386 r  count_reg[19]/Q
                         net (fo=2, routed)           1.521     5.907    count_OBUF[19]
    U20                  OBUF (Prop_obuf_I_O)         2.256     8.163 r  count_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.163    count[19]
    U20                                                               r  count[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 1.296ns (79.831%)  route 0.327ns (20.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[6]/Q
                         net (fo=2, routed)           0.327     2.082    count_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         1.155     3.236 r  count_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.236    count[6]
    W18                                                               r  count[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.292ns (79.510%)  route 0.333ns (20.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[5]/Q
                         net (fo=2, routed)           0.333     2.087    count_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         1.151     3.239 r  count_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.239    count[5]
    W19                                                               r  count[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.309ns (79.929%)  route 0.329ns (20.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[7]/Q
                         net (fo=2, routed)           0.329     2.083    count_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.168     3.250 r  count_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.250    count[7]
    V18                                                               r  count[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.316ns (80.152%)  route 0.326ns (19.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[8]/Q
                         net (fo=2, routed)           0.326     2.079    count_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         1.175     3.255 r  count_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.255    count[8]
    V17                                                               r  count[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.304ns (78.456%)  route 0.358ns (21.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[13]/Q
                         net (fo=2, routed)           0.358     2.111    count_OBUF[13]
    W16                  OBUF (Prop_obuf_I_O)         1.163     3.274 r  count_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.274    count[13]
    W16                                                               r  count[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.278ns (76.693%)  route 0.388ns (23.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[9]/Q
                         net (fo=2, routed)           0.388     2.142    count_OBUF[9]
    R18                  OBUF (Prop_obuf_I_O)         1.137     3.279 r  count_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.279    count[9]
    R18                                                               r  count[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.288ns (76.743%)  route 0.390ns (23.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[10]/Q
                         net (fo=2, routed)           0.390     2.143    count_OBUF[10]
    T17                  OBUF (Prop_obuf_I_O)         1.147     3.290 r  count_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.290    count[10]
    T17                                                               r  count[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.267ns (75.275%)  route 0.416ns (24.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[3]/Q
                         net (fo=2, routed)           0.416     2.170    count_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.126     3.296 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.296    count[3]
    P18                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.279ns (75.667%)  route 0.411ns (24.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.637     1.612    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.753 r  count_reg[11]/Q
                         net (fo=2, routed)           0.411     2.165    count_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         1.138     3.303 r  count_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.303    count[11]
    R17                                                               r  count[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.285ns (75.969%)  route 0.407ns (24.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.613    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     1.754 r  count_reg[2]/Q
                         net (fo=2, routed)           0.407     2.161    count_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.144     3.305 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.305    count[2]
    P15                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 0.805ns (13.057%)  route 5.359ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.359     6.164    rst_IBUF
    SLICE_X113Y62        FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 0.805ns (13.057%)  route 5.359ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.359     6.164    rst_IBUF
    SLICE_X113Y62        FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 0.805ns (13.057%)  route 5.359ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.359     6.164    rst_IBUF
    SLICE_X113Y62        FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 0.805ns (13.057%)  route 5.359ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.359     6.164    rst_IBUF
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  count_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.805ns (13.273%)  route 5.259ns (86.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.259     6.064    rst_IBUF
    SLICE_X113Y61        FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.805ns (13.273%)  route 5.259ns (86.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.259     6.064    rst_IBUF
    SLICE_X113Y61        FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.805ns (13.273%)  route 5.259ns (86.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.259     6.064    rst_IBUF
    SLICE_X113Y61        FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.805ns (13.273%)  route 5.259ns (86.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.259     6.064    rst_IBUF
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.272     3.604    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  count_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.805ns (13.514%)  route 5.151ns (86.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.151     5.956    rst_IBUF
    SLICE_X113Y60        FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.273     3.605    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.805ns (13.514%)  route 5.151ns (86.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rst_IBUF_inst/O
                         net (fo=32, routed)          5.151     5.956    rst_IBUF
    SLICE_X113Y60        FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     0.776 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.273     3.605    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  count_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.185ns (6.460%)  route 2.674ns (93.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.674     2.859    rst_IBUF
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.185ns (6.460%)  route 2.674ns (93.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.674     2.859    rst_IBUF
    SLICE_X113Y55        FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.185ns (6.460%)  route 2.674ns (93.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.674     2.859    rst_IBUF
    SLICE_X113Y55        FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.185ns (6.460%)  route 2.674ns (93.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.674     2.859    rst_IBUF
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.053ns  (logic 0.185ns (6.050%)  route 2.868ns (93.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.868     3.053    rst_IBUF
    SLICE_X113Y56        FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.053ns  (logic 0.185ns (6.050%)  route 2.868ns (93.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.868     3.053    rst_IBUF
    SLICE_X113Y56        FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.053ns  (logic 0.185ns (6.050%)  route 2.868ns (93.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.868     3.053    rst_IBUF
    SLICE_X113Y56        FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.053ns  (logic 0.185ns (6.050%)  route 2.868ns (93.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.868     3.053    rst_IBUF
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.910     2.134    clk_IBUF_BUFG
    SLICE_X113Y56        FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.115ns  (logic 0.185ns (5.929%)  route 2.930ns (94.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.930     3.115    rst_IBUF
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.115ns  (logic 0.185ns (5.929%)  route 2.930ns (94.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rst_IBUF_inst/O
                         net (fo=32, routed)          2.930     3.115    rst_IBUF
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.909     2.133    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  count_reg[11]/C





