# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_15.srcs/sources_1/new/EDGE_DETECTOR_00.vhd" \
"../../../../project_15.srcs/sim_1/new/EDGE_DETECTOR_00_TB.vhd" \

# Do not sort compile order
nosort
