--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256572 paths analyzed, 11033 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.889ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (SLICE_X21Y11.D3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.670 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X7Y48.A4       net (fanout=10)       0.896   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X7Y48.A        Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X8Y36.D3       net (fanout=1)        1.424   N150
    SLICE_X8Y36.D        Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y50.B2       net (fanout=245)      2.181   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y50.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X6Y47.B1       net (fanout=1)        1.074   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X6Y47.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X21Y11.D3      net (fanout=11)       1.547   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X21Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<134>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     13.805ns (2.627ns logic, 11.178ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.798ns (Levels of Logic = 9)
  Clock Path Skew:      -0.049ns (0.670 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X21Y11.D3      net (fanout=11)       1.547   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X21Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<134>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     13.798ns (3.301ns logic, 10.497ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.791ns (Levels of Logic = 9)
  Clock Path Skew:      -0.049ns (0.670 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X21Y11.D3      net (fanout=11)       1.547   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X21Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<134>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_134
    -------------------------------------------------  ---------------------------
    Total                                     13.791ns (3.294ns logic, 10.497ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (SLICE_X23Y10.D3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.673ns (Levels of Logic = 7)
  Clock Path Skew:      -0.053ns (0.666 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X7Y48.A4       net (fanout=10)       0.896   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X7Y48.A        Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X8Y36.D3       net (fanout=1)        1.424   N150
    SLICE_X8Y36.D        Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y50.B2       net (fanout=245)      2.181   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y50.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X6Y47.B1       net (fanout=1)        1.074   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X6Y47.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X23Y10.D3      net (fanout=11)       1.415   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X23Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.673ns (2.627ns logic, 11.046ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.666ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.666 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X23Y10.D3      net (fanout=11)       1.415   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X23Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.666ns (3.301ns logic, 10.365ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.659ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.666 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X13Y6.A3       net (fanout=163)      4.053   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X23Y10.D3      net (fanout=11)       1.415   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X23Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.659ns (3.294ns logic, 10.365ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (SLICE_X21Y6.A2), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.056ns (0.663 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X7Y48.A4       net (fanout=10)       0.896   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X7Y48.A        Tilo                  0.259   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X8Y36.D3       net (fanout=1)        1.424   N150
    SLICE_X8Y36.D        Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y50.B2       net (fanout=245)      2.181   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y50.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X6Y47.B1       net (fanout=1)        1.074   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X6Y47.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X6Y48.BMUX     Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y4.A3       net (fanout=163)      4.153   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X21Y6.A2       net (fanout=9)        1.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X21Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.647ns (2.627ns logic, 11.020ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.663 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.476   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y4.A3       net (fanout=163)      4.153   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X21Y6.A2       net (fanout=9)        1.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X21Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.640ns (3.301ns logic, 10.339ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.633ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.663 - 0.719)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DMUX     Tshcko                0.461   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_7
    SLICE_X2Y52.D5       net (fanout=10)       1.380   DDA_Partition_1/m_DDATimeBase<7>
    SLICE_X2Y52.COUT     Topcyd                0.260   ResetFilter/m_stack<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X2Y53.BMUX     Tcinb                 0.260   ResetFilter/m_stack<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X0Y46.B2       net (fanout=6)        1.418   DDA_Partition_1/Controller/m_DDACountAddAdj<13>
    SLICE_X0Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X0Y47.AMUX     Tcina                 0.212   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_33
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.A2       net (fanout=45)       1.254   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X4Y51.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y52.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y48.A2       net (fanout=1)        0.836   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y48.BMUX     Topab                 0.469   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y4.A3       net (fanout=163)      4.153   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y4.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X21Y6.A2       net (fanout=9)        1.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X21Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.633ns (3.294ns logic, 10.339ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (SLICE_X0Y15.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.408 - 0.341)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.AQ       Tcko                  0.234   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<13>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_0
    SLICE_X0Y15.AI       net (fanout=1)        0.113   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<0>
    SLICE_X0Y15.CLK      Tdh         (-Th)    -0.030   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.264ns logic, 0.113ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (SLICE_X0Y15.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.408 - 0.341)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.AMUX     Tshcko                0.266   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<13>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5
    SLICE_X0Y15.CI       net (fanout=1)        0.117   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<5>
    SLICE_X0Y15.CLK      Tdh         (-Th)    -0.050   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.316ns logic, 0.117ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_3 (SLICE_X2Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_2 (FF)
  Destination:          RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_2 to RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.CQ        Tcko                  0.200   RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_2
    SLICE_X2Y8.DX        net (fanout=2)        0.137   RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<2>
    SLICE_X2Y8.CLK       Tckdi       (-Th)    -0.048   RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB/CLK
  Location pin: SLICE_X0Y42.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.889|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256572 paths, 0 nets, and 13409 connections

Design statistics:
   Minimum period:  13.889ns{1}   (Maximum frequency:  71.999MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:35:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



