// Seed: 4010190017
module module_0 (
    input supply0 id_0,
    input tri0 id_1
    , id_10,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8
);
  wire id_11;
  assign id_10 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6
    , id_14,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input supply0 id_12
);
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_4, id_9, id_2, id_4, id_5, id_1
  );
endmodule
