//===- Util.cpp -------------------------------------------------*- C++ -*-===//
//
// Copyright (C) 2021-2022, Xilinx Inc. All rights reserved.
// Copyright (C) 2022, Advanced Micro Devices, Inc. All rights reserved.
// SPDX-License-Identifier: MIT
//
//===----------------------------------------------------------------------===//

#include "air/Util/Util.h"
#include "air/Dialect/AIR/AIRDialect.h"

#include "mlir/Dialect/Affine/IR/AffineOps.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/Linalg/IR/Linalg.h"
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/IntegerSet.h"
#include "mlir/IR/OperationSupport.h"

#include "mlir/Support/MathExtras.h"
#include "llvm/ADT/SmallPtrSet.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"

#define DEBUG_TYPE "air-util"

using namespace mlir;
using namespace xilinx;

const StringLiteral air::LinalgTransforms::kLinalgTransformMarker =
    "__internal_linalg_transform__";

static std::string getMangledType(const Type ty) {
  std::stringstream ret;

  if (const MemRefType mrt = ty.dyn_cast<const MemRefType>()) {
    ret << "M";
    ret << mrt.getMemorySpaceAsInt();
    if (mrt.hasStaticShape()) {
      auto shape = mrt.getShape();
      for (auto s : shape)
        ret << s << "x";
    } else if (mrt.hasRank()) {
      ret << "D" << mrt.getRank();
    }
    const Type elem = mrt.getElementType();
    ret << getMangledType(elem);
  } else if (FloatType ft = ty.dyn_cast<FloatType>()) {
    ret << "F" << ft.getWidth();
  } else if (const IntegerType it = ty.dyn_cast<const IntegerType>()) {
    ret << "I" << it.getWidth();
  } else if (const IndexType it = ty.dyn_cast<const IndexType>()) {
    ret << "I64";
  } else if (ty.dyn_cast<air::AsyncTokenType>()) {
    ret << "E";
  } else {
    Type t = ty;
    t.dump();
    assert(0 && "unhandled type in getMangledType");
  }
  return ret.str();
}

static std::string getMangledFuncName(ModuleOp module, std::string prefix,
                                      FunctionType fnTy) {
  std::string sep = "_";

  auto resultTy = fnTy.getResults();
  auto operTy = fnTy.getInputs();

  std::string ret = prefix;
  for (const Type t : resultTy)
    ret = ret + sep + "r" + getMangledType(t);
  for (const Type t : operTy)
    ret = ret + sep + getMangledType(t);

  return ret;
}

func::FuncOp air::getMangledFunction(ModuleOp module, std::string prefix,
                                     ArrayRef<Value> operands,
                                     ArrayRef<Type> retTys) {
  Builder builder(module);

  SmallVector<Type, 16> tys;
  for (auto o : operands)
    tys.push_back(o.getType());

  auto fnTy = builder.getFunctionType(tys, retTys);

  std::string fnName = getMangledFuncName(module, prefix, fnTy);
  auto fn = module.lookupSymbol<func::FuncOp>(fnName);

  if (!fn) {
    fn = func::FuncOp::create(builder.getUnknownLoc(), fnName, fnTy);
    fn.setPrivate();
    module.push_back(fn);
  }

  return fn;
}

LogicalResult air::normalizeLoop(AffineForOp afo) {
  auto ubMap = afo.getUpperBoundMap();
  auto lbMap = afo.getLowerBoundMap();
  auto ctx = afo.getContext();
  auto loc = afo.getLoc();

  auto step_expr = getAffineConstantExpr(afo.getStep(), ctx);

  auto ub_expr = ubMap.getResult(0);
  auto lb_expr = lbMap.getResult(0);
  auto sub_expr = ub_expr - lb_expr;
  auto new_ub_expr = sub_expr.ceilDiv(step_expr);

  auto iv = afo.getInductionVar();

  afo.setLowerBoundMap(AffineMap::get(0, 0, getAffineConstantExpr(0, ctx)));
  afo.setUpperBoundMap(AffineMap::get(0, 0, new_ub_expr));
  afo.setStep(1);

  auto dim0_expr = getAffineDimExpr(0, ctx);
  auto iv_expr = dim0_expr * step_expr + lb_expr;
  auto iv_map = AffineMap::get(1, 0, iv_expr);
  auto builder = OpBuilder::atBlockBegin(afo.getBody());
  auto new_iv = builder.create<AffineApplyOp>(loc, iv_map, iv);
  SmallPtrSet<Operation *, 1> keep{new_iv};
  iv.replaceAllUsesExcept(new_iv, keep);
  return success();
}

uint64_t air::getTensorVolume(const ShapedType ty) {

  if (!ty.hasRank())
    return 1;

  uint64_t volume = 1;
  for (auto &d : ty.getShape())
    volume *= d;
  return volume;
}

uint64_t air::getTensorVolume(const Type ty) {
  if (auto t = ty.dyn_cast<ShapedType>()) {
    return getTensorVolume(t);
  } else {
    return 1;
  }
}

std::string air::getElementTypeAsString(const mlir::Type ty) {
  if (auto st = ty.dyn_cast<mlir::ShapedType>()) {
    return to_string(st.getElementType());
  } else {
    return to_string(ty);
  }
}

// An incomplete lookup table of common data types
unsigned air::getElementSizeInBytes(const mlir::Type ty) {
  auto typeAsString = getElementTypeAsString(ty);
  if (typeAsString == "i32")
    return 4;
  else if (typeAsString == "i16")
    return 2;
  else if (typeAsString == "i8")
    return 1;
  else if (typeAsString == "f32")
    return 4;
  else if (typeAsString == "f16")
    return 2;
  else if (typeAsString == "bf16")
    return 2;
  else
    return 0;
}

// Get the parent scf.for op of an iter_arg
scf::ForOp air::getForRegionIterArgsOwner(Value val) {
  auto ivArg = val.dyn_cast<BlockArgument>();
  if (!ivArg)
    return scf::ForOp();
  if (!ivArg.getOwner()) {
    val.getDefiningOp()->emitOpError("unlinked block argument");
    return scf::ForOp();
  }
  auto *containingOp = ivArg.getOwner()->getParentOp();
  return dyn_cast<scf::ForOp>(containingOp);
}

// Get the parent scf.parallel op of an init_val
scf::ParallelOp air::getParallelRegionInitValsOwner(Operation *op, Value val) {
  if (auto parent_parallel_op = op->getParentOfType<scf::ParallelOp>()) {
    for (auto init_val : parent_parallel_op.getInitVals()) {
      if (init_val == val)
        return parent_parallel_op;
    }
  }
  return scf::ParallelOp();
}

// Get the parent air.launch_herd op of a tile id
air::HerdOp air::getHerdArgOwner(Value val) {
  auto ivArg = val.dyn_cast<BlockArgument>();
  if (!ivArg)
    return air::HerdOp();
  if (!ivArg.getOwner()) {
    val.getDefiningOp()->emitOpError("unlinked block argument");
    return air::HerdOp();
  }
  auto *containingOp = ivArg.getOwner()->getParentOp();
  return dyn_cast<air::HerdOp>(containingOp);
}

// Get the parent air.hierarchy op of a tile id
air::HierarchyInterface air::getHierarchyArgOwner(Value val) {
  auto ivArg = val.dyn_cast<BlockArgument>();
  if (!ivArg)
    return air::HierarchyInterface();
  if (!ivArg.getOwner()) {
    val.getDefiningOp()->emitOpError("unlinked block argument");
    return air::HierarchyInterface();
  }
  auto *containingOp = ivArg.getOwner()->getParentOp();
  return dyn_cast<air::HierarchyInterface>(containingOp);
}

// Get operation's "id" attribute
int air::getIdAttr(Operation *op) {
  auto idAttr = op->getAttrOfType<IntegerAttr>("id");
  if (idAttr)
    return idAttr.getInt();
  else
    return -1;
}

// Renumber the DMA ops
void air::renumberDmaOps(func::FuncOp func, std::string mode) {
  unsigned id = 0;
  if (mode == "global") {
    // Renumber DMA ops per entire module
    func->walk([&](Operation *func_dma) {
      if (isa<xilinx::air::DmaMemcpyNdOp>(func_dma)) {
        func_dma->setAttr(
            "id",
            mlir::IntegerAttr::get(
                mlir::IntegerType::get(func_dma->getContext(), 32), ++id));
      }
    });
  } else if (mode == "herd") {
    for (auto herd : func.getOps<xilinx::air::HerdOp>()) {
      id = 0;
      // Renumber DMA ops per air herd
      herd->walk([&](Operation *herd_dma) {
        if (isa<xilinx::air::DmaMemcpyNdOp>(herd_dma)) {
          herd_dma->setAttr(
              "id",
              mlir::IntegerAttr::get(
                  mlir::IntegerType::get(herd_dma->getContext(), 32), ++id));
        }
      });
    }
  } else
    func->emitError("Unknown dma renumber mode. Supported modes: global, herd");
}

void air::renumberChannelOps(Block *blk) {
  unsigned id = 0;
  blk->walk([&](air::ChannelInterface chan) {
    chan->setAttr("id",
                  mlir::IntegerAttr::get(
                      mlir::IntegerType::get(chan->getContext(), 32), ++id));
  });
}
void air::renumberChannelOps(Block *blk, std::map<int, int> &reverse_map) {
  unsigned id = 0;
  blk->walk([&](air::ChannelInterface chan) {
    // Update a reverse map for op ids
    if (chan->hasAttr("id")) {
      reverse_map[id + 1] = chan.getId();
    }
    chan->setAttr("id",
                  mlir::IntegerAttr::get(
                      mlir::IntegerType::get(chan->getContext(), 32), ++id));
  });
}

// Return op name as string
std::string air::to_string(Operation *op) {
  return op->getName().getStringRef().str();
}

// Return mlir type name as string
std::string air::to_string(mlir::Type t) {
  std::string type_str;
  llvm::raw_string_ostream rso(type_str);
  t.print(rso);
  return type_str;
}

// Return memory space as string
std::string air::getMemorySpaceAsString(Value memref) {
  if (!memref.getType().isa<MemRefType>()) {
    memref.getDefiningOp()->emitOpError("value returned is not a memref");
    return "";
  }
  auto memory_space_as_int =
      memref.getType().dyn_cast<MemRefType>().getMemorySpaceAsInt();
  std::string memorySpaceStr = "";
  if (memory_space_as_int == (int)air::MemorySpace::L1) {
    memorySpaceStr = "L1";
  } else if (memory_space_as_int == (int)air::MemorySpace::L2) {
    memorySpaceStr = "L2";
  } else if (memory_space_as_int == (int)air::MemorySpace::L3) {
    memorySpaceStr = "L3";
  } else {
    memref.getDefiningOp()->emitOpError(
        "value returned has an unexpected memory space");
  }
  return memorySpaceStr;
}

// Returns the first affine if op in block; nullptr otherwise
mlir::AffineIfOp air::getAffineIfInBlock(mlir::Block *block) {
  for (auto op : block->getOps<mlir::AffineIfOp>()) {
    return op;
  }
  return mlir::AffineIfOp();
}

// Returns the first air.dma op in block; nullptr otherwise
air::DmaMemcpyNdOp air::getAIRDmaInBlock(mlir::Block *block) {
  for (auto op : block->getOps<air::DmaMemcpyNdOp>()) {
    return op;
  }
  return air::DmaMemcpyNdOp();
}

// Erase a kernel operand from air.hierarchy op
void air::eraseAIRHierarchyOperand(air::HierarchyInterface op, unsigned index) {
  if (index + 1 > op->getNumOperands()) {
    op->emitOpError("index out of range");
    return;
  }
  auto numAsyncDeps = dyn_cast<air::AsyncOpInterface>(op.getOperation())
                          .getAsyncDependencies()
                          .size();
  auto removed_operand_index = index + numAsyncDeps + op.getNumDims();
  op->eraseOperands(removed_operand_index);
  if (!op->template hasTrait<OpTrait::AttrSizedOperandSegments>())
    return;
  auto attrName =
      OpTrait::AttrSizedOperandSegments<void>::getOperandSegmentSizeAttr();
  auto sizeAttr = op->template getAttrOfType<DenseI32ArrayAttr>(attrName);
  if (!sizeAttr)
    return; // Async dependencies is the only variadic operand.
  SmallVector<int32_t, 8> sizes;
  for (auto size : sizeAttr.asArrayRef()) {
    sizes.push_back(size);
  }
  // Find which bin the erased operand belongs to in OperandSegmentSizes
  unsigned sum = 0;
  unsigned i = 0;
  for (auto s : sizes) {
    sum += s;
    if (sum > removed_operand_index) {
      sizes[i]--;
      break;
    }
    i++;
  }
  op->setAttr(attrName, Builder(op->getContext()).getDenseI32ArrayAttr(sizes));
}

// Get channel declaration through channel symbol
air::ChannelOp
air::getChannelDeclarationThroughSymbol(air::ChannelInterface op) {
  Operation *parent = op;
  while (parent = parent->getParentOp()) {
    if (parent->hasTrait<OpTrait::SymbolTable>()) {
      auto st = mlir::SymbolTable::lookupSymbolIn(parent, op.getChanName());
      if (st && isa<air::ChannelOp>(st)) {
        return dyn_cast<air::ChannelOp>(st);
      }
    }
  }
  return air::ChannelOp();
}

// Get ChannelPutOp through ChannelOp
std::vector<air::ChannelPutOp>
air::getChannelPutOpThroughSymbol(air::ChannelOp channel, Operation *scope) {

  if (!scope)
    scope = channel->getParentOfType<ModuleOp>();

  auto attr =
      channel->getAttrOfType<StringAttr>(SymbolTable::getSymbolAttrName());

  std::vector<ChannelPutOp> channelPuts;
  scope->walk([&](Operation *op) {
    if (auto put = dyn_cast<air::ChannelPutOp>(op)) {
      if (put.getChanName() == attr) {
        channelPuts.push_back(put);
      }
    }
  });

  return channelPuts;
}

// Get ChannelGetOps through ChannelOp
std::vector<air::ChannelGetOp>
air::getChannelGetOpThroughSymbol(air::ChannelOp channel, Operation *scope) {

  if (!scope)
    scope = channel->getParentOfType<ModuleOp>();

  auto attr =
      channel->getAttrOfType<StringAttr>(SymbolTable::getSymbolAttrName());

  std::vector<ChannelGetOp> channelGets;
  scope->walk([&](Operation *op) {
    if (auto get = dyn_cast<air::ChannelGetOp>(op)) {
      if (get.getChanName() == attr) {
        channelGets.push_back(get);
      }
    }
  });

  return channelGets;
}

// Get the other channel op through channel symbol
std::vector<air::ChannelGetOp>
air::getTheOtherChannelOpThroughSymbol(air::ChannelPutOp put) {
  auto channel_op = getChannelDeclarationThroughSymbol(
      dyn_cast<air::ChannelInterface>(put.getOperation()));
  return getChannelGetOpThroughSymbol(channel_op);
}

// Get the other channel op through channel symbol
std::vector<air::ChannelPutOp>
air::getTheOtherChannelOpThroughSymbol(air::ChannelGetOp get) {
  auto channel_op = getChannelDeclarationThroughSymbol(
      dyn_cast<air::ChannelInterface>(get.getOperation()));
  return getChannelPutOpThroughSymbol(channel_op);
}

// Get sizes from integerset
void air::getSizesFromIntegerSet(MLIRContext *ctx, IntegerSet int_set,
                                 SmallVector<int, 2> &lbs_int,
                                 SmallVector<int, 2> &ubs_int) {

  auto constraints = int_set.getConstraints();
  auto eqFlags = int_set.getEqFlags();

  // Get an affine expression set made of zeros
  SmallVector<AffineExpr, 2> zero_syms;
  for (unsigned i = 0; i < int_set.getNumSymbols(); i++) {
    zero_syms.push_back(getAffineConstantExpr(0, ctx));
  }

  // Fill in lbs and ubs vectors by evaluating affine set
  for (unsigned i = 0; i < int_set.getNumSymbols(); i++) {
    int c_iter = 0;
    for (auto c : constraints) {
      if (c.isSymbolicOrConstant()) {
        auto newC = c.replaceSymbols(zero_syms);
        auto expr =
            simplifyAffineExpr(newC, 0, 1).dyn_cast<AffineConstantExpr>();
        int v = expr.getValue();
        if (c.isFunctionOfSymbol(i)) {
          if (eqFlags[c_iter]) {
            v = abs(v);
            lbs_int[i] = v;
            ubs_int[i] = v;
          } else {
            if (v > 0)
              ubs_int[i] = v;
            else if (v < 0)
              lbs_int[i] = -v;
            else
              lbs_int[i] = v;
          }
        }
      }
      c_iter++;
    }
  }
}

// Get spatial sizes from spatial loop
void air::getSizesFromSpatialLoop(Operation *spatial_loop,
                                  SmallVector<int, 2> &lbs_spatial,
                                  SmallVector<int, 2> &ubs_spatial) {
  if (auto scf_par = dyn_cast<scf::ParallelOp>(spatial_loop)) {
    for (unsigned i = 0; i < scf_par.getLowerBound().size(); i++) {
      auto lbCstOp =
          scf_par.getLowerBound()[i].getDefiningOp<arith::ConstantIndexOp>();
      auto ubCstOp =
          scf_par.getUpperBound()[i].getDefiningOp<arith::ConstantIndexOp>();
      auto stepCstOp =
          scf_par.getStep()[i].getDefiningOp<arith::ConstantIndexOp>();
      lbs_spatial.push_back(mlir::ceilDiv(lbCstOp.value(), stepCstOp.value()));
      ubs_spatial.push_back(mlir::ceilDiv(ubCstOp.value(), stepCstOp.value()) -
                            1);
    }
  } else if (auto hier = dyn_cast<air::HierarchyInterface>(spatial_loop)) {
    for (unsigned i = 0; i < hier.getSizeOperands().size(); i++) {
      lbs_spatial.push_back(0);
      ubs_spatial.push_back(hier.getSizeOperands()[i]
                                .getDefiningOp<arith::ConstantIndexOp>()
                                .value() -
                            1);
    }
  }
}

// Get else sizes from affine.if. Assumption: rectangular input, then and else
// sizes only
void air::getElseSizesFromAffineIf(SmallVector<int, 2> &lbs_in,
                                   SmallVector<int, 2> &ubs_in,
                                   SmallVector<int, 2> &lbs_then,
                                   SmallVector<int, 2> &ubs_then) {
  for (unsigned i = 0; i < lbs_in.size(); i++) {
    if ((lbs_in[i] != lbs_then[i])) {
      ubs_in[i] = lbs_then[i] - 1;
      lbs_in[i] = lbs_in[i];
      return;
    } else if ((ubs_in[i] != ubs_then[i])) {
      lbs_in[i] = ubs_then[i] + 1;
      ubs_in[i] = ubs_in[i];
      return;
    }
  }
}

// Check if op hits affine.if condition
bool air::positionHitsAffineIfCondition(Operation *op,
                                        std::vector<unsigned> position) {
  std::vector<Operation *> affine_if_nest;
  Operation *spatial_loop = nullptr;
  getAffineIfNestAndSpatialLoopFromOp(op, affine_if_nest, spatial_loop);
  return positionHitsAffineIfCondition(op, spatial_loop, affine_if_nest,
                                       position);
}

// Walk affine.if then and else blocks and check if current core lies in
// condition
bool air::positionHitsAffineIfCondition(Operation *op, Operation *spatial_loop,
                                        std::vector<Operation *> affine_if_nest,
                                        std::vector<unsigned> position) {
  SmallVector<int, 2> lbs_spatial;
  SmallVector<int, 2> ubs_spatial;
  getSizesFromSpatialLoop(spatial_loop, lbs_spatial, ubs_spatial);

  // Walk through affine.if nest (in reverse order through vector)
  for (auto it = affine_if_nest.rbegin(); it != affine_if_nest.rend(); ++it) {
    auto affine_if = dyn_cast<mlir::AffineIfOp>(*it);
    // Get then integerset sizes
    SmallVector<int, 2> lbs_int = {0, 0};
    SmallVector<int, 2> ubs_int = {0, 0};
    IntegerSet int_set = affine_if.getIntegerSet();
    getSizesFromIntegerSet(affine_if->getContext(), int_set, lbs_int, ubs_int);
    // If found then block containing op
    if (affine_if.getThenBlock()->findAncestorOpInBlock(*op)) {
      bool hit = true;
      for (unsigned i = 0; i < lbs_int.size(); i++) {
        if ((position[i] < lbs_int[i]) || (position[i] > ubs_int[i])) {
          hit = false;
        }
      }
      return hit;
    }
    // Else keep going, while updating the spatial sizes wrt else condition
    else {
      getElseSizesFromAffineIf(lbs_spatial, ubs_spatial, lbs_int, ubs_int);
    }
  }
  // If op isn't in any then blocks in affine.if nest
  bool hit = true;
  for (unsigned i = 0; i < lbs_spatial.size(); i++) {
    if ((position[i] < lbs_spatial[i]) || (position[i] > ubs_spatial[i])) {
      hit = false;
    }
  }
  return hit;
}

// Get parent affine.if nest and ancestor spatial loop from op
Operation *air::getAffineIfNestAndSpatialLoopFromOp(
    Operation *op, std::vector<Operation *> &affine_if_nest,
    Operation *&spatial_loop) {
  Operation *parent = op;
  while ((!isa<scf::ParallelOp>(parent)) &&
         (!isa<air::HierarchyInterface>(parent))) {
    if (isa<mlir::AffineIfOp>(parent)) {
      affine_if_nest.push_back(parent);
    }
    parent = parent->getParentOp();
    if (isa<func::FuncOp>(parent)) {
      // Found affine.if not filtering on a spatial loop (air.hierarchy or
      // scf.parallel)
      return nullptr;
    }
  }
  // Skip over the first parent hierarchy or parallel loop
  spatial_loop = parent;
  parent = parent->getParentOp();
  return parent;
}

// Check if an operand of an operation is read or write access
char air::checkOpOperandReadOrWrite(Value v, Operation *owner) {
  for (auto &op_operand : owner->getOpOperands()) {
    if (op_operand.is(v)) {
      return checkOpOperandReadOrWrite(op_operand);
    }
  }
  // Value is not an opoperand of the operation
  return 'e';
}
char air::checkOpOperandReadOrWrite(mlir::OpOperand &op_operand) {
  auto owner = op_operand.getOwner();
  // If used in DmaMemcpy Op
  if (auto dma = dyn_cast<xilinx::air::DmaMemcpyNdOp>(owner)) {
    if (op_operand.is(dma.getSrcMemref())) {
      return 'r';
    } else if (op_operand.is(dma.getDstMemref())) {
      return 'w';
    } else {
      return 'u';
    }
  }
  // If used in Channel Put Op
  else if (auto channel_put = dyn_cast<xilinx::air::ChannelPutOp>(owner)) {
    if (op_operand.is(channel_put.getSrc())) {
      return 'r';
    } else {
      return 'u';
    }
  }
  // If used in Channel Get Op
  else if (auto channel_get = dyn_cast<xilinx::air::ChannelGetOp>(owner)) {
    if (op_operand.is(channel_get.getDst())) {
      return 'w';
    } else {
      return 'u';
    }
  }
  // If used in a linalg op
  else if (auto linalgop = mlir::dyn_cast<linalg::LinalgOp>(owner)) {
    if (op_operand.getOperandNumber() <
        linalgop.getNumDpsInputs() + linalgop.getNumDpsInits()) {
      return 'r';
    } else if (op_operand.getOperandNumber() >= linalgop.getNumDpsInputs() &&
               op_operand.getOperandNumber() - linalgop.getNumDpsInputs() <
                   linalgop.getNumDpsInits()) {
      return 'w';
    } else {
      return 'u';
    }
  }
  // If unknown op
  else
    return 'u';
}

// Convert a vector of SSA returned from arith::ConstantIndexOp into a vector of
// uints
std::vector<unsigned>
air::convertVecOfConstIndexToVecOfUInt(SmallVector<Value> svec) {
  std::vector<unsigned> output;
  for (auto v : svec) {
    auto op = v.getDefiningOp<arith::ConstantIndexOp>();
    if (!op)
      return std::vector<unsigned>();
    output.push_back(op.value());
  }
  return output;
}

// Get iterator corresponding to a position in a multi-dimensional vector
unsigned air::getIteratorFromMDVector(std::vector<unsigned> dims,
                                      std::vector<unsigned> position) {
  if (dims.size() != position.size())
    return 0;

  std::reverse(position.begin(), position.end());
  unsigned output = 0;
  for (int i = dims.size() - 1; i >= 0; i--) { // In reversed order
    unsigned scale_factor = 1;
    for (unsigned j = i + 1; j < dims.size(); j++) {
      scale_factor *= dims[j];
    }
    output += scale_factor * position[i];
  }
  return output;
}

// Get coordinates corresponding to a position in a multi-dimensional vector
// from an iterator
std::vector<unsigned> air::getMDVectorFromIterator(std::vector<unsigned> dims,
                                                   unsigned iter) {
  std::vector<unsigned> output;
  for (int i = dims.size() - 1; i >= 0; i--) { // reversed order
    unsigned denominator = 1;
    for (int j = 0; j < i; j++) {
      denominator *= dims[j];
    }
    output.push_back((iter / (denominator)) % dims[i]);
  }
  // Reverse to original order
  std::reverse(output.begin(), output.end());
  return output;
}
