.rtl_screen -top_module {top_module} -include_path {<D:/pango/MyProject/oscillosope/prj>} -design_files {<D:/pango/MyProject/oscillosope/rtl/adc_rd.v|work><D:/pango/MyProject/oscillosope/rtl/data_packing.v|work><D:/pango/MyProject/oscillosope/rtl/encoder_drive.v|work><D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v|work><D:/pango/MyProject/oscillosope/rtl/fifo_rd.v|work><D:/pango/MyProject/oscillosope/rtl/fifo_wr.v|work><D:/pango/MyProject/oscillosope/rtl/ip_fifo.v|work><D:/pango/MyProject/oscillosope/rtl/key_debounce.v|work><D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v|work><D:/pango/MyProject/oscillosope/rtl/state_control.v|work><D:/pango/MyProject/oscillosope/rtl/top_module.v|work><D:/pango/MyProject/oscillosope/rtl/force_trig.v|work><D:/pango/MyProject/oscillosope/rtl/f_measure.v|work><D:/pango/MyProject/oscillosope/rtl/divider_32.v|work><D:/pango/MyProject/oscillosope/rtl/output_shaping.v|work><D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v|work><D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v|work><D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v|work><D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v|work><D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v|work>}