

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Fri Nov 29 11:40:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.708 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9329|     9329| 93.290 us | 93.290 us |  9329|  9329|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     9328|     9328|      1166|          -|          -|     8|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |     1164|     1164|       194|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |      192|      192|         4|          -|          -|    48|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:270]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln270 = icmp eq i4 %i_0, -8" [./layer.h:270]   --->   Operation 10 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:270]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:270]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str25) nounwind" [./layer.h:270]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_73 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:275]   --->   Operation 15 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_73 to i11" [./layer.h:275]   --->   Operation 16 'zext' 'zext_ln1116' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:275]   --->   Operation 17 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i8 %tmp_74 to i11" [./layer.h:275]   --->   Operation 18 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i11 %zext_ln1116, %zext_ln1116_3" [./layer.h:275]   --->   Operation 19 'sub' 'sub_ln1116' <Predicate = (!icmp_ln270)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i11 %sub_ln1116 to i12" [./layer.h:275]   --->   Operation 20 'sext' 'sext_ln1116' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_75 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:273]   --->   Operation 21 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_76 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:273]   --->   Operation 22 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_76 to i7" [./layer.h:273]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i7 %tmp_75, %zext_ln203" [./layer.h:273]   --->   Operation 24 'sub' 'sub_ln203' <Predicate = (!icmp_ln270)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str26)" [./layer.h:271]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:272]   --->   Operation 26 'br' <Predicate = (!icmp_ln270)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./layer.h:279]   --->   Operation 27 'ret' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln272, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:272]   --->   Operation 28 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln272 = icmp eq i3 %k_0_0, -2" [./layer.h:272]   --->   Operation 29 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_472 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 30 'speclooptripcount' 'empty_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln272 = add i3 %k_0_0, 1" [./layer.h:272]   --->   Operation 31 'add' 'add_ln272' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:272]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str27) nounwind" [./layer.h:272]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str27)" [./layer.h:272]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i3 %k_0_0 to i13" [./layer.h:273]   --->   Operation 35 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i3 %k_0_0 to i7" [./layer.h:273]   --->   Operation 36 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %sub_ln203, %zext_ln203_13" [./layer.h:273]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln272)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %add_ln203 to i64" [./layer.h:273]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [48 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:273]   --->   Operation 39 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:274]   --->   Operation 40 'br' <Predicate = (!icmp_ln272)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_471 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str26, i32 %tmp)" [./layer.h:277]   --->   Operation 41 'specregionend' 'empty_471' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:270]   --->   Operation 42 'br' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%output_0_V_load = phi i40 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %trunc_ln, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:275]   --->   Operation 43 'phi' 'output_0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%l_0_0 = phi i6 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln274, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:274]   --->   Operation 44 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store i40 %output_0_V_load, i40* %output_0_V_addr, align 8" [./layer.h:275]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_4 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln274 = icmp eq i6 %l_0_0, -16" [./layer.h:274]   --->   Operation 46 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_474 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 47 'speclooptripcount' 'empty_474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln274 = add i6 %l_0_0, 1" [./layer.h:274]   --->   Operation 48 'add' 'add_ln274' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0" [./layer.h:274]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i6 %l_0_0 to i12" [./layer.h:275]   --->   Operation 50 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln1116 = add i12 %sext_ln1116, %zext_ln1116_4" [./layer.h:275]   --->   Operation 51 'add' 'add_ln1116' <Predicate = (!icmp_ln274)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %add_ln1116 to i64" [./layer.h:275]   --->   Operation 52 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [384 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:275]   --->   Operation 53 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i12 %add_ln1116 to i10" [./layer.h:275]   --->   Operation 54 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %trunc_ln1117, i3 0)" [./layer.h:275]   --->   Operation 55 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1116, i1 false)" [./layer.h:275]   --->   Operation 56 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i13 %p_shl4_cast, %p_shl5_cast" [./layer.h:275]   --->   Operation 57 'sub' 'sub_ln1117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i13 %sub_ln1117, %zext_ln203_12" [./layer.h:275]   --->   Operation 58 'add' 'add_ln1117' <Predicate = (!icmp_ln274)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i13 %add_ln1117 to i64" [./layer.h:275]   --->   Operation 59 'zext' 'zext_ln1117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117" [./layer.h:275]   --->   Operation 60 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:275]   --->   Operation 61 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln274)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:275]   --->   Operation 62 'load' 'input_2_V_load' <Predicate = (!icmp_ln274)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str27, i32 %tmp_s)" [./layer.h:276]   --->   Operation 63 'specregionend' 'empty_473' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:272]   --->   Operation 64 'br' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:275]   --->   Operation 65 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:275]   --->   Operation 66 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 2304> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load to i56" [./layer.h:275]   --->   Operation 67 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load to i56" [./layer.h:275]   --->   Operation 68 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:275]   --->   Operation 69 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:275]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:275]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:275]   --->   Operation 72 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:275]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:274]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln270           (br               ) [ 01111111]
i_0                (phi              ) [ 00100000]
icmp_ln270         (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
i                  (add              ) [ 01111111]
br_ln270           (br               ) [ 00000000]
specloopname_ln270 (specloopname     ) [ 00000000]
tmp_73             (bitconcatenate   ) [ 00000000]
zext_ln1116        (zext             ) [ 00000000]
tmp_74             (bitconcatenate   ) [ 00000000]
zext_ln1116_3      (zext             ) [ 00000000]
sub_ln1116         (sub              ) [ 00000000]
sext_ln1116        (sext             ) [ 00011111]
tmp_75             (bitconcatenate   ) [ 00000000]
tmp_76             (bitconcatenate   ) [ 00000000]
zext_ln203         (zext             ) [ 00000000]
sub_ln203          (sub              ) [ 00011111]
tmp                (specregionbegin  ) [ 00011111]
br_ln272           (br               ) [ 00111111]
ret_ln279          (ret              ) [ 00000000]
k_0_0              (phi              ) [ 00010000]
icmp_ln272         (icmp             ) [ 00111111]
empty_472          (speclooptripcount) [ 00000000]
add_ln272          (add              ) [ 00111111]
br_ln272           (br               ) [ 00000000]
specloopname_ln272 (specloopname     ) [ 00000000]
tmp_s              (specregionbegin  ) [ 00001111]
zext_ln203_12      (zext             ) [ 00001111]
zext_ln203_13      (zext             ) [ 00000000]
add_ln203          (add              ) [ 00000000]
sext_ln203         (sext             ) [ 00000000]
output_0_V_addr    (getelementptr    ) [ 00001111]
br_ln274           (br               ) [ 00111111]
empty_471          (specregionend    ) [ 00000000]
br_ln270           (br               ) [ 01111111]
output_0_V_load    (phi              ) [ 00001111]
l_0_0              (phi              ) [ 00001000]
store_ln275        (store            ) [ 00000000]
icmp_ln274         (icmp             ) [ 00111111]
empty_474          (speclooptripcount) [ 00000000]
add_ln274          (add              ) [ 00111111]
br_ln274           (br               ) [ 00000000]
zext_ln1116_4      (zext             ) [ 00000000]
add_ln1116         (add              ) [ 00000000]
sext_ln1116_1      (sext             ) [ 00000000]
input_1_0_V_addr   (getelementptr    ) [ 00000100]
trunc_ln1117       (trunc            ) [ 00000000]
p_shl4_cast        (bitconcatenate   ) [ 00000000]
p_shl5_cast        (bitconcatenate   ) [ 00000000]
sub_ln1117         (sub              ) [ 00000000]
add_ln1117         (add              ) [ 00000000]
zext_ln1117        (zext             ) [ 00000000]
input_2_V_addr     (getelementptr    ) [ 00000100]
empty_473          (specregionend    ) [ 00000000]
br_ln272           (br               ) [ 00111111]
input_1_0_V_load   (load             ) [ 00000010]
input_2_V_load     (load             ) [ 00000010]
sext_ln1192        (sext             ) [ 00000000]
sext_ln1192_1      (sext             ) [ 00000000]
mul_ln1192         (mul              ) [ 00000001]
specloopname_ln275 (specloopname     ) [ 00000000]
shl_ln             (bitconcatenate   ) [ 00000000]
add_ln1192         (add              ) [ 00000000]
trunc_ln           (partselect       ) [ 00111111]
br_ln274           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="output_0_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="40" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln275_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="1"/>
<pin id="83" dir="0" index="1" bw="40" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_1_0_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="40" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_2_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="40" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="k_0_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="k_0_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="output_0_V_load_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="40" slack="1"/>
<pin id="136" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_load (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_0_V_load_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="40" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_0_V_load/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="l_0_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="l_0_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln270_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_73_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1116_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_74_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1116_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln1116_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1116_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_75_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_76_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln203_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln203_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln272_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln272_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln203_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln203_13_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln203_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln203_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln274_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln274_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln1116_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln1116_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="2"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln1116_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln1117_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl4_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl5_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln1117_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="0"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln1117_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="1"/>
<pin id="315" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln1117_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln1192_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="40" slack="1"/>
<pin id="324" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln1192_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="40" slack="1"/>
<pin id="327" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mul_ln1192_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="40" slack="0"/>
<pin id="330" dir="0" index="1" bw="40" slack="0"/>
<pin id="331" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="56" slack="0"/>
<pin id="336" dir="0" index="1" bw="40" slack="3"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln1192_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="56" slack="1"/>
<pin id="344" dir="0" index="1" bw="56" slack="0"/>
<pin id="345" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="40" slack="0"/>
<pin id="349" dir="0" index="1" bw="56" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="365" class="1005" name="sext_ln1116_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="2"/>
<pin id="367" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="370" class="1005" name="sub_ln203_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="378" class="1005" name="add_ln272_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln272 "/>
</bind>
</comp>

<comp id="383" class="1005" name="zext_ln203_12_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="1"/>
<pin id="385" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_12 "/>
</bind>
</comp>

<comp id="388" class="1005" name="output_0_V_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln274_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln274 "/>
</bind>
</comp>

<comp id="401" class="1005" name="input_1_0_V_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="1"/>
<pin id="403" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_2_V_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="input_1_0_V_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="40" slack="1"/>
<pin id="413" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="input_2_V_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="40" slack="1"/>
<pin id="418" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="mul_ln1192_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="56" slack="1"/>
<pin id="423" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="426" class="1005" name="trunc_ln_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="40" slack="1"/>
<pin id="428" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="146"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="116" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="116" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="116" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="116" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="178" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="116" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="116" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="204" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="127" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="127" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="127" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="127" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="264"><net_src comp="151" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="276" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="290" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="134" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="164" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="368"><net_src comp="200" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="373"><net_src comp="224" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="381"><net_src comp="236" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="386"><net_src comp="242" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="391"><net_src comp="74" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="399"><net_src comp="266" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="404"><net_src comp="86" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="409"><net_src comp="93" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="414"><net_src comp="100" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="419"><net_src comp="106" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="424"><net_src comp="328" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="429"><net_src comp="347" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {4 }
 - Input state : 
	Port: GEMM_3D_float.1 : input_1_0_V | {4 5 }
	Port: GEMM_3D_float.1 : input_2_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln270 : 1
		i : 1
		br_ln270 : 2
		tmp_73 : 1
		zext_ln1116 : 2
		tmp_74 : 1
		zext_ln1116_3 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		tmp_75 : 1
		tmp_76 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 3
		icmp_ln272 : 1
		add_ln272 : 1
		br_ln272 : 2
		zext_ln203_12 : 1
		zext_ln203_13 : 1
		add_ln203 : 2
		sext_ln203 : 3
		output_0_V_addr : 4
	State 4
		store_ln275 : 1
		icmp_ln274 : 1
		add_ln274 : 1
		br_ln274 : 2
		zext_ln1116_4 : 1
		add_ln1116 : 2
		sext_ln1116_1 : 3
		input_1_0_V_addr : 4
		trunc_ln1117 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		sub_ln1117 : 5
		add_ln1117 : 6
		zext_ln1117 : 7
		input_2_V_addr : 8
		input_1_0_V_load : 5
		input_2_V_load : 9
	State 5
	State 6
		mul_ln1192 : 1
	State 7
		add_ln1192 : 1
		trunc_ln : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_164       |    0    |    0    |    13   |
|          |   add_ln272_fu_236   |    0    |    0    |    12   |
|          |   add_ln203_fu_250   |    0    |    0    |    15   |
|    add   |   add_ln274_fu_266   |    0    |    0    |    15   |
|          |   add_ln1116_fu_276  |    0    |    0    |    13   |
|          |   add_ln1117_fu_312  |    0    |    0    |    13   |
|          |   add_ln1192_fu_342  |    0    |    0    |    63   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_194  |    0    |    0    |    14   |
|    sub   |   sub_ln203_fu_224   |    0    |    0    |    15   |
|          |   sub_ln1117_fu_306  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1192_fu_328  |    5    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln270_fu_158  |    0    |    0    |    9    |
|   icmp   |   icmp_ln272_fu_230  |    0    |    0    |    9    |
|          |   icmp_ln274_fu_260  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_73_fu_170    |    0    |    0    |    0    |
|          |     tmp_74_fu_182    |    0    |    0    |    0    |
|          |     tmp_75_fu_204    |    0    |    0    |    0    |
|bitconcatenate|     tmp_76_fu_212    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_290  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_298  |    0    |    0    |    0    |
|          |     shl_ln_fu_334    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1116_fu_178  |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_190 |    0    |    0    |    0    |
|          |   zext_ln203_fu_220  |    0    |    0    |    0    |
|   zext   | zext_ln203_12_fu_242 |    0    |    0    |    0    |
|          | zext_ln203_13_fu_246 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_272 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_317  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_200  |    0    |    0    |    0    |
|          |   sext_ln203_fu_255  |    0    |    0    |    0    |
|   sext   | sext_ln1116_1_fu_281 |    0    |    0    |    0    |
|          |  sext_ln1192_fu_322  |    0    |    0    |    0    |
|          | sext_ln1192_1_fu_325 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1117_fu_286 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_347   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   244   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln272_reg_378   |    3   |
|    add_ln274_reg_396   |    6   |
|       i_0_reg_112      |    4   |
|        i_reg_360       |    4   |
|input_1_0_V_addr_reg_401|    9   |
|input_1_0_V_load_reg_411|   40   |
| input_2_V_addr_reg_406 |   12   |
| input_2_V_load_reg_416 |   40   |
|      k_0_0_reg_123     |    3   |
|      l_0_0_reg_147     |    6   |
|   mul_ln1192_reg_421   |   56   |
| output_0_V_addr_reg_388|    6   |
| output_0_V_load_reg_134|   40   |
|   sext_ln1116_reg_365  |   12   |
|    sub_ln203_reg_370   |    7   |
|    trunc_ln_reg_426    |   40   |
|  zext_ln203_12_reg_383 |   13   |
+------------------------+--------+
|          Total         |   301  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_100    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_106    |  p0  |   2  |  12  |   24   ||    9    |
| output_0_V_load_reg_134 |  p0  |   2  |  40  |   80   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   122  ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   244  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   301  |   271  |
+-----------+--------+--------+--------+--------+
