# ğŸ¶ ZedBoard Audio In/Out with FIR Filter

## ğŸ“Œ Overview
The goal of this project is to implement and test a birdsong playback chain using a pre-filtered WAV file. The FPGA design does **not perform filtering on-board**; instead, it receives the filtered audio via an SDK-generated bitstream and plays it through the audio interface.

---

## ğŸ“‚ Repository Contents

| File | Description |
|------|-------------|
| `Procedure.pdf` | Step-by-step documentation for setup & execution |
| `Zedboard-DMA-2016.4-1.zip` | Source files & setup package for ZedBoard |
| `birdsong.wav` | Example input audio |
| `birdsong.hex` | Input audio samples (int16 HEX format) |
| `coeffs.hex` | FIR filter coefficients (Q15, HEX format) |
| `filtered_preview.wav` | Software FIR preview |
| `output.hex` | FPGA FIR output (captured) |
| `birdsong_out.wav` | Final reconstructed audio |

---

## ğŸ› ï¸ Features
- Real-time **Audio In â†’ FIR â†’ Audio Out** pipeline on ZedBoard  
- 65-tap FIR **band-pass filter** (2â€“6 kHz) with Q15 scaling  
- MATLAB utilities for **audio â†’ HEX conversion** and **FPGA output â†’ WAV**  
- **SDK integration** for audio drivers  
- Procedure PDF for **easy replication**  

---

## â–¶ï¸ Setup & Usage
1. Refer to `Procedure.pdf` for detailed step-by-step setup instructions.  
2. Load the project files from `Zedboard-DMA-2016.4-1.zip` into your Xilinx Vivado/SDK environment.  
3. Connect the ZedBoard with audio input/output peripherals.  
4. Run the design and test with `birdsong_out.wav`.  

---

## ğŸ¥ Demo Video
ğŸ“º Watch the project in action on YouTube:  
[Audio In/Out on ZedBoard â€“ Demo](https://youtu.be/Dz3Q0xlWqdA?si=n91o6zly-b6aZZ9y)  

---

## ğŸš€ Future Enhancements
- Real-time adjustable filter coefficients  
- Support for multiple filter types (LPF, HPF, BPF, BSF)  
- Expansion to **AGC**, **RMS meter**, and **noise gate** modules  
