Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: serial.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : serial
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\serial.v" into library work
Parsing module <serial>.
Parsing VHDL file "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\basic_uart.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <serial>.
Going to vhdl side to elaborate module basic_uart

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\serial.v" Line 22: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\serial.v".
        A = 2'b00
        B = 2'b01
        C = 2'b10
        D = 2'b11
    Found 2-bit register for signal <y_now>.
    Found finite state machine <FSM_0> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_15_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out> created at line 54
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <serial> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\basic_uart.vhd".
        DIVISOR = 54
    Found 1-bit register for signal <tx_state_ready>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 6-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 6-bit adder for signal <sample_counter[5]_GND_7_o_add_1_OUT> created at line 75.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_7_o_add_14_OUT> created at line 126.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_7_o_add_19_OUT> created at line 129.
    Found 4-bit adder for signal <tx_state_counter[3]_GND_7_o_add_40_OUT> created at line 181.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_34_OUT<3:0>> created at line 178.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <basic_uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 5
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <rx_state_nbits>: 1 register on signal <rx_state_nbits>.
The following registers are absorbed into counter <rx_state_counter>: 1 register on signal <rx_state_counter>.
The following registers are absorbed into counter <tx_state_counter>: 1 register on signal <tx_state_counter>.
Unit <basic_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 4
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <y_now[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <serial> ...

Optimizing unit <basic_uart> ...
INFO:Xst:3203 - The FF/Latch <myUART/tx_state_ready> in Unit <serial> is the opposite to the following FF/Latch, which will be removed : <myUART/tx_state_fsm_state> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serial.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 7
#      LUT4                        : 5
#      LUT5                        : 8
#      LUT6                        : 32
# FlipFlops/Latches                : 54
#      FD                          : 4
#      FDC                         : 20
#      FDCE                        : 5
#      FDP                         : 1
#      FDPE                        : 9
#      FDR                         : 2
#      FDRE                        : 4
#      LD                          : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  11440     0%  
 Number of Slice LUTs:                   62  out of   5720     1%  
    Number used as Logic:                62  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      17  out of     70    24%  
   Number with an unused LUT:             8  out of     70    11%  
   Number of fully used LUT-FF pairs:    45  out of     70    64%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
myUART/rx_state_enable                                           | NONE(tx_data_4)        | 8     |
y_now[1]_GND_1_o_equal_14_o(y_now_y_now[1]_GND_1_o_equal_14_o1:O)| NONE(*)(rx)            | 1     |
clk                                                              | BUFGP                  | 45    |
-----------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.675ns (Maximum Frequency: 272.094MHz)
   Minimum input arrival time before clock: 4.103ns
   Maximum output required time after clock: 4.604ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.675ns (frequency: 272.094MHz)
  Total number of paths / destination ports: 419 / 67
-------------------------------------------------------------------------
Delay:               3.675ns (Levels of Logic = 2)
  Source:            myUART/rx_state_counter_3 (FF)
  Destination:       myUART/rx_state_nbits_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: myUART/rx_state_counter_3 to myUART/rx_state_nbits_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.961  myUART/rx_state_counter_3 (myUART/rx_state_counter_3)
     LUT5:I0->O           14   0.203   0.958  myUART/_n0199_inv11 (myUART/_n0199_inv1)
     LUT6:I5->O            1   0.205   0.579  myUART/_n0176_inv1 (myUART/_n0176_inv)
     FDCE:CE                   0.322          myUART/rx_state_nbits_3
    ----------------------------------------
    Total                      3.675ns (1.177ns logic, 2.498ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'y_now[1]_GND_1_o_equal_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            in (PAD)
  Destination:       rx (LATCH)
  Destination Clock: y_now[1]_GND_1_o_equal_14_o falling

  Data Path: in to rx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_IBUF (in_IBUF)
     LD:D                      0.037          rx
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 50 / 49
-------------------------------------------------------------------------
Offset:              4.103ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       y_now_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: reset to y_now_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  reset_IBUF (reset_IBUF)
     INV:I->O             37   0.206   1.362  reset_INV_15_o1_INV_0 (reset_INV_15_o)
     FDR:R                     0.430          y_now_FSM_FFd1
    ----------------------------------------
    Total                      4.103ns (1.858ns logic, 2.245ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.604ns (Levels of Logic = 2)
  Source:            y_now_FSM_FFd1 (FF)
  Destination:       out (PAD)
  Source Clock:      clk rising

  Data Path: y_now_FSM_FFd1 to out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.802  y_now_FSM_FFd1 (y_now_FSM_FFd1)
     INV:I->O              1   0.206   0.579  y_now[1]_PWR_1_o_equal_15_o_inv1_INV_0 (y_now[1]_PWR_1_o_equal_15_o_inv)
     OBUFT:T->O                2.571          out_OBUFT (out)
    ----------------------------------------
    Total                      4.604ns (3.224ns logic, 1.380ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    3.675|         |         |         |
myUART/rx_state_enable     |         |    1.727|         |         |
y_now[1]_GND_1_o_equal_14_o|         |    2.343|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myUART/rx_state_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.134|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.22 secs
 
--> 

Total memory usage is 259460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

