###############################################################################
#
# IAR ELF Linker V8.50.4.261/W32 for ARM                  19/Nov/2020  14:56:05
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\lpuart_interrupt.out
#    Map file     =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\list\lpuart_interrupt.map
#    Command line =
#        -f C:\Users\dfowler\AppData\Local\Temp\EW9618.tmp ("H:\PROJECTS\PV4 &
#        WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\board.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\clock_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\dcd.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\evkmimxrt1064_flexspi_nor_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_assert.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_clock.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_common.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_debug_console.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_flexspi_nor_boot.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_gpio.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_lpuart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\fsl_str.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\generic_list.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\lpuart_adapter.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\lpuart_interrupt.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\pin_mux.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\serial_manager.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\serial_port_uart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\startup_MIMXRT1064.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj\system_MIMXRT1064.o"
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\lpuart_interrupt.out"
#        --map "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\list\lpuart_interrupt.map"
#        --config "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar/MIMXRT1064xxxxx_ram.icf"
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable       in block NCACHE_VAR
  section NonCacheable.init  in block NCACHE_VAR


  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x400
  .intvec            ro code          0x0   0x400  startup_MIMXRT1064.o [1]
                                  - 0x400   0x400

"P1":                                      0x2d9e
  .text              ro code        0x400   0x910  clock_config.o [1]
  .text              ro code        0xd10    0x1c  fsl_assert.o [1]
  .text              ro code        0xd2c   0x5a0  fsl_clock.o [1]
  .text              ro code       0x12cc   0x100  fsl_debug_console.o [1]
  .text              ro code       0x13cc    0x86  ABImemcpy.o [4]
  .text              ro code       0x1452    0x3a  zero_init3.o [4]
  .text              ro code       0x148c    0xd4  serial_manager.o [1]
  .text              ro code       0x1560    0x66  ABImemset.o [4]
  .text              ro code       0x15c6   0x4ac  fsl_str.o [1]
  .text              ro code       0x1a72    0x2e  copy_init3.o [4]
  .text              ro code       0x1aa0    0x64  serial_port_uart.o [1]
  .text              ro code       0x1b04    0x36  strlen.o [4]
  .rodata            const         0x1b3a     0x2  clock_config.o [1]
  .text              ro code       0x1b3c    0x70  lpuart_adapter.o [1]
  .text              ro code       0x1bac   0x4c4  fsl_lpuart.o [1]
  .text              ro code       0x2070   0x388  board.o [1]
  .text              ro code       0x23f8   0x15a  system_MIMXRT1064.o [1]
  .text              ro code       0x2552     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2554   0x13c  lpuart_interrupt.o [1]
  .text              ro code       0x2690   0x100  pin_mux.o [1]
  .rodata            const         0x2790    0x88  fsl_debug_console.o [1]
  .rodata            const         0x2818    0x84  board.o [1]
  .rodata            const         0x289c    0x74  serial_manager.o [1]
  .rodata            const         0x2910    0x74  serial_port_uart.o [1]
  .rodata            const         0x2984    0x70  clock_config.o [1]
  .rodata            const         0x29f4    0x70  fsl_clock.o [1]
  .rodata            const         0x2a64    0x70  fsl_lpuart.o [1]
  .rodata            const         0x2ad4    0x70  fsl_lpuart.o [1]
  .rodata            const         0x2b44    0x70  pin_mux.o [1]
  Initializer bytes  const         0x2bb4    0x70  <for RW-1>
  .rodata            const         0x2c24    0x68  lpuart_adapter.o [1]
  .rodata            const         0x2c8c    0x40  fsl_lpuart.o [1]
  .rodata            const         0x2ccc    0x2c  fsl_assert.o [1]
  .rodata            const         0x2cf8    0x28  fsl_lpuart.o [1]
  .rodata            const         0x2d20    0x28  fsl_lpuart.o [1]
  .text              ro code       0x2d48    0x28  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d70    0x28  data_init.o [4]
  .rodata            const         0x2d98    0x24  fsl_lpuart.o [1]
  .rodata            const         0x2dbc    0x24  lpuart_adapter.o [1]
  .text              ro code       0x2de0    0x22  fpinit_M.o [3]
  .iar.init_table    const         0x2e04    0x24  - Linker created -
  .text              ro code       0x2e28     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2e2c    0x1e  cmain.o [4]
  .text              ro code       0x2e4a     0x4  low_level_init.o [2]
  .text              ro code       0x2e4e     0x4  exit.o [2]
  .text              ro code       0x2e52     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2e54     0xa  cexit.o [4]
  .text              ro code       0x2e5e     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2e60    0x14  exit.o [5]
  .rodata            const         0x2e74    0x1c  board.o [1]
  .rodata            const         0x2e90    0x1c  fsl_lpuart.o [1]
  .rodata            const         0x2eac    0x18  board.o [1]
  .rodata            const         0x2ec4    0x18  clock_config.o [1]
  .rodata            const         0x2edc    0x14  clock_config.o [1]
  .rodata            const         0x2ef0    0x14  fsl_lpuart.o [1]
  .rodata            const         0x2f04    0x10  clock_config.o [1]
  .rodata            const         0x2f14    0x10  fsl_clock.o [1]
  .rodata            const         0x2f24    0x10  fsl_clock.o [1]
  .rodata            const         0x2f34    0x10  fsl_lpuart.o [1]
  .rodata            const         0x2f44    0x10  pin_mux.o [1]
  .rodata            const         0x2f54    0x10  serial_port_uart.o [1]
  .rodata            const         0x2f64     0xc  fsl_debug_console.o [1]
  .rodata            const         0x2f70     0xc  fsl_lpuart.o [1]
  .rodata            const         0x2f7c     0xc  fsl_lpuart.o [1]
  .rodata            const         0x2f88     0xc  serial_manager.o [1]
  .text              ro code       0x2f94     0xc  cstartup_M.o [4]
  .rodata            const         0x2fa0     0x8  board.o [1]
  .rodata            const         0x2fa8     0x8  clock_config.o [1]
  .rodata            const         0x2fb0     0x8  fsl_debug_console.o [1]
  .rodata            const         0x2fb8     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2fc0     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2fc8     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2fd0     0x8  serial_manager.o [1]
  .rodata            const         0x2fd8     0x8  serial_manager.o [1]
  .rodata            const         0x2fe0     0x8  serial_manager.o [1]
  .rodata            const         0x2fe8     0x8  serial_port_uart.o [1]
  .rodata            const         0x2ff0     0x8  serial_port_uart.o [1]
  .text              ro code       0x2ff8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3000     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3008     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3010     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3018     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3020     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3028     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3030     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3038     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3040     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3048     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3050     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3058     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3060     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3068     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3070     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3078     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3080     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3088     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3090     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3098     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30a0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30a8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30b0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30b8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30c0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30c8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30d0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30d8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30e0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30e8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30f0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x30f8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3100     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3108     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3110     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3118     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3120     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3128     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3130     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3138     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3140     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3148     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3150     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3158     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3160     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3168     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3170     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3178     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3180     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3188     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3190     0x4  startup_MIMXRT1064.o [1]
  .text              ro code       0x3194     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3196     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3198     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x319a     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x319c     0x2  startup_MIMXRT1064.o [1]
  .rodata            const         0x319e     0x0  zero_init3.o [4]
  .rodata            const         0x319e     0x0  copy_init3.o [4]
                                 - 0x319e  0x2d9e

"P2-P3|P5", part 1 of 2:                     0x70
  RW                          0x2000'0000    0x70  <Block>
    RW-1                      0x2000'0000    0x70  <Init block>
      .data          inited   0x2000'0000    0x6c  lpuart_interrupt.o [1]
      .data          inited   0x2000'006c     0x4  system_MIMXRT1064.o [1]
                            - 0x2000'0070    0x70

"P2-P3|P5", part 2 of 2:                     0x64
  ZI                          0x2000'0070    0x64  <Block>
    .bss             zero     0x2000'0070     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0074     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0078    0x1c  fsl_debug_console.o [1]
    .bss             zero     0x2000'0094     0x4  fsl_debug_console.o [1]
    .bss             zero     0x2000'0098    0x24  fsl_lpuart.o [1]
    .bss             zero     0x2000'00bc     0x4  fsl_lpuart.o [1]
    .bss             zero     0x2000'00c0    0x10  lpuart_interrupt.o [1]
    .bss             zero     0x2000'00d0     0x2  lpuart_interrupt.o [1]
    .bss             zero     0x2000'00d2     0x2  lpuart_interrupt.o [1]
                            - 0x2000'00d4    0x64

"P6":                                       0x400
  CSTACK                      0x2001'fc00   0x400  <Block>
    CSTACK           uninit   0x2001'fc00   0x400  <Block tail>
                            - 0x2002'0000   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
       0x319e     0x1'ffff  0x1'ce62
  0x2000'00d4  0x2001'fbff  0x1'fb2c


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x64:
          0x2000'0070  0x64

Copy (__iar_copy_init3)
    1 source range, total size 0x70:
               0x2bb4  0x70
    1 destination range, total size 0x70:
          0x2000'0000  0x70



*******************************************************************************
*** MODULE SUMMARY
***

    Module                ro code  ro data  rw data
    ------                -------  -------  -------
command line/config:
    -----------------------------------------------
    Total:

H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj: [1]
    board.o                   904      192
    clock_config.o          2'320      182
    fsl_assert.o               28       44
    fsl_clock.o             1'440      144        8
    fsl_debug_console.o       256      156       32
    fsl_lpuart.o            1'220      492       40
    fsl_str.o               1'196
    lpuart_adapter.o          112      164
    lpuart_interrupt.o        316      108      128
    pin_mux.o                 256      128
    serial_manager.o          212      152
    serial_port_uart.o        100      148
    startup_MIMXRT1064.o    1'494
    system_MIMXRT1064.o       346        4        4
    -----------------------------------------------
    Total:                 10'200    1'914      212

dl7M_tln.a: [2]
    exit.o                      4
    low_level_init.o            4
    -----------------------------------------------
    Total:                      8

m7M_tlv.a: [3]
    fpinit_M.o                 34
    -----------------------------------------------
    Total:                     34

rt7M_tl.a: [4]
    ABImemcpy.o               134
    ABImemset.o               102
    cexit.o                    10
    cmain.o                    30
    copy_init3.o               46
    cstartup_M.o               12
    data_init.o                40
    strlen.o                   54
    zero_init3.o               58
    -----------------------------------------------
    Total:                    486

shb_l.a: [5]
    exit.o                     20
    -----------------------------------------------
    Total:                     20

    Gaps                        2        2
    Linker created                      36    1'024
---------------------------------------------------
    Grand Total:           10'750    1'952    1'236


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base        0x2e04          --   Gb  - Linker created -
.iar.init_table$$Limit       0x2e28          --   Gb  - Linker created -
?main                        0x2e2d         Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x208d   0x1a  Code  Lc  board.o [1]
ARM_MPU_Enable               0x2071   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN            0x601  0x5aa  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x2147  0x216  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x210d   0x3a  Code  Gb  board.o [1]
BOARD_InitPins               0x270f   0x64  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate             0x4ed   0x48  Code  Lc  clock_config.o [1]
CLOCK_ControlGate            0x1bad   0x48  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x2691   0x42  Code  Lc  pin_mux.o [1]
CLOCK_DeinitAudioPll          0xeff    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll           0xf0b    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll           0xef5    0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock            0x535   0x10  Code  Lc  clock_config.o [1]
CLOCK_EnableClock            0x1bf5   0x10  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x26d3   0x10  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv                 0x20d1   0x2a  Code  Lc  board.o [1]
CLOCK_GetMux                 0x20a7   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x20fb   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq              0xd2d   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                              0xd6b   0x22  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq              0xf17  0x2b2  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll              0xe01   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk         0xd8d   0x4a  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M            0xdf3    0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd             0x11c9   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll              0xe41   0x74  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pfd            0x1211   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll             0xeb5   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed           0xd45   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled            0xd55   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                  0x477   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetMux                  0x401   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass            0x555   0x2c  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq          0x54d    0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq             0x545    0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc               0xdd7   0x1c  Code  Gb  fsl_clock.o [1]
CSTACK$$Base            0x2001'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                             0x178d   0xc8  Code  Lc  fsl_str.o [1]
DbgConsole_PrintCallback
                             0x132b   0x3e  Code  Lc  fsl_debug_console.o [1]
DbgConsole_Printf            0x1369   0x4a  Code  Gb  fsl_debug_console.o [1]
DbgConsole_SendDataReliable
                             0x12cd   0x5e  Code  Gb  fsl_debug_console.o [1]
EnableIRQ                    0x2573   0x20  Code  Lc  lpuart_interrupt.o [1]
HAL_UartSendBlocking         0x1b3d   0x5a  Code  Gb  lpuart_adapter.o [1]
IOMUXC_EnableMode             0x581   0x1c  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig              0x5dd   0x24  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig          0x26ff   0x10  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x26e3   0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetSaiMClkClockSource
                              0x59d   0x40  Code  Lc  clock_config.o [1]
LPUART1_IRQHandler           0x25c1   0x5c  Code  Gb  lpuart_interrupt.o [1]
LPUART2_DriverIRQHandler
                             0x1fbd   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x1fd1   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x1fe5   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x1ff9   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x2011   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x2025   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x2039   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART_EnableInterrupts
                             0x1f0d   0x28  Code  Gb  fsl_lpuart.o [1]
LPUART_GetDefaultConfig
                             0x1ea1   0x6c  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x1c17   0x34  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x1f35   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x1c4b  0x256  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadByte              0x2593   0x2e  Code  Lc  lpuart_interrupt.o [1]
LPUART_SoftwareReset         0x1c05   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x1f45   0x42  Code  Gb  fsl_lpuart.o [1]
PrintGetPrecision            0x160f   0x52  Code  Lc  fsl_str.o [1]
PrintGetRadixFromobpu        0x1761   0x2c  Code  Lc  fsl_str.o [1]
PrintGetWidth                0x15c7   0x48  Code  Lc  fsl_str.o [1]
PrintIsdi                    0x168b   0x1a  Code  Lc  fsl_str.o [1]
PrintIsfF                    0x172d   0x1a  Code  Lc  fsl_str.o [1]
PrintIsobpu                  0x1661   0x2a  Code  Lc  fsl_str.o [1]
PrintIsxX                    0x1747   0x1a  Code  Lc  fsl_str.o [1]
PrintOutputdifFobpu          0x16a5   0x44  Code  Lc  fsl_str.o [1]
PrintOutputxX                0x16e9   0x44  Code  Lc  fsl_str.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'0070          --   Gb  - Linker created -
Region$$Table$$Base          0x2e04          --   Gb  - Linker created -
Region$$Table$$Limit         0x2e28          --   Gb  - Linker created -
SerialManager_StartWriting
                             0x148d   0x2c  Code  Lc  serial_manager.o [1]
SerialManager_Write          0x14b9   0x80  Code  Lc  serial_manager.o [1]
SerialManager_WriteBlocking
                             0x1539   0x14  Code  Gb  serial_manager.o [1]
Serial_UartWrite             0x1aa1   0x52  Code  Gb  serial_port_uart.o [1]
StrFormatPrintf              0x1855  0x21e  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'006c    0x4  Data  Gb  system_MIMXRT1064.o [1]
SystemInit                   0x23f9  0x11c  Code  Gb  system_MIMXRT1064.o [1]
ZI$$Base                0x2000'0070          --   Gb  - Linker created -
ZI$$Limit               0x2000'00d4          --   Gb  - Linker created -
__NCACHE_REGION_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__NCACHE_REGION_START {Abs}
                        0x2020'0000         Data  Gb  <internal module>
__NVIC_EnableIRQ             0x2555   0x1e  Code  Lc  lpuart_interrupt.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0         Data  Gb  <internal module>
__Vectors                       0x0          --   Gb  startup_MIMXRT1064.o [1]
__Vectors_End                 0x400         Data  Gb  startup_MIMXRT1064.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1064.o [1]
__aeabi_assert                0xd11   0x1c  Code  Gb  fsl_assert.o [1]
__aeabi_memcpy4              0x13cd         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8              0x13cd         Code  Gb  ABImemcpy.o [4]
__aeabi_memset               0x1561         Code  Gb  ABImemset.o [4]
__cmain                      0x2e2d         Code  Gb  cmain.o [4]
__exit                       0x2e61   0x14  Code  Gb  exit.o [5]
__iar_Memset                 0x1561         Code  Gb  ABImemset.o [4]
__iar_Memset_word            0x1569         Code  Gb  ABImemset.o [4]
__iar_copy_init3             0x1a73   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x2d71   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp               0x2de1         Code  Gb  fpinit_M.o [3]
__iar_program_start          0x2f95         Code  Gb  cstartup_M.o [4]
__iar_zero_init3             0x1453   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x2e4b    0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0         Data  Gb  startup_MIMXRT1064.o [1]
__vector_table_0x1c            0x1c         Data  Gb  startup_MIMXRT1064.o [1]
_call_main                   0x2e39         Code  Gb  cmain.o [4]
_exit                        0x2e55         Code  Gb  cexit.o [4]
_main                        0x2e47         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x2fa8    0x8  Data  Gb  clock_config.o [1]
demoRingBuffer          0x2000'00c0   0x10  Data  Gb  lpuart_interrupt.o [1]
exit                         0x2e4f    0x4  Code  Gb  exit.o [2]
g_rtcXtalFreq           0x2000'0074    0x4  Data  Gb  fsl_clock.o [1]
g_serialHandle          0x2000'0094    0x4  Data  Gb  fsl_debug_console.o [1]
g_tipString             0x2000'0000   0x6c  Data  Gb  lpuart_interrupt.o [1]
g_xtalFreq              0x2000'0070    0x4  Data  Gb  fsl_clock.o [1]
main                         0x261d   0x5c  Code  Gb  lpuart_interrupt.o [1]
rxIndex                 0x2000'00d2    0x2  Data  Gb  lpuart_interrupt.o [1]
s_LpuartAdapterBase          0x2dbc   0x24  Data  Lc  lpuart_adapter.o [1]
s_debugConsoleState     0x2000'0078   0x1c  Data  Lc  fsl_debug_console.o [1]
s_lpuartBases                0x2d98   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x2ef0   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'0098   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'00bc    0x4  Data  Lc  fsl_lpuart.o [1]
strlen                       0x1b05         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                             0x2edc   0x14  Data  Gb  clock_config.o [1]
txIndex                 0x2000'00d0    0x2  Data  Gb  lpuart_interrupt.o [1]
usb1PllConfig_BOARD_BootClockRUN
                             0x1b3a    0x2  Data  Gb  clock_config.o [1]


[1] = H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\interrupt\iar\debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  10'750 bytes of readonly  code memory
   1'952 bytes of readonly  data memory
   1'236 bytes of readwrite data memory

Errors: none
Warnings: none
