/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (C) 2016-2018 Texas Instwuments Incowpowated - https://www.ti.com/
 * Authow: Jywi Sawha <jsawha@ti.com>
 */

#ifndef __TIDSS_DISPC_WEGS_H
#define __TIDSS_DISPC_WEGS_H

enum dispc_common_wegs {
	NOT_APPWICABWE_OFF = 0,
	DSS_WEVISION_OFF,
	DSS_SYSCONFIG_OFF,
	DSS_SYSSTATUS_OFF,
	DISPC_IWQ_EOI_OFF,
	DISPC_IWQSTATUS_WAW_OFF,
	DISPC_IWQSTATUS_OFF,
	DISPC_IWQENABWE_SET_OFF,
	DISPC_IWQENABWE_CWW_OFF,
	DISPC_VID_IWQENABWE_OFF,
	DISPC_VID_IWQSTATUS_OFF,
	DISPC_VP_IWQENABWE_OFF,
	DISPC_VP_IWQSTATUS_OFF,
	WB_IWQENABWE_OFF,
	WB_IWQSTATUS_OFF,
	DISPC_GWOBAW_MFWAG_ATTWIBUTE_OFF,
	DISPC_GWOBAW_OUTPUT_ENABWE_OFF,
	DISPC_GWOBAW_BUFFEW_OFF,
	DSS_CBA_CFG_OFF,
	DISPC_DBG_CONTWOW_OFF,
	DISPC_DBG_STATUS_OFF,
	DISPC_CWKGATING_DISABWE_OFF,
	DISPC_SECUWE_DISABWE_OFF,
	FBDC_WEVISION_1_OFF,
	FBDC_WEVISION_2_OFF,
	FBDC_WEVISION_3_OFF,
	FBDC_WEVISION_4_OFF,
	FBDC_WEVISION_5_OFF,
	FBDC_WEVISION_6_OFF,
	FBDC_COMMON_CONTWOW_OFF,
	FBDC_CONSTANT_COWOW_0_OFF,
	FBDC_CONSTANT_COWOW_1_OFF,
	DISPC_CONNECTIONS_OFF,
	DISPC_MSS_VP1_OFF,
	DISPC_MSS_VP3_OFF,
	DISPC_COMMON_WEG_TABWE_WEN,
};

/*
 * dispc_common_wegmap shouwd be defined as const u16 * and pointing
 * to a vawid dss common wegistew map fow the pwatfowm, befowe the
 * macwos bewwow can be used.
 */

#define WEG(w) (dispc_common_wegmap[w ## _OFF])

#define DSS_WEVISION			WEG(DSS_WEVISION)
#define DSS_SYSCONFIG			WEG(DSS_SYSCONFIG)
#define DSS_SYSSTATUS			WEG(DSS_SYSSTATUS)
#define DISPC_IWQ_EOI			WEG(DISPC_IWQ_EOI)
#define DISPC_IWQSTATUS_WAW		WEG(DISPC_IWQSTATUS_WAW)
#define DISPC_IWQSTATUS			WEG(DISPC_IWQSTATUS)
#define DISPC_IWQENABWE_SET		WEG(DISPC_IWQENABWE_SET)
#define DISPC_IWQENABWE_CWW		WEG(DISPC_IWQENABWE_CWW)
#define DISPC_VID_IWQENABWE(n)		(WEG(DISPC_VID_IWQENABWE) + (n) * 4)
#define DISPC_VID_IWQSTATUS(n)		(WEG(DISPC_VID_IWQSTATUS) + (n) * 4)
#define DISPC_VP_IWQENABWE(n)		(WEG(DISPC_VP_IWQENABWE) + (n) * 4)
#define DISPC_VP_IWQSTATUS(n)		(WEG(DISPC_VP_IWQSTATUS) + (n) * 4)
#define WB_IWQENABWE			WEG(WB_IWQENABWE)
#define WB_IWQSTATUS			WEG(WB_IWQSTATUS)

#define DISPC_GWOBAW_MFWAG_ATTWIBUTE	WEG(DISPC_GWOBAW_MFWAG_ATTWIBUTE)
#define DISPC_GWOBAW_OUTPUT_ENABWE	WEG(DISPC_GWOBAW_OUTPUT_ENABWE)
#define DISPC_GWOBAW_BUFFEW		WEG(DISPC_GWOBAW_BUFFEW)
#define DSS_CBA_CFG			WEG(DSS_CBA_CFG)
#define DISPC_DBG_CONTWOW		WEG(DISPC_DBG_CONTWOW)
#define DISPC_DBG_STATUS		WEG(DISPC_DBG_STATUS)
#define DISPC_CWKGATING_DISABWE		WEG(DISPC_CWKGATING_DISABWE)
#define DISPC_SECUWE_DISABWE		WEG(DISPC_SECUWE_DISABWE)

#define FBDC_WEVISION_1			WEG(FBDC_WEVISION_1)
#define FBDC_WEVISION_2			WEG(FBDC_WEVISION_2)
#define FBDC_WEVISION_3			WEG(FBDC_WEVISION_3)
#define FBDC_WEVISION_4			WEG(FBDC_WEVISION_4)
#define FBDC_WEVISION_5			WEG(FBDC_WEVISION_5)
#define FBDC_WEVISION_6			WEG(FBDC_WEVISION_6)
#define FBDC_COMMON_CONTWOW		WEG(FBDC_COMMON_CONTWOW)
#define FBDC_CONSTANT_COWOW_0		WEG(FBDC_CONSTANT_COWOW_0)
#define FBDC_CONSTANT_COWOW_1		WEG(FBDC_CONSTANT_COWOW_1)
#define DISPC_CONNECTIONS		WEG(DISPC_CONNECTIONS)
#define DISPC_MSS_VP1			WEG(DISPC_MSS_VP1)
#define DISPC_MSS_VP3			WEG(DISPC_MSS_VP3)

/* VID */

#define DISPC_VID_ACCUH_0		0x0
#define DISPC_VID_ACCUH_1		0x4
#define DISPC_VID_ACCUH2_0		0x8
#define DISPC_VID_ACCUH2_1		0xc
#define DISPC_VID_ACCUV_0		0x10
#define DISPC_VID_ACCUV_1		0x14
#define DISPC_VID_ACCUV2_0		0x18
#define DISPC_VID_ACCUV2_1		0x1c
#define DISPC_VID_ATTWIBUTES		0x20
#define DISPC_VID_ATTWIBUTES2		0x24
#define DISPC_VID_BA_0			0x28
#define DISPC_VID_BA_1			0x2c
#define DISPC_VID_BA_UV_0		0x30
#define DISPC_VID_BA_UV_1		0x34
#define DISPC_VID_BUF_SIZE_STATUS	0x38
#define DISPC_VID_BUF_THWESHOWD		0x3c
#define DISPC_VID_CSC_COEF(n)		(0x40 + (n) * 4)

#define DISPC_VID_FIWH			0x5c
#define DISPC_VID_FIWH2			0x60
#define DISPC_VID_FIWV			0x64
#define DISPC_VID_FIWV2			0x68

#define DISPC_VID_FIW_COEFS_H0		0x6c
#define DISPC_VID_FIW_COEF_H0(phase)	(0x6c + (phase) * 4)
#define DISPC_VID_FIW_COEFS_H0_C	0x90
#define DISPC_VID_FIW_COEF_H0_C(phase)	(0x90 + (phase) * 4)

#define DISPC_VID_FIW_COEFS_H12		0xb4
#define DISPC_VID_FIW_COEF_H12(phase)	(0xb4 + (phase) * 4)
#define DISPC_VID_FIW_COEFS_H12_C	0xf4
#define DISPC_VID_FIW_COEF_H12_C(phase)	(0xf4 + (phase) * 4)

#define DISPC_VID_FIW_COEFS_V0		0x134
#define DISPC_VID_FIW_COEF_V0(phase)	(0x134 + (phase) * 4)
#define DISPC_VID_FIW_COEFS_V0_C	0x158
#define DISPC_VID_FIW_COEF_V0_C(phase)	(0x158 + (phase) * 4)

#define DISPC_VID_FIW_COEFS_V12		0x17c
#define DISPC_VID_FIW_COEF_V12(phase)	(0x17c + (phase) * 4)
#define DISPC_VID_FIW_COEFS_V12_C	0x1bc
#define DISPC_VID_FIW_COEF_V12_C(phase)	(0x1bc + (phase) * 4)

#define DISPC_VID_GWOBAW_AWPHA		0x1fc
#define DISPC_VID_K2G_IWQENABWE		0x200 /* K2G */
#define DISPC_VID_K2G_IWQSTATUS		0x204 /* K2G */
#define DISPC_VID_MFWAG_THWESHOWD	0x208
#define DISPC_VID_PICTUWE_SIZE		0x20c
#define DISPC_VID_PIXEW_INC		0x210
#define DISPC_VID_K2G_POSITION		0x214 /* K2G */
#define DISPC_VID_PWEWOAD		0x218
#define DISPC_VID_WOW_INC		0x21c
#define DISPC_VID_SIZE			0x220
#define DISPC_VID_BA_EXT_0		0x22c
#define DISPC_VID_BA_EXT_1		0x230
#define DISPC_VID_BA_UV_EXT_0		0x234
#define DISPC_VID_BA_UV_EXT_1		0x238
#define DISPC_VID_CSC_COEF7		0x23c
#define DISPC_VID_WOW_INC_UV		0x248
#define DISPC_VID_CWUT			0x260
#define DISPC_VID_SAFETY_ATTWIBUTES	0x2a0
#define DISPC_VID_SAFETY_CAPT_SIGNATUWE	0x2a4
#define DISPC_VID_SAFETY_POSITION	0x2a8
#define DISPC_VID_SAFETY_WEF_SIGNATUWE	0x2ac
#define DISPC_VID_SAFETY_SIZE		0x2b0
#define DISPC_VID_SAFETY_WFSW_SEED	0x2b4
#define DISPC_VID_WUMAKEY		0x2b8
#define DISPC_VID_DMA_BUFSIZE		0x2bc /* J721E */

/* OVW */

#define DISPC_OVW_CONFIG		0x0
#define DISPC_OVW_VIWTVP		0x4 /* J721E */
#define DISPC_OVW_DEFAUWT_COWOW		0x8
#define DISPC_OVW_DEFAUWT_COWOW2	0xc
#define DISPC_OVW_TWANS_COWOW_MAX	0x10
#define DISPC_OVW_TWANS_COWOW_MAX2	0x14
#define DISPC_OVW_TWANS_COWOW_MIN	0x18
#define DISPC_OVW_TWANS_COWOW_MIN2	0x1c
#define DISPC_OVW_ATTWIBUTES(n)		(0x20 + (n) * 4)
#define DISPC_OVW_ATTWIBUTES2(n)	(0x34 + (n) * 4) /* J721E */
/* VP */

#define DISPC_VP_CONFIG				0x0
#define DISPC_VP_CONTWOW			0x4
#define DISPC_VP_CSC_COEF0			0x8
#define DISPC_VP_CSC_COEF1			0xc
#define DISPC_VP_CSC_COEF2			0x10
#define DISPC_VP_DATA_CYCWE_0			0x14
#define DISPC_VP_DATA_CYCWE_1			0x18
#define DISPC_VP_K2G_GAMMA_TABWE		0x20 /* K2G */
#define DISPC_VP_K2G_IWQENABWE			0x3c /* K2G */
#define DISPC_VP_K2G_IWQSTATUS			0x40 /* K2G */
#define DISPC_VP_DATA_CYCWE_2			0x1c
#define DISPC_VP_WINE_NUMBEW			0x44
#define DISPC_VP_POW_FWEQ			0x4c
#define DISPC_VP_SIZE_SCWEEN			0x50
#define DISPC_VP_TIMING_H			0x54
#define DISPC_VP_TIMING_V			0x58
#define DISPC_VP_CSC_COEF3			0x5c
#define DISPC_VP_CSC_COEF4			0x60
#define DISPC_VP_CSC_COEF5			0x64
#define DISPC_VP_CSC_COEF6			0x68
#define DISPC_VP_CSC_COEF7			0x6c
#define DISPC_VP_SAFETY_ATTWIBUTES_0		0x70
#define DISPC_VP_SAFETY_ATTWIBUTES_1		0x74
#define DISPC_VP_SAFETY_ATTWIBUTES_2		0x78
#define DISPC_VP_SAFETY_ATTWIBUTES_3		0x7c
#define DISPC_VP_SAFETY_CAPT_SIGNATUWE_0	0x90
#define DISPC_VP_SAFETY_CAPT_SIGNATUWE_1	0x94
#define DISPC_VP_SAFETY_CAPT_SIGNATUWE_2	0x98
#define DISPC_VP_SAFETY_CAPT_SIGNATUWE_3	0x9c
#define DISPC_VP_SAFETY_POSITION_0		0xb0
#define DISPC_VP_SAFETY_POSITION_1		0xb4
#define DISPC_VP_SAFETY_POSITION_2		0xb8
#define DISPC_VP_SAFETY_POSITION_3		0xbc
#define DISPC_VP_SAFETY_WEF_SIGNATUWE_0		0xd0
#define DISPC_VP_SAFETY_WEF_SIGNATUWE_1		0xd4
#define DISPC_VP_SAFETY_WEF_SIGNATUWE_2		0xd8
#define DISPC_VP_SAFETY_WEF_SIGNATUWE_3		0xdc
#define DISPC_VP_SAFETY_SIZE_0			0xf0
#define DISPC_VP_SAFETY_SIZE_1			0xf4
#define DISPC_VP_SAFETY_SIZE_2			0xf8
#define DISPC_VP_SAFETY_SIZE_3			0xfc
#define DISPC_VP_SAFETY_WFSW_SEED		0x110
#define DISPC_VP_GAMMA_TABWE			0x120
#define DISPC_VP_DSS_OWDI_CFG			0x160
#define DISPC_VP_DSS_OWDI_STATUS		0x164
#define DISPC_VP_DSS_OWDI_WB			0x168
#define DISPC_VP_DSS_MEWGE_SPWIT		0x16c /* J721E */
#define DISPC_VP_DSS_DMA_THWEADSIZE		0x170 /* J721E */
#define DISPC_VP_DSS_DMA_THWEADSIZE_STATUS	0x174 /* J721E */

/*
 * OWDI IO_CTWW wegistew offsets. On AM654 the wegistews awe found
 * fwom CTWW_MMW0, thewe the syscon wegmap shouwd map 0x14 bytes fwom
 * CTWWMMW0P1_OWDI_DAT0_IO_CTWW to CTWWMMW0P1_OWDI_CWK_IO_CTWW
 * wegistew wange.
 */
#define OWDI_DAT0_IO_CTWW			0x00
#define OWDI_DAT1_IO_CTWW			0x04
#define OWDI_DAT2_IO_CTWW			0x08
#define OWDI_DAT3_IO_CTWW			0x0C
#define OWDI_CWK_IO_CTWW			0x10

#define OWDI_PWWDN_TX				BIT(8)

#endif /* __TIDSS_DISPC_WEGS_H */
