#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55cdd9c634a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55cdd9d49200 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55cdd9d69460_0 .net "bflag", 0 0, v0x55cdd9d68260_0;  1 drivers
v0x55cdd9d69520_0 .net "hi", 31 0, v0x55cdd9d68400_0;  1 drivers
v0x55cdd9d695c0_0 .var "imm", 15 0;
v0x55cdd9d69660_0 .var "imm_instr", 31 0;
v0x55cdd9d69740_0 .var "instword", 31 0;
v0x55cdd9d69800_0 .net "lo", 31 0, v0x55cdd9d685c0_0;  1 drivers
v0x55cdd9d698d0_0 .var "opA", 31 0;
v0x55cdd9d69970_0 .var "opB", 31 0;
v0x55cdd9d69a30_0 .var "opcode", 5 0;
v0x55cdd9d69b10_0 .net "result", 31 0, v0x55cdd9d68b00_0;  1 drivers
v0x55cdd9d69c00_0 .var "rs", 4 0;
v0x55cdd9d69cc0_0 .var "rt", 4 0;
S_0x55cdd9d36b50 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x55cdd9d49200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55cdd9d45850_0 .net *"_ivl_10", 15 0, L_0x55cdd9d79f10;  1 drivers
L_0x7f0ff9c95018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d49f80_0 .net/2u *"_ivl_14", 15 0, L_0x7f0ff9c95018;  1 drivers
v0x55cdd9d4f510_0 .net *"_ivl_17", 15 0, L_0x55cdd9d8a1c0;  1 drivers
v0x55cdd9d4f840_0 .net *"_ivl_5", 0 0, L_0x55cdd9d79b20;  1 drivers
v0x55cdd9d50950_0 .net *"_ivl_6", 15 0, L_0x55cdd9d79c50;  1 drivers
v0x55cdd9d52970_0 .net *"_ivl_9", 15 0, L_0x55cdd9d79e70;  1 drivers
v0x55cdd9d68180_0 .net "addr_rt", 4 0, L_0x55cdd9d8a4f0;  1 drivers
v0x55cdd9d68260_0 .var "b_flag", 0 0;
v0x55cdd9d68320_0 .net "funct", 5 0, L_0x55cdd9d79a80;  1 drivers
v0x55cdd9d68400_0 .var "hi", 31 0;
v0x55cdd9d684e0_0 .net "instructionword", 31 0, v0x55cdd9d69740_0;  1 drivers
v0x55cdd9d685c0_0 .var "lo", 31 0;
v0x55cdd9d686a0_0 .var "memaddroffset", 31 0;
v0x55cdd9d68780_0 .var "multresult", 63 0;
v0x55cdd9d68860_0 .net "op1", 31 0, v0x55cdd9d698d0_0;  1 drivers
v0x55cdd9d68940_0 .net "op2", 31 0, v0x55cdd9d69970_0;  1 drivers
v0x55cdd9d68a20_0 .net "opcode", 5 0, L_0x55cdd9d79990;  1 drivers
v0x55cdd9d68b00_0 .var "result", 31 0;
v0x55cdd9d68be0_0 .net "shamt", 4 0, L_0x55cdd9d8a3f0;  1 drivers
v0x55cdd9d68cc0_0 .net/s "sign_op1", 31 0, v0x55cdd9d698d0_0;  alias, 1 drivers
v0x55cdd9d68d80_0 .net/s "sign_op2", 31 0, v0x55cdd9d69970_0;  alias, 1 drivers
v0x55cdd9d68e20_0 .net "simmediatedata", 31 0, L_0x55cdd9d7a020;  1 drivers
v0x55cdd9d68ee0_0 .net "simmediatedatas", 31 0, L_0x55cdd9d7a020;  alias, 1 drivers
v0x55cdd9d68fa0_0 .net "uimmediatedata", 31 0, L_0x55cdd9d8a2b0;  1 drivers
v0x55cdd9d69060_0 .net "unsign_op1", 31 0, v0x55cdd9d698d0_0;  alias, 1 drivers
v0x55cdd9d69120_0 .net "unsign_op2", 31 0, v0x55cdd9d69970_0;  alias, 1 drivers
v0x55cdd9d69230_0 .var "unsigned_result", 31 0;
E_0x55cdd9cae480/0 .event anyedge, v0x55cdd9d68a20_0, v0x55cdd9d68320_0, v0x55cdd9d68940_0, v0x55cdd9d68be0_0;
E_0x55cdd9cae480/1 .event anyedge, v0x55cdd9d68860_0, v0x55cdd9d68780_0, v0x55cdd9d68180_0, v0x55cdd9d68e20_0;
E_0x55cdd9cae480/2 .event anyedge, v0x55cdd9d68fa0_0, v0x55cdd9d69230_0;
E_0x55cdd9cae480 .event/or E_0x55cdd9cae480/0, E_0x55cdd9cae480/1, E_0x55cdd9cae480/2;
L_0x55cdd9d79990 .part v0x55cdd9d69740_0, 26, 6;
L_0x55cdd9d79a80 .part v0x55cdd9d69740_0, 0, 6;
L_0x55cdd9d79b20 .part v0x55cdd9d69740_0, 15, 1;
LS_0x55cdd9d79c50_0_0 .concat [ 1 1 1 1], L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20;
LS_0x55cdd9d79c50_0_4 .concat [ 1 1 1 1], L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20;
LS_0x55cdd9d79c50_0_8 .concat [ 1 1 1 1], L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20;
LS_0x55cdd9d79c50_0_12 .concat [ 1 1 1 1], L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20, L_0x55cdd9d79b20;
L_0x55cdd9d79c50 .concat [ 4 4 4 4], LS_0x55cdd9d79c50_0_0, LS_0x55cdd9d79c50_0_4, LS_0x55cdd9d79c50_0_8, LS_0x55cdd9d79c50_0_12;
L_0x55cdd9d79e70 .part v0x55cdd9d69740_0, 0, 16;
L_0x55cdd9d79f10 .concat [ 16 0 0 0], L_0x55cdd9d79e70;
L_0x55cdd9d7a020 .concat [ 16 16 0 0], L_0x55cdd9d79f10, L_0x55cdd9d79c50;
L_0x55cdd9d8a1c0 .part v0x55cdd9d69740_0, 0, 16;
L_0x55cdd9d8a2b0 .concat [ 16 16 0 0], L_0x55cdd9d8a1c0, L_0x7f0ff9c95018;
L_0x55cdd9d8a3f0 .part v0x55cdd9d69740_0, 6, 5;
L_0x55cdd9d8a4f0 .part v0x55cdd9d69740_0, 16, 5;
S_0x55cdd9d23a00 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0ff9cde6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cdd9d69da0_0 .net "clk", 0 0, o0x7f0ff9cde6a8;  0 drivers
o0x7f0ff9cde6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cdd9d69e80_0 .net "data_address", 31 0, o0x7f0ff9cde6d8;  0 drivers
o0x7f0ff9cde708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cdd9d69f60_0 .net "data_read", 0 0, o0x7f0ff9cde708;  0 drivers
v0x55cdd9d6a030_0 .var "data_readdata", 31 0;
o0x7f0ff9cde768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cdd9d6a110_0 .net "data_write", 0 0, o0x7f0ff9cde768;  0 drivers
o0x7f0ff9cde798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cdd9d6a1d0_0 .net "data_writedata", 31 0, o0x7f0ff9cde798;  0 drivers
S_0x55cdd9d36350 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f0ff9cde8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cdd9d6a370_0 .net "instr_address", 31 0, o0x7f0ff9cde8e8;  0 drivers
v0x55cdd9d6a470_0 .var "instr_readdata", 31 0;
S_0x55cdd9d36720 .scope module, "subu" "subu" 7 1;
 .timescale 0 0;
v0x55cdd9d78fb0_0 .net "active", 0 0, L_0x55cdd9d940b0;  1 drivers
v0x55cdd9d79070_0 .var "clk", 0 0;
v0x55cdd9d79110_0 .var "clk_enable", 0 0;
v0x55cdd9d79200_0 .net "data_address", 31 0, L_0x55cdd9d91c80;  1 drivers
v0x55cdd9d792a0_0 .net "data_read", 0 0, L_0x55cdd9d8f800;  1 drivers
v0x55cdd9d79390_0 .var "data_readdata", 31 0;
v0x55cdd9d79460_0 .net "data_write", 0 0, L_0x55cdd9d8f620;  1 drivers
v0x55cdd9d79530_0 .net "data_writedata", 31 0, L_0x55cdd9d91970;  1 drivers
v0x55cdd9d79600_0 .net "instr_address", 31 0, L_0x55cdd9d92fe0;  1 drivers
v0x55cdd9d79760_0 .var "instr_readdata", 31 0;
v0x55cdd9d79800_0 .net "register_v0", 31 0, L_0x55cdd9d91900;  1 drivers
v0x55cdd9d798f0_0 .var "reset", 0 0;
S_0x55cdd9d48e30 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55cdd9d36720;
 .timescale 0 0;
v0x55cdd9d6a640_0 .var "expected", 31 0;
v0x55cdd9d6a740_0 .var "funct", 5 0;
v0x55cdd9d6a820_0 .var "i", 4 0;
v0x55cdd9d6a8e0_0 .var "imm", 15 0;
v0x55cdd9d6a9c0_0 .var "imm_instr", 31 0;
v0x55cdd9d6aaf0_0 .var "opcode", 5 0;
v0x55cdd9d6abd0_0 .var "r_instr", 31 0;
v0x55cdd9d6acb0_0 .var "rd", 4 0;
v0x55cdd9d6ad90_0 .var "rs", 4 0;
v0x55cdd9d6af00_0 .var "rt", 4 0;
v0x55cdd9d6afe0_0 .var "shamt", 4 0;
v0x55cdd9d6b0c0_0 .var "test", 31 0;
E_0x55cdd9cab790 .event posedge, v0x55cdd9d6d370_0;
S_0x55cdd9d6b1a0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x55cdd9d36720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55cdd9d45730 .functor OR 1, L_0x55cdd9d8acb0, L_0x55cdd9d8aff0, C4<0>, C4<0>;
L_0x55cdd9d0be00 .functor BUFZ 1, L_0x55cdd9d8a800, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d4f720 .functor BUFZ 1, L_0x55cdd9d8a9a0, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d507b0 .functor BUFZ 1, L_0x55cdd9d8a9a0, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d8b4a0 .functor AND 1, L_0x55cdd9d8a800, L_0x55cdd9d8b8b0, C4<1>, C4<1>;
L_0x55cdd9d52850 .functor OR 1, L_0x55cdd9d8b4a0, L_0x55cdd9d8b330, C4<0>, C4<0>;
L_0x55cdd9ce1860 .functor OR 1, L_0x55cdd9d52850, L_0x55cdd9d8b6c0, C4<0>, C4<0>;
L_0x55cdd9d8bb50 .functor OR 1, L_0x55cdd9ce1860, L_0x55cdd9d8d1b0, C4<0>, C4<0>;
L_0x55cdd9d8bc60 .functor OR 1, L_0x55cdd9d8bb50, L_0x55cdd9d8ca20, C4<0>, C4<0>;
L_0x55cdd9d8bd20 .functor BUFZ 1, L_0x55cdd9d8aae0, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d8c910 .functor AND 1, L_0x55cdd9d8c270, L_0x55cdd9d8c6e0, C4<1>, C4<1>;
L_0x55cdd9d8ca20 .functor OR 1, L_0x55cdd9d8bf70, L_0x55cdd9d8c910, C4<0>, C4<0>;
L_0x55cdd9d8d1b0 .functor AND 1, L_0x55cdd9d8cce0, L_0x55cdd9d8cf90, C4<1>, C4<1>;
L_0x55cdd9d8d960 .functor OR 1, L_0x55cdd9d8d400, L_0x55cdd9d8d720, C4<0>, C4<0>;
L_0x55cdd9d8cb80 .functor OR 1, L_0x55cdd9d8ded0, L_0x55cdd9d8e1d0, C4<0>, C4<0>;
L_0x55cdd9d8e0b0 .functor AND 1, L_0x55cdd9d8dbe0, L_0x55cdd9d8cb80, C4<1>, C4<1>;
L_0x55cdd9d8e9d0 .functor OR 1, L_0x55cdd9d8e660, L_0x55cdd9d8e8e0, C4<0>, C4<0>;
L_0x55cdd9d8ecd0 .functor OR 1, L_0x55cdd9d8e9d0, L_0x55cdd9d8eae0, C4<0>, C4<0>;
L_0x55cdd9d8ee80 .functor AND 1, L_0x55cdd9d8a800, L_0x55cdd9d8ecd0, C4<1>, C4<1>;
L_0x55cdd9d8f030 .functor AND 1, L_0x55cdd9d8a800, L_0x55cdd9d8ef40, C4<1>, C4<1>;
L_0x55cdd9d8f560 .functor AND 1, L_0x55cdd9d8a800, L_0x55cdd9d8ede0, C4<1>, C4<1>;
L_0x55cdd9d8f800 .functor BUFZ 1, L_0x55cdd9d4f720, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d90490 .functor AND 1, L_0x55cdd9d940b0, L_0x55cdd9d8bc60, C4<1>, C4<1>;
L_0x55cdd9d905a0 .functor OR 1, L_0x55cdd9d8ca20, L_0x55cdd9d8d1b0, C4<0>, C4<0>;
L_0x55cdd9d91970 .functor BUFZ 32, L_0x55cdd9d917f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d91a30 .functor BUFZ 32, L_0x55cdd9d90780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d91b80 .functor BUFZ 32, L_0x55cdd9d917f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d91c80 .functor BUFZ 32, v0x55cdd9d6c3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d92c80 .functor AND 1, v0x55cdd9d79110_0, L_0x55cdd9d8ee80, C4<1>, C4<1>;
L_0x55cdd9d92cf0 .functor AND 1, L_0x55cdd9d92c80, v0x55cdd9d76140_0, C4<1>, C4<1>;
L_0x55cdd9d92fe0 .functor BUFZ 32, v0x55cdd9d6d430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d940b0 .functor BUFZ 1, v0x55cdd9d76140_0, C4<0>, C4<0>, C4<0>;
L_0x55cdd9d94230 .functor AND 1, v0x55cdd9d79110_0, v0x55cdd9d76140_0, C4<1>, C4<1>;
v0x55cdd9d70230_0 .net *"_ivl_100", 31 0, L_0x55cdd9d8cbf0;  1 drivers
L_0x7f0ff9c954e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70330_0 .net *"_ivl_103", 25 0, L_0x7f0ff9c954e0;  1 drivers
L_0x7f0ff9c95528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70410_0 .net/2u *"_ivl_104", 31 0, L_0x7f0ff9c95528;  1 drivers
v0x55cdd9d704d0_0 .net *"_ivl_106", 0 0, L_0x55cdd9d8cce0;  1 drivers
v0x55cdd9d70590_0 .net *"_ivl_109", 5 0, L_0x55cdd9d8cef0;  1 drivers
L_0x7f0ff9c95570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70670_0 .net/2u *"_ivl_110", 5 0, L_0x7f0ff9c95570;  1 drivers
v0x55cdd9d70750_0 .net *"_ivl_112", 0 0, L_0x55cdd9d8cf90;  1 drivers
v0x55cdd9d70810_0 .net *"_ivl_116", 31 0, L_0x55cdd9d8d310;  1 drivers
L_0x7f0ff9c955b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d708f0_0 .net *"_ivl_119", 25 0, L_0x7f0ff9c955b8;  1 drivers
L_0x7f0ff9c950f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d709d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f0ff9c950f0;  1 drivers
L_0x7f0ff9c95600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70ab0_0 .net/2u *"_ivl_120", 31 0, L_0x7f0ff9c95600;  1 drivers
v0x55cdd9d70b90_0 .net *"_ivl_122", 0 0, L_0x55cdd9d8d400;  1 drivers
v0x55cdd9d70c50_0 .net *"_ivl_124", 31 0, L_0x55cdd9d8d630;  1 drivers
L_0x7f0ff9c95648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70d30_0 .net *"_ivl_127", 25 0, L_0x7f0ff9c95648;  1 drivers
L_0x7f0ff9c95690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d70e10_0 .net/2u *"_ivl_128", 31 0, L_0x7f0ff9c95690;  1 drivers
v0x55cdd9d70ef0_0 .net *"_ivl_130", 0 0, L_0x55cdd9d8d720;  1 drivers
v0x55cdd9d70fb0_0 .net *"_ivl_134", 31 0, L_0x55cdd9d8daf0;  1 drivers
L_0x7f0ff9c956d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d711a0_0 .net *"_ivl_137", 25 0, L_0x7f0ff9c956d8;  1 drivers
L_0x7f0ff9c95720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71280_0 .net/2u *"_ivl_138", 31 0, L_0x7f0ff9c95720;  1 drivers
v0x55cdd9d71360_0 .net *"_ivl_140", 0 0, L_0x55cdd9d8dbe0;  1 drivers
v0x55cdd9d71420_0 .net *"_ivl_143", 5 0, L_0x55cdd9d8de30;  1 drivers
L_0x7f0ff9c95768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71500_0 .net/2u *"_ivl_144", 5 0, L_0x7f0ff9c95768;  1 drivers
v0x55cdd9d715e0_0 .net *"_ivl_146", 0 0, L_0x55cdd9d8ded0;  1 drivers
v0x55cdd9d716a0_0 .net *"_ivl_149", 5 0, L_0x55cdd9d8e130;  1 drivers
L_0x7f0ff9c957b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71780_0 .net/2u *"_ivl_150", 5 0, L_0x7f0ff9c957b0;  1 drivers
v0x55cdd9d71860_0 .net *"_ivl_152", 0 0, L_0x55cdd9d8e1d0;  1 drivers
v0x55cdd9d71920_0 .net *"_ivl_155", 0 0, L_0x55cdd9d8cb80;  1 drivers
v0x55cdd9d719e0_0 .net *"_ivl_159", 1 0, L_0x55cdd9d8e570;  1 drivers
L_0x7f0ff9c95138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71ac0_0 .net/2u *"_ivl_16", 5 0, L_0x7f0ff9c95138;  1 drivers
L_0x7f0ff9c957f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71ba0_0 .net/2u *"_ivl_160", 1 0, L_0x7f0ff9c957f8;  1 drivers
v0x55cdd9d71c80_0 .net *"_ivl_162", 0 0, L_0x55cdd9d8e660;  1 drivers
L_0x7f0ff9c95840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d71d40_0 .net/2u *"_ivl_164", 5 0, L_0x7f0ff9c95840;  1 drivers
v0x55cdd9d71e20_0 .net *"_ivl_166", 0 0, L_0x55cdd9d8e8e0;  1 drivers
v0x55cdd9d720f0_0 .net *"_ivl_169", 0 0, L_0x55cdd9d8e9d0;  1 drivers
L_0x7f0ff9c95888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d721b0_0 .net/2u *"_ivl_170", 5 0, L_0x7f0ff9c95888;  1 drivers
v0x55cdd9d72290_0 .net *"_ivl_172", 0 0, L_0x55cdd9d8eae0;  1 drivers
v0x55cdd9d72350_0 .net *"_ivl_175", 0 0, L_0x55cdd9d8ecd0;  1 drivers
L_0x7f0ff9c958d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d72410_0 .net/2u *"_ivl_178", 5 0, L_0x7f0ff9c958d0;  1 drivers
v0x55cdd9d724f0_0 .net *"_ivl_180", 0 0, L_0x55cdd9d8ef40;  1 drivers
L_0x7f0ff9c95918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d725b0_0 .net/2u *"_ivl_184", 5 0, L_0x7f0ff9c95918;  1 drivers
v0x55cdd9d72690_0 .net *"_ivl_186", 0 0, L_0x55cdd9d8ede0;  1 drivers
L_0x7f0ff9c95960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d72750_0 .net/2u *"_ivl_190", 0 0, L_0x7f0ff9c95960;  1 drivers
v0x55cdd9d72830_0 .net *"_ivl_20", 31 0, L_0x55cdd9d8abc0;  1 drivers
L_0x7f0ff9c959a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d72910_0 .net/2u *"_ivl_200", 4 0, L_0x7f0ff9c959a8;  1 drivers
v0x55cdd9d729f0_0 .net *"_ivl_203", 4 0, L_0x55cdd9d8fd20;  1 drivers
v0x55cdd9d72ad0_0 .net *"_ivl_205", 4 0, L_0x55cdd9d8ff40;  1 drivers
v0x55cdd9d72bb0_0 .net *"_ivl_206", 4 0, L_0x55cdd9d8ffe0;  1 drivers
v0x55cdd9d72c90_0 .net *"_ivl_213", 0 0, L_0x55cdd9d905a0;  1 drivers
L_0x7f0ff9c959f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d72d50_0 .net/2u *"_ivl_214", 31 0, L_0x7f0ff9c959f0;  1 drivers
v0x55cdd9d72e30_0 .net *"_ivl_216", 31 0, L_0x55cdd9d906e0;  1 drivers
v0x55cdd9d72f10_0 .net *"_ivl_218", 31 0, L_0x55cdd9d90990;  1 drivers
v0x55cdd9d72ff0_0 .net *"_ivl_220", 31 0, L_0x55cdd9d90b20;  1 drivers
v0x55cdd9d730d0_0 .net *"_ivl_222", 31 0, L_0x55cdd9d90e60;  1 drivers
L_0x7f0ff9c95180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d731b0_0 .net *"_ivl_23", 25 0, L_0x7f0ff9c95180;  1 drivers
v0x55cdd9d73290_0 .net *"_ivl_235", 0 0, L_0x55cdd9d92c80;  1 drivers
L_0x7f0ff9c95b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d73350_0 .net/2u *"_ivl_238", 31 0, L_0x7f0ff9c95b10;  1 drivers
L_0x7f0ff9c951c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d73430_0 .net/2u *"_ivl_24", 31 0, L_0x7f0ff9c951c8;  1 drivers
v0x55cdd9d73510_0 .net *"_ivl_243", 15 0, L_0x55cdd9d93140;  1 drivers
v0x55cdd9d735f0_0 .net *"_ivl_244", 17 0, L_0x55cdd9d933b0;  1 drivers
L_0x7f0ff9c95b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d736d0_0 .net *"_ivl_247", 1 0, L_0x7f0ff9c95b58;  1 drivers
v0x55cdd9d737b0_0 .net *"_ivl_250", 15 0, L_0x55cdd9d934f0;  1 drivers
L_0x7f0ff9c95ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d73890_0 .net *"_ivl_252", 1 0, L_0x7f0ff9c95ba0;  1 drivers
v0x55cdd9d73970_0 .net *"_ivl_255", 0 0, L_0x55cdd9d93900;  1 drivers
L_0x7f0ff9c95be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d73a50_0 .net/2u *"_ivl_256", 13 0, L_0x7f0ff9c95be8;  1 drivers
L_0x7f0ff9c95c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d73b30_0 .net/2u *"_ivl_258", 13 0, L_0x7f0ff9c95c30;  1 drivers
v0x55cdd9d74020_0 .net *"_ivl_26", 0 0, L_0x55cdd9d8acb0;  1 drivers
v0x55cdd9d740e0_0 .net *"_ivl_260", 13 0, L_0x55cdd9d93be0;  1 drivers
v0x55cdd9d741c0_0 .net *"_ivl_28", 31 0, L_0x55cdd9d8ae70;  1 drivers
L_0x7f0ff9c95210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d742a0_0 .net *"_ivl_31", 25 0, L_0x7f0ff9c95210;  1 drivers
L_0x7f0ff9c95258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d74380_0 .net/2u *"_ivl_32", 31 0, L_0x7f0ff9c95258;  1 drivers
v0x55cdd9d74460_0 .net *"_ivl_34", 0 0, L_0x55cdd9d8aff0;  1 drivers
v0x55cdd9d74520_0 .net *"_ivl_4", 31 0, L_0x55cdd9d8a6d0;  1 drivers
v0x55cdd9d74600_0 .net *"_ivl_45", 2 0, L_0x55cdd9d8b290;  1 drivers
L_0x7f0ff9c952a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d746e0_0 .net/2u *"_ivl_46", 2 0, L_0x7f0ff9c952a0;  1 drivers
v0x55cdd9d747c0_0 .net *"_ivl_51", 2 0, L_0x55cdd9d8b510;  1 drivers
L_0x7f0ff9c952e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d748a0_0 .net/2u *"_ivl_52", 2 0, L_0x7f0ff9c952e8;  1 drivers
v0x55cdd9d74980_0 .net *"_ivl_57", 0 0, L_0x55cdd9d8b8b0;  1 drivers
v0x55cdd9d74a40_0 .net *"_ivl_59", 0 0, L_0x55cdd9d8b4a0;  1 drivers
v0x55cdd9d74b00_0 .net *"_ivl_61", 0 0, L_0x55cdd9d52850;  1 drivers
v0x55cdd9d74bc0_0 .net *"_ivl_63", 0 0, L_0x55cdd9ce1860;  1 drivers
v0x55cdd9d74c80_0 .net *"_ivl_65", 0 0, L_0x55cdd9d8bb50;  1 drivers
L_0x7f0ff9c95060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d74d40_0 .net *"_ivl_7", 25 0, L_0x7f0ff9c95060;  1 drivers
v0x55cdd9d74e20_0 .net *"_ivl_70", 31 0, L_0x55cdd9d8be40;  1 drivers
L_0x7f0ff9c95330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d74f00_0 .net *"_ivl_73", 25 0, L_0x7f0ff9c95330;  1 drivers
L_0x7f0ff9c95378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d74fe0_0 .net/2u *"_ivl_74", 31 0, L_0x7f0ff9c95378;  1 drivers
v0x55cdd9d750c0_0 .net *"_ivl_76", 0 0, L_0x55cdd9d8bf70;  1 drivers
v0x55cdd9d75180_0 .net *"_ivl_78", 31 0, L_0x55cdd9d8c0e0;  1 drivers
L_0x7f0ff9c950a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d75260_0 .net/2u *"_ivl_8", 31 0, L_0x7f0ff9c950a8;  1 drivers
L_0x7f0ff9c953c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d75340_0 .net *"_ivl_81", 25 0, L_0x7f0ff9c953c0;  1 drivers
L_0x7f0ff9c95408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d75420_0 .net/2u *"_ivl_82", 31 0, L_0x7f0ff9c95408;  1 drivers
v0x55cdd9d75500_0 .net *"_ivl_84", 0 0, L_0x55cdd9d8c270;  1 drivers
v0x55cdd9d755c0_0 .net *"_ivl_87", 0 0, L_0x55cdd9d8c3e0;  1 drivers
v0x55cdd9d756a0_0 .net *"_ivl_88", 31 0, L_0x55cdd9d8c180;  1 drivers
L_0x7f0ff9c95450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d75780_0 .net *"_ivl_91", 30 0, L_0x7f0ff9c95450;  1 drivers
L_0x7f0ff9c95498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d75860_0 .net/2u *"_ivl_92", 31 0, L_0x7f0ff9c95498;  1 drivers
v0x55cdd9d75940_0 .net *"_ivl_94", 0 0, L_0x55cdd9d8c6e0;  1 drivers
v0x55cdd9d75a00_0 .net *"_ivl_97", 0 0, L_0x55cdd9d8c910;  1 drivers
v0x55cdd9d75ac0_0 .net "active", 0 0, L_0x55cdd9d940b0;  alias, 1 drivers
v0x55cdd9d75b80_0 .net "alu_op1", 31 0, L_0x55cdd9d91a30;  1 drivers
v0x55cdd9d75c40_0 .net "alu_op2", 31 0, L_0x55cdd9d91b80;  1 drivers
v0x55cdd9d75d00_0 .net "alui_instr", 0 0, L_0x55cdd9d8b330;  1 drivers
v0x55cdd9d75dc0_0 .net "b_flag", 0 0, v0x55cdd9d6bed0_0;  1 drivers
v0x55cdd9d75e60_0 .net "b_imm", 17 0, L_0x55cdd9d937c0;  1 drivers
v0x55cdd9d75f20_0 .net "b_offset", 31 0, L_0x55cdd9d93d70;  1 drivers
v0x55cdd9d76000_0 .net "clk", 0 0, v0x55cdd9d79070_0;  1 drivers
v0x55cdd9d760a0_0 .net "clk_enable", 0 0, v0x55cdd9d79110_0;  1 drivers
v0x55cdd9d76140_0 .var "cpu_active", 0 0;
v0x55cdd9d761e0_0 .net "curr_addr", 31 0, v0x55cdd9d6d430_0;  1 drivers
v0x55cdd9d762d0_0 .net "curr_addr_p4", 31 0, L_0x55cdd9d92f40;  1 drivers
v0x55cdd9d76390_0 .net "data_address", 31 0, L_0x55cdd9d91c80;  alias, 1 drivers
v0x55cdd9d76470_0 .net "data_read", 0 0, L_0x55cdd9d8f800;  alias, 1 drivers
v0x55cdd9d76530_0 .net "data_readdata", 31 0, v0x55cdd9d79390_0;  1 drivers
v0x55cdd9d76610_0 .net "data_write", 0 0, L_0x55cdd9d8f620;  alias, 1 drivers
v0x55cdd9d766d0_0 .net "data_writedata", 31 0, L_0x55cdd9d91970;  alias, 1 drivers
v0x55cdd9d767b0_0 .net "funct_code", 5 0, L_0x55cdd9d8a630;  1 drivers
v0x55cdd9d76890_0 .net "hi_out", 31 0, v0x55cdd9d6db20_0;  1 drivers
v0x55cdd9d76980_0 .net "hl_reg_enable", 0 0, L_0x55cdd9d92cf0;  1 drivers
v0x55cdd9d76a20_0 .net "instr_address", 31 0, L_0x55cdd9d92fe0;  alias, 1 drivers
v0x55cdd9d76ae0_0 .net "instr_opcode", 5 0, L_0x55cdd9d8a590;  1 drivers
v0x55cdd9d76bc0_0 .net "instr_readdata", 31 0, v0x55cdd9d79760_0;  1 drivers
v0x55cdd9d76c80_0 .net "j_imm", 0 0, L_0x55cdd9d8d960;  1 drivers
v0x55cdd9d76d20_0 .net "j_reg", 0 0, L_0x55cdd9d8e0b0;  1 drivers
v0x55cdd9d76de0_0 .net "l_type", 0 0, L_0x55cdd9d8b6c0;  1 drivers
v0x55cdd9d76ea0_0 .net "link_const", 0 0, L_0x55cdd9d8ca20;  1 drivers
v0x55cdd9d76f60_0 .net "link_reg", 0 0, L_0x55cdd9d8d1b0;  1 drivers
v0x55cdd9d77020_0 .net "lo_out", 31 0, v0x55cdd9d6e370_0;  1 drivers
v0x55cdd9d77110_0 .net "lw", 0 0, L_0x55cdd9d8a9a0;  1 drivers
v0x55cdd9d771b0_0 .net "mem_read", 0 0, L_0x55cdd9d4f720;  1 drivers
v0x55cdd9d77270_0 .net "mem_to_reg", 0 0, L_0x55cdd9d507b0;  1 drivers
v0x55cdd9d77b40_0 .net "mem_write", 0 0, L_0x55cdd9d8bd20;  1 drivers
v0x55cdd9d77c00_0 .net "memaddroffset", 31 0, v0x55cdd9d6c3a0_0;  1 drivers
v0x55cdd9d77cf0_0 .net "mfhi", 0 0, L_0x55cdd9d8f030;  1 drivers
v0x55cdd9d77d90_0 .net "mflo", 0 0, L_0x55cdd9d8f560;  1 drivers
v0x55cdd9d77e50_0 .net "movefrom", 0 0, L_0x55cdd9d45730;  1 drivers
v0x55cdd9d77f10_0 .net "muldiv", 0 0, L_0x55cdd9d8ee80;  1 drivers
v0x55cdd9d77fd0_0 .var "next_instr_addr", 31 0;
v0x55cdd9d780c0_0 .net "pc_enable", 0 0, L_0x55cdd9d94230;  1 drivers
v0x55cdd9d78190_0 .net "r_format", 0 0, L_0x55cdd9d8a800;  1 drivers
v0x55cdd9d78230_0 .net "reg_a_read_data", 31 0, L_0x55cdd9d90780;  1 drivers
v0x55cdd9d78300_0 .net "reg_a_read_index", 4 0, L_0x55cdd9d8f9d0;  1 drivers
v0x55cdd9d783d0_0 .net "reg_b_read_data", 31 0, L_0x55cdd9d917f0;  1 drivers
v0x55cdd9d784a0_0 .net "reg_b_read_index", 4 0, L_0x55cdd9d8fc30;  1 drivers
v0x55cdd9d78570_0 .net "reg_dst", 0 0, L_0x55cdd9d0be00;  1 drivers
v0x55cdd9d78610_0 .net "reg_write", 0 0, L_0x55cdd9d8bc60;  1 drivers
v0x55cdd9d786d0_0 .net "reg_write_data", 31 0, L_0x55cdd9d90ff0;  1 drivers
v0x55cdd9d787c0_0 .net "reg_write_enable", 0 0, L_0x55cdd9d90490;  1 drivers
v0x55cdd9d78890_0 .net "reg_write_index", 4 0, L_0x55cdd9d90300;  1 drivers
v0x55cdd9d78960_0 .net "register_v0", 31 0, L_0x55cdd9d91900;  alias, 1 drivers
v0x55cdd9d78a30_0 .net "reset", 0 0, v0x55cdd9d798f0_0;  1 drivers
v0x55cdd9d78b60_0 .net "result", 31 0, v0x55cdd9d6c800_0;  1 drivers
v0x55cdd9d78c30_0 .net "result_hi", 31 0, v0x55cdd9d6c100_0;  1 drivers
v0x55cdd9d78cd0_0 .net "result_lo", 31 0, v0x55cdd9d6c2c0_0;  1 drivers
v0x55cdd9d78d70_0 .net "sw", 0 0, L_0x55cdd9d8aae0;  1 drivers
E_0x55cdd9cad3d0/0 .event anyedge, v0x55cdd9d6bed0_0, v0x55cdd9d762d0_0, v0x55cdd9d75f20_0, v0x55cdd9d76c80_0;
E_0x55cdd9cad3d0/1 .event anyedge, v0x55cdd9d6c1e0_0, v0x55cdd9d76d20_0, v0x55cdd9d6f270_0;
E_0x55cdd9cad3d0 .event/or E_0x55cdd9cad3d0/0, E_0x55cdd9cad3d0/1;
L_0x55cdd9d8a590 .part v0x55cdd9d79760_0, 26, 6;
L_0x55cdd9d8a630 .part v0x55cdd9d79760_0, 0, 6;
L_0x55cdd9d8a6d0 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c95060;
L_0x55cdd9d8a800 .cmp/eq 32, L_0x55cdd9d8a6d0, L_0x7f0ff9c950a8;
L_0x55cdd9d8a9a0 .cmp/eq 6, L_0x55cdd9d8a590, L_0x7f0ff9c950f0;
L_0x55cdd9d8aae0 .cmp/eq 6, L_0x55cdd9d8a590, L_0x7f0ff9c95138;
L_0x55cdd9d8abc0 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c95180;
L_0x55cdd9d8acb0 .cmp/eq 32, L_0x55cdd9d8abc0, L_0x7f0ff9c951c8;
L_0x55cdd9d8ae70 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c95210;
L_0x55cdd9d8aff0 .cmp/eq 32, L_0x55cdd9d8ae70, L_0x7f0ff9c95258;
L_0x55cdd9d8b290 .part L_0x55cdd9d8a590, 3, 3;
L_0x55cdd9d8b330 .cmp/eq 3, L_0x55cdd9d8b290, L_0x7f0ff9c952a0;
L_0x55cdd9d8b510 .part L_0x55cdd9d8a590, 3, 3;
L_0x55cdd9d8b6c0 .cmp/eq 3, L_0x55cdd9d8b510, L_0x7f0ff9c952e8;
L_0x55cdd9d8b8b0 .reduce/nor L_0x55cdd9d8ee80;
L_0x55cdd9d8be40 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c95330;
L_0x55cdd9d8bf70 .cmp/eq 32, L_0x55cdd9d8be40, L_0x7f0ff9c95378;
L_0x55cdd9d8c0e0 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c953c0;
L_0x55cdd9d8c270 .cmp/eq 32, L_0x55cdd9d8c0e0, L_0x7f0ff9c95408;
L_0x55cdd9d8c3e0 .part v0x55cdd9d79760_0, 20, 1;
L_0x55cdd9d8c180 .concat [ 1 31 0 0], L_0x55cdd9d8c3e0, L_0x7f0ff9c95450;
L_0x55cdd9d8c6e0 .cmp/eq 32, L_0x55cdd9d8c180, L_0x7f0ff9c95498;
L_0x55cdd9d8cbf0 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c954e0;
L_0x55cdd9d8cce0 .cmp/eq 32, L_0x55cdd9d8cbf0, L_0x7f0ff9c95528;
L_0x55cdd9d8cef0 .part v0x55cdd9d79760_0, 0, 6;
L_0x55cdd9d8cf90 .cmp/eq 6, L_0x55cdd9d8cef0, L_0x7f0ff9c95570;
L_0x55cdd9d8d310 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c955b8;
L_0x55cdd9d8d400 .cmp/eq 32, L_0x55cdd9d8d310, L_0x7f0ff9c95600;
L_0x55cdd9d8d630 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c95648;
L_0x55cdd9d8d720 .cmp/eq 32, L_0x55cdd9d8d630, L_0x7f0ff9c95690;
L_0x55cdd9d8daf0 .concat [ 6 26 0 0], L_0x55cdd9d8a590, L_0x7f0ff9c956d8;
L_0x55cdd9d8dbe0 .cmp/eq 32, L_0x55cdd9d8daf0, L_0x7f0ff9c95720;
L_0x55cdd9d8de30 .part v0x55cdd9d79760_0, 0, 6;
L_0x55cdd9d8ded0 .cmp/eq 6, L_0x55cdd9d8de30, L_0x7f0ff9c95768;
L_0x55cdd9d8e130 .part v0x55cdd9d79760_0, 0, 6;
L_0x55cdd9d8e1d0 .cmp/eq 6, L_0x55cdd9d8e130, L_0x7f0ff9c957b0;
L_0x55cdd9d8e570 .part L_0x55cdd9d8a630, 3, 2;
L_0x55cdd9d8e660 .cmp/eq 2, L_0x55cdd9d8e570, L_0x7f0ff9c957f8;
L_0x55cdd9d8e8e0 .cmp/eq 6, L_0x55cdd9d8a630, L_0x7f0ff9c95840;
L_0x55cdd9d8eae0 .cmp/eq 6, L_0x55cdd9d8a630, L_0x7f0ff9c95888;
L_0x55cdd9d8ef40 .cmp/eq 6, L_0x55cdd9d8a630, L_0x7f0ff9c958d0;
L_0x55cdd9d8ede0 .cmp/eq 6, L_0x55cdd9d8a630, L_0x7f0ff9c95918;
L_0x55cdd9d8f620 .functor MUXZ 1, L_0x7f0ff9c95960, L_0x55cdd9d8bd20, L_0x55cdd9d940b0, C4<>;
L_0x55cdd9d8f9d0 .part v0x55cdd9d79760_0, 21, 5;
L_0x55cdd9d8fc30 .part v0x55cdd9d79760_0, 16, 5;
L_0x55cdd9d8fd20 .part v0x55cdd9d79760_0, 11, 5;
L_0x55cdd9d8ff40 .part v0x55cdd9d79760_0, 16, 5;
L_0x55cdd9d8ffe0 .functor MUXZ 5, L_0x55cdd9d8ff40, L_0x55cdd9d8fd20, L_0x55cdd9d0be00, C4<>;
L_0x55cdd9d90300 .functor MUXZ 5, L_0x55cdd9d8ffe0, L_0x7f0ff9c959a8, L_0x55cdd9d8ca20, C4<>;
L_0x55cdd9d906e0 .arith/sum 32, L_0x55cdd9d92f40, L_0x7f0ff9c959f0;
L_0x55cdd9d90990 .functor MUXZ 32, v0x55cdd9d6c800_0, v0x55cdd9d79390_0, L_0x55cdd9d507b0, C4<>;
L_0x55cdd9d90b20 .functor MUXZ 32, L_0x55cdd9d90990, v0x55cdd9d6e370_0, L_0x55cdd9d8f560, C4<>;
L_0x55cdd9d90e60 .functor MUXZ 32, L_0x55cdd9d90b20, v0x55cdd9d6db20_0, L_0x55cdd9d8f030, C4<>;
L_0x55cdd9d90ff0 .functor MUXZ 32, L_0x55cdd9d90e60, L_0x55cdd9d906e0, L_0x55cdd9d905a0, C4<>;
L_0x55cdd9d92f40 .arith/sum 32, v0x55cdd9d6d430_0, L_0x7f0ff9c95b10;
L_0x55cdd9d93140 .part v0x55cdd9d79760_0, 0, 16;
L_0x55cdd9d933b0 .concat [ 16 2 0 0], L_0x55cdd9d93140, L_0x7f0ff9c95b58;
L_0x55cdd9d934f0 .part L_0x55cdd9d933b0, 0, 16;
L_0x55cdd9d937c0 .concat [ 2 16 0 0], L_0x7f0ff9c95ba0, L_0x55cdd9d934f0;
L_0x55cdd9d93900 .part L_0x55cdd9d937c0, 17, 1;
L_0x55cdd9d93be0 .functor MUXZ 14, L_0x7f0ff9c95c30, L_0x7f0ff9c95be8, L_0x55cdd9d93900, C4<>;
L_0x55cdd9d93d70 .concat [ 18 14 0 0], L_0x55cdd9d937c0, L_0x55cdd9d93be0;
S_0x55cdd9d6b4c0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55cdd9d6b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55cdd9d6b860_0 .net *"_ivl_10", 15 0, L_0x55cdd9d92640;  1 drivers
L_0x7f0ff9c95ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d6b960_0 .net/2u *"_ivl_14", 15 0, L_0x7f0ff9c95ac8;  1 drivers
v0x55cdd9d6ba40_0 .net *"_ivl_17", 15 0, L_0x55cdd9d928b0;  1 drivers
v0x55cdd9d6bb00_0 .net *"_ivl_5", 0 0, L_0x55cdd9d91f20;  1 drivers
v0x55cdd9d6bbe0_0 .net *"_ivl_6", 15 0, L_0x55cdd9d91fc0;  1 drivers
v0x55cdd9d6bd10_0 .net *"_ivl_9", 15 0, L_0x55cdd9d92390;  1 drivers
v0x55cdd9d6bdf0_0 .net "addr_rt", 4 0, L_0x55cdd9d92be0;  1 drivers
v0x55cdd9d6bed0_0 .var "b_flag", 0 0;
v0x55cdd9d6bf90_0 .net "funct", 5 0, L_0x55cdd9d91e80;  1 drivers
v0x55cdd9d6c100_0 .var "hi", 31 0;
v0x55cdd9d6c1e0_0 .net "instructionword", 31 0, v0x55cdd9d79760_0;  alias, 1 drivers
v0x55cdd9d6c2c0_0 .var "lo", 31 0;
v0x55cdd9d6c3a0_0 .var "memaddroffset", 31 0;
v0x55cdd9d6c480_0 .var "multresult", 63 0;
v0x55cdd9d6c560_0 .net "op1", 31 0, L_0x55cdd9d91a30;  alias, 1 drivers
v0x55cdd9d6c640_0 .net "op2", 31 0, L_0x55cdd9d91b80;  alias, 1 drivers
v0x55cdd9d6c720_0 .net "opcode", 5 0, L_0x55cdd9d91de0;  1 drivers
v0x55cdd9d6c800_0 .var "result", 31 0;
v0x55cdd9d6c8e0_0 .net "shamt", 4 0, L_0x55cdd9d92ae0;  1 drivers
v0x55cdd9d6c9c0_0 .net/s "sign_op1", 31 0, L_0x55cdd9d91a30;  alias, 1 drivers
v0x55cdd9d6ca80_0 .net/s "sign_op2", 31 0, L_0x55cdd9d91b80;  alias, 1 drivers
v0x55cdd9d6cb50_0 .net "simmediatedata", 31 0, L_0x55cdd9d92720;  1 drivers
v0x55cdd9d6cc10_0 .net "simmediatedatas", 31 0, L_0x55cdd9d92720;  alias, 1 drivers
v0x55cdd9d6cd00_0 .net "uimmediatedata", 31 0, L_0x55cdd9d929a0;  1 drivers
v0x55cdd9d6cdc0_0 .net "unsign_op1", 31 0, L_0x55cdd9d91a30;  alias, 1 drivers
v0x55cdd9d6ce80_0 .net "unsign_op2", 31 0, L_0x55cdd9d91b80;  alias, 1 drivers
v0x55cdd9d6cf90_0 .var "unsigned_result", 31 0;
E_0x55cdd9c856f0/0 .event anyedge, v0x55cdd9d6c720_0, v0x55cdd9d6bf90_0, v0x55cdd9d6c640_0, v0x55cdd9d6c8e0_0;
E_0x55cdd9c856f0/1 .event anyedge, v0x55cdd9d6c560_0, v0x55cdd9d6c480_0, v0x55cdd9d6bdf0_0, v0x55cdd9d6cb50_0;
E_0x55cdd9c856f0/2 .event anyedge, v0x55cdd9d6cd00_0, v0x55cdd9d6cf90_0;
E_0x55cdd9c856f0 .event/or E_0x55cdd9c856f0/0, E_0x55cdd9c856f0/1, E_0x55cdd9c856f0/2;
L_0x55cdd9d91de0 .part v0x55cdd9d79760_0, 26, 6;
L_0x55cdd9d91e80 .part v0x55cdd9d79760_0, 0, 6;
L_0x55cdd9d91f20 .part v0x55cdd9d79760_0, 15, 1;
LS_0x55cdd9d91fc0_0_0 .concat [ 1 1 1 1], L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20;
LS_0x55cdd9d91fc0_0_4 .concat [ 1 1 1 1], L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20;
LS_0x55cdd9d91fc0_0_8 .concat [ 1 1 1 1], L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20;
LS_0x55cdd9d91fc0_0_12 .concat [ 1 1 1 1], L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20, L_0x55cdd9d91f20;
L_0x55cdd9d91fc0 .concat [ 4 4 4 4], LS_0x55cdd9d91fc0_0_0, LS_0x55cdd9d91fc0_0_4, LS_0x55cdd9d91fc0_0_8, LS_0x55cdd9d91fc0_0_12;
L_0x55cdd9d92390 .part v0x55cdd9d79760_0, 0, 16;
L_0x55cdd9d92640 .concat [ 16 0 0 0], L_0x55cdd9d92390;
L_0x55cdd9d92720 .concat [ 16 16 0 0], L_0x55cdd9d92640, L_0x55cdd9d91fc0;
L_0x55cdd9d928b0 .part v0x55cdd9d79760_0, 0, 16;
L_0x55cdd9d929a0 .concat [ 16 16 0 0], L_0x55cdd9d928b0, L_0x7f0ff9c95ac8;
L_0x55cdd9d92ae0 .part v0x55cdd9d79760_0, 6, 5;
L_0x55cdd9d92be0 .part v0x55cdd9d79760_0, 16, 5;
S_0x55cdd9d6d1c0 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55cdd9d6b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55cdd9d6d370_0 .net "clk", 0 0, v0x55cdd9d79070_0;  alias, 1 drivers
v0x55cdd9d6d430_0 .var "curr_addr", 31 0;
v0x55cdd9d6d510_0 .net "enable", 0 0, L_0x55cdd9d94230;  alias, 1 drivers
v0x55cdd9d6d5b0_0 .net "next_addr", 31 0, v0x55cdd9d77fd0_0;  1 drivers
v0x55cdd9d6d690_0 .net "reset", 0 0, v0x55cdd9d798f0_0;  alias, 1 drivers
S_0x55cdd9d6d840 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55cdd9d6b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55cdd9d6da50_0 .net "clk", 0 0, v0x55cdd9d79070_0;  alias, 1 drivers
v0x55cdd9d6db20_0 .var "data", 31 0;
v0x55cdd9d6dbe0_0 .net "data_in", 31 0, v0x55cdd9d6c100_0;  alias, 1 drivers
v0x55cdd9d6dce0_0 .net "data_out", 31 0, v0x55cdd9d6db20_0;  alias, 1 drivers
v0x55cdd9d6dda0_0 .net "enable", 0 0, L_0x55cdd9d92cf0;  alias, 1 drivers
v0x55cdd9d6deb0_0 .net "reset", 0 0, v0x55cdd9d798f0_0;  alias, 1 drivers
S_0x55cdd9d6e000 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55cdd9d6b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55cdd9d6e260_0 .net "clk", 0 0, v0x55cdd9d79070_0;  alias, 1 drivers
v0x55cdd9d6e370_0 .var "data", 31 0;
v0x55cdd9d6e450_0 .net "data_in", 31 0, v0x55cdd9d6c2c0_0;  alias, 1 drivers
v0x55cdd9d6e520_0 .net "data_out", 31 0, v0x55cdd9d6e370_0;  alias, 1 drivers
v0x55cdd9d6e5e0_0 .net "enable", 0 0, L_0x55cdd9d92cf0;  alias, 1 drivers
v0x55cdd9d6e6d0_0 .net "reset", 0 0, v0x55cdd9d798f0_0;  alias, 1 drivers
S_0x55cdd9d6e840 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55cdd9d6b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55cdd9d90780 .functor BUFZ 32, L_0x55cdd9d91390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdd9d917f0 .functor BUFZ 32, L_0x55cdd9d91610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cdd9d6f6d0_2 .array/port v0x55cdd9d6f6d0, 2;
L_0x55cdd9d91900 .functor BUFZ 32, v0x55cdd9d6f6d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cdd9d6eb80_0 .net *"_ivl_0", 31 0, L_0x55cdd9d91390;  1 drivers
v0x55cdd9d6ec80_0 .net *"_ivl_10", 6 0, L_0x55cdd9d916b0;  1 drivers
L_0x7f0ff9c95a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d6ed60_0 .net *"_ivl_13", 1 0, L_0x7f0ff9c95a80;  1 drivers
v0x55cdd9d6ee20_0 .net *"_ivl_2", 6 0, L_0x55cdd9d91430;  1 drivers
L_0x7f0ff9c95a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdd9d6ef00_0 .net *"_ivl_5", 1 0, L_0x7f0ff9c95a38;  1 drivers
v0x55cdd9d6f030_0 .net *"_ivl_8", 31 0, L_0x55cdd9d91610;  1 drivers
v0x55cdd9d6f110_0 .net "r_clk", 0 0, v0x55cdd9d79070_0;  alias, 1 drivers
v0x55cdd9d6f1b0_0 .net "r_clk_enable", 0 0, v0x55cdd9d79110_0;  alias, 1 drivers
v0x55cdd9d6f270_0 .net "read_data1", 31 0, L_0x55cdd9d90780;  alias, 1 drivers
v0x55cdd9d6f350_0 .net "read_data2", 31 0, L_0x55cdd9d917f0;  alias, 1 drivers
v0x55cdd9d6f430_0 .net "read_reg1", 4 0, L_0x55cdd9d8f9d0;  alias, 1 drivers
v0x55cdd9d6f510_0 .net "read_reg2", 4 0, L_0x55cdd9d8fc30;  alias, 1 drivers
v0x55cdd9d6f5f0_0 .net "register_v0", 31 0, L_0x55cdd9d91900;  alias, 1 drivers
v0x55cdd9d6f6d0 .array "registers", 0 31, 31 0;
v0x55cdd9d6fca0_0 .net "reset", 0 0, v0x55cdd9d798f0_0;  alias, 1 drivers
v0x55cdd9d6fd40_0 .net "write_control", 0 0, L_0x55cdd9d90490;  alias, 1 drivers
v0x55cdd9d6fe00_0 .net "write_data", 31 0, L_0x55cdd9d90ff0;  alias, 1 drivers
v0x55cdd9d6fff0_0 .net "write_reg", 4 0, L_0x55cdd9d90300;  alias, 1 drivers
L_0x55cdd9d91390 .array/port v0x55cdd9d6f6d0, L_0x55cdd9d91430;
L_0x55cdd9d91430 .concat [ 5 2 0 0], L_0x55cdd9d8f9d0, L_0x7f0ff9c95a38;
L_0x55cdd9d91610 .array/port v0x55cdd9d6f6d0, L_0x55cdd9d916b0;
L_0x55cdd9d916b0 .concat [ 5 2 0 0], L_0x55cdd9d8fc30, L_0x7f0ff9c95a80;
    .scope S_0x55cdd9d36b50;
T_0 ;
    %wait E_0x55cdd9cae480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %load/vec4 v0x55cdd9d68a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55cdd9d68320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %ix/getv 4, v0x55cdd9d68be0_0;
    %shiftl 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %ix/getv 4, v0x55cdd9d68be0_0;
    %shiftr 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %ix/getv 4, v0x55cdd9d68be0_0;
    %shiftr/s 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %load/vec4 v0x55cdd9d69060_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %load/vec4 v0x55cdd9d69060_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55cdd9d68d80_0;
    %load/vec4 v0x55cdd9d69060_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %pad/s 64;
    %load/vec4 v0x55cdd9d68d80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55cdd9d68780_0, 0, 64;
    %load/vec4 v0x55cdd9d68780_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55cdd9d68400_0, 0, 32;
    %load/vec4 v0x55cdd9d68780_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55cdd9d685c0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55cdd9d69060_0;
    %pad/u 64;
    %load/vec4 v0x55cdd9d69120_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55cdd9d68780_0, 0, 64;
    %load/vec4 v0x55cdd9d68780_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55cdd9d68400_0, 0, 32;
    %load/vec4 v0x55cdd9d68780_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55cdd9d685c0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68d80_0;
    %mod/s;
    %store/vec4 v0x55cdd9d68400_0, 0, 32;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68d80_0;
    %div/s;
    %store/vec4 v0x55cdd9d685c0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %mod;
    %store/vec4 v0x55cdd9d68400_0, 0, 32;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %div;
    %store/vec4 v0x55cdd9d685c0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55cdd9d68860_0;
    %store/vec4 v0x55cdd9d68400_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55cdd9d68860_0;
    %store/vec4 v0x55cdd9d685c0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68d80_0;
    %add;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %add;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %sub;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %and;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %or;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %xor;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %or;
    %inv;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d69120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55cdd9d68180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68d80_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68940_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d68260_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d68ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d68fa0_0;
    %and;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d68fa0_0;
    %or;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55cdd9d69060_0;
    %load/vec4 v0x55cdd9d68fa0_0;
    %xor;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55cdd9d68fa0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55cdd9d69230_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55cdd9d68cc0_0;
    %load/vec4 v0x55cdd9d68e20_0;
    %add;
    %store/vec4 v0x55cdd9d686a0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55cdd9d69230_0;
    %store/vec4 v0x55cdd9d68b00_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cdd9d49200;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55cdd9d69a30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdd9d69c00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55cdd9d69cc0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cdd9d695c0_0, 0, 16;
    %load/vec4 v0x55cdd9d69a30_0;
    %load/vec4 v0x55cdd9d69c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d69cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d695c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdd9d69660_0, 0, 32;
    %load/vec4 v0x55cdd9d69660_0;
    %store/vec4 v0x55cdd9d69740_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55cdd9d698d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdd9d69970_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x55cdd9d69460_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55cdd9d6e840;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdd9d6f6d0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55cdd9d6e840;
T_3 ;
    %wait E_0x55cdd9cab790;
    %load/vec4 v0x55cdd9d6fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55cdd9d6f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55cdd9d6fd40_0;
    %load/vec4 v0x55cdd9d6fff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55cdd9d6fe00_0;
    %load/vec4 v0x55cdd9d6fff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdd9d6f6d0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cdd9d6b4c0;
T_4 ;
    %wait E_0x55cdd9c856f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %load/vec4 v0x55cdd9d6c720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55cdd9d6bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %ix/getv 4, v0x55cdd9d6c8e0_0;
    %shiftl 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %ix/getv 4, v0x55cdd9d6c8e0_0;
    %shiftr 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %ix/getv 4, v0x55cdd9d6c8e0_0;
    %shiftr/s 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55cdd9d6ca80_0;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %pad/s 64;
    %load/vec4 v0x55cdd9d6ca80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55cdd9d6c480_0, 0, 64;
    %load/vec4 v0x55cdd9d6c480_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55cdd9d6c100_0, 0, 32;
    %load/vec4 v0x55cdd9d6c480_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55cdd9d6c2c0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %pad/u 64;
    %load/vec4 v0x55cdd9d6ce80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55cdd9d6c480_0, 0, 64;
    %load/vec4 v0x55cdd9d6c480_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55cdd9d6c100_0, 0, 32;
    %load/vec4 v0x55cdd9d6c480_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55cdd9d6c2c0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6ca80_0;
    %mod/s;
    %store/vec4 v0x55cdd9d6c100_0, 0, 32;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6ca80_0;
    %div/s;
    %store/vec4 v0x55cdd9d6c2c0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %mod;
    %store/vec4 v0x55cdd9d6c100_0, 0, 32;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %div;
    %store/vec4 v0x55cdd9d6c2c0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55cdd9d6c560_0;
    %store/vec4 v0x55cdd9d6c100_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55cdd9d6c560_0;
    %store/vec4 v0x55cdd9d6c2c0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6ca80_0;
    %add;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %add;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %sub;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %and;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %or;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %xor;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %or;
    %inv;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6ca80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6ce80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55cdd9d6bdf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6ca80_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6c640_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d6bed0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6cc10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6cd00_0;
    %and;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6cd00_0;
    %or;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55cdd9d6cdc0_0;
    %load/vec4 v0x55cdd9d6cd00_0;
    %xor;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55cdd9d6cd00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55cdd9d6cf90_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55cdd9d6c9c0_0;
    %load/vec4 v0x55cdd9d6cb50_0;
    %add;
    %store/vec4 v0x55cdd9d6c3a0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55cdd9d6cf90_0;
    %store/vec4 v0x55cdd9d6c800_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cdd9d6e000;
T_5 ;
    %wait E_0x55cdd9cab790;
    %load/vec4 v0x55cdd9d6e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cdd9d6e370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55cdd9d6e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55cdd9d6e450_0;
    %assign/vec4 v0x55cdd9d6e370_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cdd9d6d840;
T_6 ;
    %wait E_0x55cdd9cab790;
    %load/vec4 v0x55cdd9d6deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cdd9d6db20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55cdd9d6dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55cdd9d6dbe0_0;
    %assign/vec4 v0x55cdd9d6db20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55cdd9d6d1c0;
T_7 ;
    %wait E_0x55cdd9cab790;
    %load/vec4 v0x55cdd9d6d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55cdd9d6d430_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55cdd9d6d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55cdd9d6d5b0_0;
    %assign/vec4 v0x55cdd9d6d430_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cdd9d6b1a0;
T_8 ;
    %wait E_0x55cdd9cab790;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55cdd9d78a30_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55cdd9d76bc0_0, v0x55cdd9d75ac0_0, v0x55cdd9d78610_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55cdd9d78300_0, v0x55cdd9d784a0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55cdd9d78230_0, v0x55cdd9d783d0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55cdd9d786d0_0, v0x55cdd9d78b60_0, v0x55cdd9d78890_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55cdd9d77f10_0, v0x55cdd9d78cd0_0, v0x55cdd9d78c30_0, v0x55cdd9d77020_0, v0x55cdd9d76890_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x55cdd9d761e0_0, v0x55cdd9d75dc0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cdd9d6b1a0;
T_9 ;
    %wait E_0x55cdd9cad3d0;
    %load/vec4 v0x55cdd9d75dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55cdd9d762d0_0;
    %load/vec4 v0x55cdd9d75f20_0;
    %add;
    %store/vec4 v0x55cdd9d77fd0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55cdd9d76c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55cdd9d762d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55cdd9d76bc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55cdd9d77fd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55cdd9d76d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55cdd9d78230_0;
    %store/vec4 v0x55cdd9d77fd0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55cdd9d762d0_0;
    %store/vec4 v0x55cdd9d77fd0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cdd9d6b1a0;
T_10 ;
    %wait E_0x55cdd9cab790;
    %load/vec4 v0x55cdd9d78a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d76140_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55cdd9d761e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55cdd9d76140_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55cdd9d36720;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d79070_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55cdd9d79070_0;
    %inv;
    %store/vec4 v0x55cdd9d79070_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55cdd9d36720;
T_12 ;
    %fork t_1, S_0x55cdd9d48e30;
    %jmp t_0;
    .scope S_0x55cdd9d48e30;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d798f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdd9d79110_0, 0, 1;
    %wait E_0x55cdd9cab790;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdd9d798f0_0, 0, 1;
    %wait E_0x55cdd9cab790;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55cdd9d79390_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55cdd9d6aaf0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdd9d6ad90_0, 0, 5;
    %load/vec4 v0x55cdd9d6a820_0;
    %store/vec4 v0x55cdd9d6af00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cdd9d6a8e0_0, 0, 16;
    %load/vec4 v0x55cdd9d6aaf0_0;
    %load/vec4 v0x55cdd9d6ad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6af00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6a8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdd9d6a9c0_0, 0, 32;
    %load/vec4 v0x55cdd9d6a9c0_0;
    %store/vec4 v0x55cdd9d79760_0, 0, 32;
    %load/vec4 v0x55cdd9d79390_0;
    %load/vec4 v0x55cdd9d6a820_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55cdd9d79390_0, 0, 32;
    %wait E_0x55cdd9cab790;
    %delay 2, 0;
    %load/vec4 v0x55cdd9d79460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55cdd9d792a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55cdd9d6a820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55cdd9d6aaf0_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55cdd9d6a740_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdd9d6afe0_0, 0, 5;
    %load/vec4 v0x55cdd9d6a820_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55cdd9d6ad90_0, 0, 5;
    %load/vec4 v0x55cdd9d6a820_0;
    %store/vec4 v0x55cdd9d6af00_0, 0, 5;
    %load/vec4 v0x55cdd9d6a820_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55cdd9d6acb0_0, 0, 5;
    %load/vec4 v0x55cdd9d6aaf0_0;
    %load/vec4 v0x55cdd9d6ad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6af00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6acb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6afe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6a740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdd9d6abd0_0, 0, 32;
    %load/vec4 v0x55cdd9d6abd0_0;
    %store/vec4 v0x55cdd9d79760_0, 0, 32;
    %wait E_0x55cdd9cab790;
    %delay 2, 0;
    %load/vec4 v0x55cdd9d6a820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55cdd9d6b0c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55cdd9d6aaf0_0, 0, 6;
    %load/vec4 v0x55cdd9d6a820_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55cdd9d6ad90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cdd9d6af00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cdd9d6a8e0_0, 0, 16;
    %load/vec4 v0x55cdd9d6aaf0_0;
    %load/vec4 v0x55cdd9d6ad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6af00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdd9d6a8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdd9d6a9c0_0, 0, 32;
    %load/vec4 v0x55cdd9d6a9c0_0;
    %store/vec4 v0x55cdd9d79760_0, 0, 32;
    %wait E_0x55cdd9cab790;
    %delay 2, 0;
    %load/vec4 v0x55cdd9d6a820_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x55cdd9d6b0c0_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x55cdd9d6b0c0_0;
    %load/vec4 v0x55cdd9d6a820_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %sub;
    %store/vec4 v0x55cdd9d6a640_0, 0, 32;
    %load/vec4 v0x55cdd9d6b0c0_0;
    %load/vec4 v0x55cdd9d6a820_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55cdd9d6b0c0_0, 0, 32;
    %load/vec4 v0x55cdd9d79800_0;
    %load/vec4 v0x55cdd9d6a640_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55cdd9d6a640_0, v0x55cdd9d79800_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x55cdd9d6a820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55cdd9d6a820_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55cdd9d36720;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/subu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
