

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1'
================================================================
* Date:           Mon Mar 28 17:32:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  2.450 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_230_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     280|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       34|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       34|     307|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln230_fu_67_p2   |         +|   0|  0|   39|          32|           1|
    |sub_ln230_fu_79_p2   |         -|   0|  0|   39|           6|          32|
    |icmp_ln230_fu_61_p2  |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln230_fu_89_p2  |      lshr|   0|  0|  182|          64|          64|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  280|         134|         129|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|   32|         64|
    |i_1_fu_30           |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   65|        130|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_1_fu_30    |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_230_1|  return value|
|n_assign   |   in|   32|     ap_none|                                       n_assign|        scalar|
|xor_ln296  |   in|   64|     ap_none|                                      xor_ln296|        scalar|
|c          |  out|    8|      ap_vld|                                              c|       pointer|
|c_ap_vld   |  out|    1|      ap_vld|                                              c|       pointer|
+-----------+-----+-----+------------+-----------------------------------------------+--------------+

