# netlist generation configuration values:
area_unit=p
auto_wrap_length=0
below_min_width=warn
capacitance_unit=
case_collision=warn
comment_prefix=* 
emit_mangle_map=0
emit_node_aliases=0
emit_node_caps=0
emit_node_terminals=0
emit_parasitics=0
emit_port_summary=0
emit_top=1
empty_subcircuits=0
exceed_max_width=warn
fet_diff_overhang=6
fet_perimeter_gate_edge=1
fet_spacing_diffonly=4
fin_drawn_width=0
fin_pitch=0
inductance_unit=
instance_port_style=spice
internal_node_supply_mismatch=warn
lambda=1
length_unit=u
mangle_array_index_close=]
mangle_array_index_open=[
mangle_auxiliary_pound=#
mangle_colon=:
mangle_double_quote="
mangle_escaped_instance_identifiers=0
mangle_escaped_type_identifiers=0
mangle_implicit_bang=!
mangle_internal_at=@
mangle_parameter_group_close=}
mangle_parameter_group_open={
mangle_parameter_separator=,
mangle_process_member_separator=.
mangle_scope=::
mangle_struct_member_separator=.
mangle_template_close=>
mangle_template_empty=<>
mangle_template_open=<
mangle_underscore=_
max_n_width=0
max_p_width=0
min_length=2
min_width=4
named_port_connections=0
nested_subcircuits=0
nfet_hvt=nch_hvt
nfet_lvt=nch_lvt
nfet_svt=nch
node_ports=1
non_CMOS_precharge=warn
pfet_hvt=pch_hvt
pfet_lvt=pch_lvt
pfet_svt=pch
post_line_continue=+
pre_line_continue=
prefer_port_aliases=0
preferred_names=
print=1
reserved_names=barf,foo
resistance_unit=
stack_attributes_from_internal_footer=1
stat_n_length=20
stat_n_width=3
stat_p_length=10
stat_p_width=3
std_n_length=2
std_n_width=5
std_p_length=2
std_p_width=5
struct_ports=0
subcircuit_definition_style=spice
subcircuit_instance_prefix=x
transistor_prefix=M
undriven_node=warn
unknown_option=warn
unused_ports=0
width_by_nfin=0
