# Adder Verification

Illustration of System Verilog Verification components using a simple DUT of Adder