Warning (10268): Verilog HDL information at test_VGA.v(144): always construct contains both blocking and non-blocking assignments File: C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v Line: 144
