{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480880587196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480880587201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 14:43:07 2016 " "Processing started: Sun Dec 04 14:43:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480880587201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880587201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880587201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480880587587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480880587587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(436) " "Verilog HDL information at test.v(436): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 436 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480880601371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 6 6 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""} { "Info" "ISGN_ENTITY_NAME" "2 countingRefresh " "Found entity 2: countingRefresh" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""} { "Info" "ISGN_ENTITY_NAME" "4 H_SYNC " "Found entity 4: H_SYNC" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""} { "Info" "ISGN_ENTITY_NAME" "5 V_SYNC " "Found entity 5: V_SYNC" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 2031 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""} { "Info" "ISGN_ENTITY_NAME" "6 clock108 " "Found entity 6: clock108" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 2075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480880601374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object1 test.v(124) " "Verilog HDL Implicit Net warning at test.v(124): created implicit net for \"Object1\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object2 test.v(132) " "Verilog HDL Implicit Net warning at test.v(132): created implicit net for \"Object2\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object3 test.v(140) " "Verilog HDL Implicit Net warning at test.v(140): created implicit net for \"Object3\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object4 test.v(147) " "Verilog HDL Implicit Net warning at test.v(147): created implicit net for \"Object4\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object5 test.v(154) " "Verilog HDL Implicit Net warning at test.v(154): created implicit net for \"Object5\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object6 test.v(161) " "Verilog HDL Implicit Net warning at test.v(161): created implicit net for \"Object6\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object7 test.v(168) " "Verilog HDL Implicit Net warning at test.v(168): created implicit net for \"Object7\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object8 test.v(175) " "Verilog HDL Implicit Net warning at test.v(175): created implicit net for \"Object8\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object9 test.v(182) " "Verilog HDL Implicit Net warning at test.v(182): created implicit net for \"Object9\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object10 test.v(189) " "Verilog HDL Implicit Net warning at test.v(189): created implicit net for \"Object10\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object11 test.v(196) " "Verilog HDL Implicit Net warning at test.v(196): created implicit net for \"Object11\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object12 test.v(203) " "Verilog HDL Implicit Net warning at test.v(203): created implicit net for \"Object12\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object13 test.v(210) " "Verilog HDL Implicit Net warning at test.v(210): created implicit net for \"Object13\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object14 test.v(217) " "Verilog HDL Implicit Net warning at test.v(217): created implicit net for \"Object14\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object15 test.v(224) " "Verilog HDL Implicit Net warning at test.v(224): created implicit net for \"Object15\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object16 test.v(231) " "Verilog HDL Implicit Net warning at test.v(231): created implicit net for \"Object16\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object17 test.v(238) " "Verilog HDL Implicit Net warning at test.v(238): created implicit net for \"Object17\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object18 test.v(245) " "Verilog HDL Implicit Net warning at test.v(245): created implicit net for \"Object18\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object19 test.v(252) " "Verilog HDL Implicit Net warning at test.v(252): created implicit net for \"Object19\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object20 test.v(259) " "Verilog HDL Implicit Net warning at test.v(259): created implicit net for \"Object20\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object21 test.v(266) " "Verilog HDL Implicit Net warning at test.v(266): created implicit net for \"Object21\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object22 test.v(273) " "Verilog HDL Implicit Net warning at test.v(273): created implicit net for \"Object22\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object23 test.v(280) " "Verilog HDL Implicit Net warning at test.v(280): created implicit net for \"Object23\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object24 test.v(287) " "Verilog HDL Implicit Net warning at test.v(287): created implicit net for \"Object24\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object25 test.v(294) " "Verilog HDL Implicit Net warning at test.v(294): created implicit net for \"Object25\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object26 test.v(301) " "Verilog HDL Implicit Net warning at test.v(301): created implicit net for \"Object26\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object27 test.v(308) " "Verilog HDL Implicit Net warning at test.v(308): created implicit net for \"Object27\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 308 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object28 test.v(315) " "Verilog HDL Implicit Net warning at test.v(315): created implicit net for \"Object28\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object29 test.v(322) " "Verilog HDL Implicit Net warning at test.v(322): created implicit net for \"Object29\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object30 test.v(329) " "Verilog HDL Implicit Net warning at test.v(329): created implicit net for \"Object30\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object31 test.v(336) " "Verilog HDL Implicit Net warning at test.v(336): created implicit net for \"Object31\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object32 test.v(343) " "Verilog HDL Implicit Net warning at test.v(343): created implicit net for \"Object32\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object33 test.v(350) " "Verilog HDL Implicit Net warning at test.v(350): created implicit net for \"Object33\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object34 test.v(357) " "Verilog HDL Implicit Net warning at test.v(357): created implicit net for \"Object34\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object35 test.v(364) " "Verilog HDL Implicit Net warning at test.v(364): created implicit net for \"Object35\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object36 test.v(371) " "Verilog HDL Implicit Net warning at test.v(371): created implicit net for \"Object36\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object37 test.v(378) " "Verilog HDL Implicit Net warning at test.v(378): created implicit net for \"Object37\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Object38 test.v(396) " "Verilog HDL Implicit Net warning at test.v(396): created implicit net for \"Object38\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 396 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_108 test.v(477) " "Verilog HDL Implicit Net warning at test.v(477): created implicit net for \"CLK_108\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601378 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked test.v(477) " "Verilog HDL Implicit Net warning at test.v(477): created implicit net for \"locked\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(476) " "Verilog HDL Instantiation warning at test.v(476): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 476 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480880601382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(477) " "Verilog HDL Instantiation warning at test.v(477): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 477 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480880601382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(482) " "Verilog HDL Instantiation warning at test.v(482): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 482 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480880601382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(483) " "Verilog HDL Instantiation warning at test.v(483): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 483 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480880601382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(1718) " "Verilog HDL Instantiation warning at test.v(1718): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1718 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480880601403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480880601404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stay1 test.v(400) " "Verilog HDL or VHDL warning at test.v(400): object \"stay1\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480880601414 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box38 test.v(491) " "Verilog HDL or VHDL warning at test.v(491): object \"box38\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480880601414 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 test.v(438) " "Verilog HDL assignment warning at test.v(438): truncated value with size 32 to match size of target (20)" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480880601414 "|test"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kbinput.v(11) " "Verilog HDL information at kbinput.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480880601424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kbinput.v(26) " "Verilog HDL information at kbinput.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480880601424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbinput.v 1 1 " "Using design file kbinput.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kbInput " "Found entity 1: kbInput" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480880601424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbInput kbInput:kbIn " "Elaborating entity \"kbInput\" for hierarchy \"kbInput:kbIn\"" {  } { { "test.v" "kbIn" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recordNext kbinput.v(8) " "Verilog HDL or VHDL warning at kbinput.v(8): object \"recordNext\" assigned a value but never read" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset kbinput.v(37) " "Verilog HDL Always Construct warning at kbinput.v(37): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction kbinput.v(38) " "Verilog HDL Always Construct warning at kbinput.v(38): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction kbinput.v(26) " "Verilog HDL Always Construct warning at kbinput.v(26): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset kbinput.v(26) " "Verilog HDL Always Construct warning at kbinput.v(26): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset kbinput.v(26) " "Inferred latch for \"reset\" at kbinput.v(26)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] kbinput.v(30) " "Inferred latch for \"direction\[0\]\" at kbinput.v(30)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601426 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] kbinput.v(30) " "Inferred latch for \"direction\[1\]\" at kbinput.v(30)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601427 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] kbinput.v(30) " "Inferred latch for \"direction\[2\]\" at kbinput.v(30)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601427 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[3\] kbinput.v(30) " "Inferred latch for \"direction\[3\]\" at kbinput.v(30)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601427 "|test|kbInput:kbIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[4\] kbinput.v(30) " "Inferred latch for \"direction\[4\]\" at kbinput.v(30)" {  } { { "kbinput.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601427 "|test|kbInput:kbIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countingRefresh countingRefresh:comb_1108 " "Elaborating entity \"countingRefresh\" for hierarchy \"countingRefresh:comb_1108\"" {  } { { "test.v" "comb_1108" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(1737) " "Verilog HDL assignment warning at test.v(1737): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480880601428 "|test|countingRefresh:comb_1108"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108 clock108:comb_1109 " "Elaborating entity \"clock108\" for hierarchy \"clock108:comb_1109\"" {  } { { "test.v" "comb_1109" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock108:comb_1109\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock108:comb_1109\|altpll:altpll_component\"" {  } { { "test.v" "altpll_component" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock108:comb_1109\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock108:comb_1109\|altpll:altpll_component\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 2138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock108:comb_1109\|altpll:altpll_component " "Instantiated megafunction \"clock108:comb_1109\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock108 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480880601472 ""}  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 2138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480880601472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock108_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock108_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock108_altpll " "Found entity 1: clock108_altpll" {  } { { "db/clock108_altpll.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/db/clock108_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480880601542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880601542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock108_altpll clock108:comb_1109\|altpll:altpll_component\|clock108_altpll:auto_generated " "Elaborating entity \"clock108_altpll\" for hierarchy \"clock108:comb_1109\|altpll:altpll_component\|clock108_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_SYNC H_SYNC:comb_1110 " "Elaborating entity \"H_SYNC\" for hierarchy \"H_SYNC:comb_1110\"" {  } { { "test.v" "comb_1110" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_SYNC V_SYNC:comb_1111 " "Elaborating entity \"V_SYNC\" for hierarchy \"V_SYNC:comb_1111\"" {  } { { "test.v" "comb_1111" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:comb_1854 " "Elaborating entity \"color\" for hierarchy \"color:comb_1854\"" {  } { { "test.v" "comb_1854" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880601548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480880602889 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480880603133 "|test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480880603133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480880603243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.map.smsg " "Generated suppressed messages file C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880604000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480880604178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480880604178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KB_clk " "No output dependent on input pin \"KB_clk\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480880604282 "|test|KB_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "test.v" "" { Text "C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480880604282 "|test|data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480880604282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "593 " "Implemented 593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480880604282 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480880604282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "554 " "Implemented 554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480880604282 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480880604282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480880604282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480880604327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 14:43:24 2016 " "Processing ended: Sun Dec 04 14:43:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480880604327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480880604327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480880604327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480880604327 ""}
