$version Generated by VerilatedVcd $end
$date Fri Apr  1 15:49:51 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 10 % io_address [9:0] $end
  $var wire 32 & io_inst [31:0] $end
  $var wire  1 $ reset $end
  $scope module InstMem $end
   $var wire  1 # clock $end
   $var wire 10 % io_address [9:0] $end
   $var wire 32 & io_inst [31:0] $end
   $var wire 10 % mem_io_inst_MPORT_addr [9:0] $end
   $var wire 32 ' mem_io_inst_MPORT_data [31:0] $end
   $var wire  1 ( mem_io_inst_MPORT_en $end
   $var wire  1 $ reset $end
   $scope module BindsTo_0_InstMem_Inst $end
    $var wire  1 # clock $end
    $var wire 10 % io_address [9:0] $end
    $var wire 32 & io_inst [31:0] $end
    $var wire  1 $ reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000000 %
b00000000110000000110111010010011 &
b00000000110000000110111010010011 '
1(
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b0000000001 %
b00010010001100000110010000010011 &
b00010010001100000110010000010011 '
#11
1#
#12
0#
b0000000010 %
b01000101011000000110010010010011 &
b01000101011000000110010010010011 '
#13
1#
#14
0#
b0000010100 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
#15
1#
