   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master_conf.c"
  16              	 .section .text.NVIC_EncodePriority.constprop.4,"ax",%progbits
  17              	 .align 1
  18              	 .thumb
  19              	 .thumb_func
  21              	NVIC_EncodePriority.constprop.4:
  22              	 
  23              	 
  24              	 
  25 0000 00F00700 	 and r0,r0,#7
  26 0004 C0F10702 	 rsb r2,r0,#7
  27 0008 062A     	 cmp r2,#6
  28 000a 28BF     	 it cs
  29 000c 0622     	 movcs r2,#6
  30 000e 00B1     	 cbz r0,.L2
  31 0010 0138     	 subs r0,r0,#1
  32              	.L2:
  33 0012 0123     	 movs r3,#1
  34 0014 9340     	 lsls r3,r3,r2
  35 0016 013B     	 subs r3,r3,#1
  36 0018 1940     	 ands r1,r1,r3
  37 001a 01FA00F0 	 lsl r0,r1,r0
  38 001e 7047     	 bx lr
  40              	 .section .text.SPI_MASTER_2_lInit,"ax",%progbits
  41              	 .align 1
  42              	 .thumb
  43              	 .thumb_func
  45              	SPI_MASTER_2_lInit:
  46              	 
  47              	 
  48 0000 38B5     	 push {r3,r4,r5,lr}
  49 0002 434C     	 ldr r4,.L6
  50 0004 4349     	 ldr r1,.L6+4
  51 0006 444D     	 ldr r5,.L6+8
  52 0008 2046     	 mov r0,r4
  53 000a FFF7FEFF 	 bl XMC_SPI_CH_Init
  54 000e 636B     	 ldr r3,[r4,#52]
  55 0010 424A     	 ldr r2,.L6+12
  56 0012 43F00103 	 orr r3,r3,#1
  57 0016 6363     	 str r3,[r4,#52]
  58 0018 636B     	 ldr r3,[r4,#52]
  59 001a 23F07063 	 bic r3,r3,#251658240
  60 001e 43F0E063 	 orr r3,r3,#117440512
  61 0022 6363     	 str r3,[r4,#52]
  62 0024 636B     	 ldr r3,[r4,#52]
  63 0026 43F47C13 	 orr r3,r3,#4128768
  64 002a 6363     	 str r3,[r4,#52]
  65 002c 6369     	 ldr r3,[r4,#20]
  66 002e 23F05043 	 bic r3,r3,#-805306368
  67 0032 6361     	 str r3,[r4,#20]
  68 0034 6369     	 ldr r3,[r4,#20]
  69 0036 23F4FE43 	 bic r3,r3,#32512
  70 003a 43F4A063 	 orr r3,r3,#1280
  71 003e 6361     	 str r3,[r4,#20]
  72 0040 2846     	 mov r0,r5
  73 0042 0721     	 movs r1,#7
  74 0044 FFF7FEFF 	 bl XMC_GPIO_Init
  75 0048 E369     	 ldr r3,[r4,#28]
  76 004a 3548     	 ldr r0,.L6+16
  77 004c 354A     	 ldr r2,.L6+20
  78 004e 23F05003 	 bic r3,r3,#80
  79 0052 43F01003 	 orr r3,r3,#16
  80 0056 E361     	 str r3,[r4,#28]
  81 0058 E369     	 ldr r3,[r4,#28]
  82 005a 23F00703 	 bic r3,r3,#7
  83 005e 43F00203 	 orr r3,r3,#2
  84 0062 E361     	 str r3,[r4,#28]
  85 0064 236C     	 ldr r3,[r4,#64]
  86 0066 23F00F03 	 bic r3,r3,#15
  87 006a 43F00103 	 orr r3,r3,#1
  88 006e 2364     	 str r3,[r4,#64]
  89 0070 0121     	 movs r1,#1
  90 0072 FFF7FEFF 	 bl XMC_GPIO_Init
  91 0076 2C48     	 ldr r0,.L6+24
  92 0078 2C4A     	 ldr r2,.L6+28
  93 007a 0121     	 movs r1,#1
  94 007c FFF7FEFF 	 bl XMC_GPIO_Init
  95 0080 2846     	 mov r0,r5
  96 0082 2B4A     	 ldr r2,.L6+32
  97 0084 2B4D     	 ldr r5,.L6+36
  98 0086 0521     	 movs r1,#5
  99 0088 FFF7FEFF 	 bl XMC_GPIO_Init
 100 008c 2046     	 mov r0,r4
 101 008e 4FF40021 	 mov r1,#524288
 102 0092 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 103 0096 2046     	 mov r0,r4
 104 0098 1021     	 movs r1,#16
 105 009a 0022     	 movs r2,#0
 106 009c FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 107 00a0 2046     	 mov r0,r4
 108 00a2 0123     	 movs r3,#1
 109 00a4 1021     	 movs r1,#16
 110 00a6 0422     	 movs r2,#4
 111 00a8 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 112 00ac 2046     	 mov r0,r4
 113 00ae 1021     	 movs r1,#16
 114 00b0 0122     	 movs r2,#1
 115 00b2 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 116 00b6 0021     	 movs r1,#0
 117 00b8 0B46     	 mov r3,r1
 118 00ba 2046     	 mov r0,r4
 119 00bc 0422     	 movs r2,#4
 120 00be FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 121 00c2 2046     	 mov r0,r4
 122 00c4 1021     	 movs r1,#16
 123 00c6 0322     	 movs r2,#3
 124 00c8 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 125 00cc 0322     	 movs r2,#3
 126 00ce 2046     	 mov r0,r4
 127 00d0 1321     	 movs r1,#19
 128 00d2 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 129 00d6 E868     	 ldr r0,[r5,#12]
 130 00d8 174C     	 ldr r4,.L6+40
 131 00da 3F21     	 movs r1,#63
 132 00dc C0F30220 	 ubfx r0,r0,#8,#3
 133 00e0 FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 134 00e4 8000     	 lsls r0,r0,#2
 135 00e6 4FF40013 	 mov r3,#2097152
 136 00ea C0B2     	 uxtb r0,r0
 137 00ec 84F85503 	 strb r0,[r4,#853]
 138 00f0 A360     	 str r3,[r4,#8]
 139 00f2 E868     	 ldr r0,[r5,#12]
 140 00f4 3E21     	 movs r1,#62
 141 00f6 C0F30220 	 ubfx r0,r0,#8,#3
 142 00fa FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 143 00fe 8000     	 lsls r0,r0,#2
 144 0100 C0B2     	 uxtb r0,r0
 145 0102 84F85703 	 strb r0,[r4,#855]
 146 0106 4FF40003 	 mov r3,#8388608
 147 010a A360     	 str r3,[r4,#8]
 148 010c 0020     	 movs r0,#0
 149 010e 38BD     	 pop {r3,r4,r5,pc}
 150              	.L7:
 151              	 .align 2
 152              	.L6:
 153 0110 00000340 	 .word 1073938432
 154 0114 00000000 	 .word .LANCHOR0
 155 0118 00840248 	 .word 1208124416
 156 011c 00000000 	 .word .LANCHOR1
 157 0120 00850248 	 .word 1208124672
 158 0124 00000000 	 .word .LANCHOR2
 159 0128 00810248 	 .word 1208123648
 160 012c 00000000 	 .word .LANCHOR3
 161 0130 00000000 	 .word .LANCHOR4
 162 0134 00ED00E0 	 .word -536810240
 163 0138 00E100E0 	 .word -536813312
 165              	 .section .text.SPI_MASTER_1_lInit,"ax",%progbits
 166              	 .align 1
 167              	 .thumb
 168              	 .thumb_func
 170              	SPI_MASTER_1_lInit:
 171              	 
 172              	 
 173 0000 38B5     	 push {r3,r4,r5,lr}
 174 0002 434C     	 ldr r4,.L9
 175 0004 4349     	 ldr r1,.L9+4
 176 0006 444D     	 ldr r5,.L9+8
 177 0008 2046     	 mov r0,r4
 178 000a FFF7FEFF 	 bl XMC_SPI_CH_Init
 179 000e 636B     	 ldr r3,[r4,#52]
 180 0010 4248     	 ldr r0,.L9+12
 181 0012 434A     	 ldr r2,.L9+16
 182 0014 43F00103 	 orr r3,r3,#1
 183 0018 6363     	 str r3,[r4,#52]
 184 001a 636B     	 ldr r3,[r4,#52]
 185 001c 23F07063 	 bic r3,r3,#251658240
 186 0020 43F0E063 	 orr r3,r3,#117440512
 187 0024 6363     	 str r3,[r4,#52]
 188 0026 636B     	 ldr r3,[r4,#52]
 189 0028 43F47C13 	 orr r3,r3,#4128768
 190 002c 6363     	 str r3,[r4,#52]
 191 002e 6369     	 ldr r3,[r4,#20]
 192 0030 23F05043 	 bic r3,r3,#-805306368
 193 0034 6361     	 str r3,[r4,#20]
 194 0036 6369     	 ldr r3,[r4,#20]
 195 0038 23F4FE43 	 bic r3,r3,#32512
 196 003c 43F4A063 	 orr r3,r3,#1280
 197 0040 6361     	 str r3,[r4,#20]
 198 0042 0F21     	 movs r1,#15
 199 0044 FFF7FEFF 	 bl XMC_GPIO_Init
 200 0048 E369     	 ldr r3,[r4,#28]
 201 004a 3648     	 ldr r0,.L9+20
 202 004c 364A     	 ldr r2,.L9+24
 203 004e 23F05003 	 bic r3,r3,#80
 204 0052 43F01003 	 orr r3,r3,#16
 205 0056 E361     	 str r3,[r4,#28]
 206 0058 E369     	 ldr r3,[r4,#28]
 207 005a 23F00703 	 bic r3,r3,#7
 208 005e 43F00203 	 orr r3,r3,#2
 209 0062 E361     	 str r3,[r4,#28]
 210 0064 236C     	 ldr r3,[r4,#64]
 211 0066 23F00F03 	 bic r3,r3,#15
 212 006a 43F00103 	 orr r3,r3,#1
 213 006e 2364     	 str r3,[r4,#64]
 214 0070 0F21     	 movs r1,#15
 215 0072 FFF7FEFF 	 bl XMC_GPIO_Init
 216 0076 2D48     	 ldr r0,.L9+28
 217 0078 2D4A     	 ldr r2,.L9+32
 218 007a 0021     	 movs r1,#0
 219 007c FFF7FEFF 	 bl XMC_GPIO_Init
 220 0080 2C4A     	 ldr r2,.L9+36
 221 0082 2D48     	 ldr r0,.L9+40
 222 0084 0E21     	 movs r1,#14
 223 0086 FFF7FEFF 	 bl XMC_GPIO_Init
 224 008a 2046     	 mov r0,r4
 225 008c 4FF40021 	 mov r1,#524288
 226 0090 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 227 0094 2046     	 mov r0,r4
 228 0096 1021     	 movs r1,#16
 229 0098 0222     	 movs r2,#2
 230 009a FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 231 009e 2046     	 mov r0,r4
 232 00a0 0123     	 movs r3,#1
 233 00a2 3021     	 movs r1,#48
 234 00a4 0422     	 movs r2,#4
 235 00a6 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 236 00aa 2046     	 mov r0,r4
 237 00ac 1021     	 movs r1,#16
 238 00ae 0322     	 movs r2,#3
 239 00b0 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 240 00b4 0023     	 movs r3,#0
 241 00b6 2046     	 mov r0,r4
 242 00b8 2021     	 movs r1,#32
 243 00ba 0422     	 movs r2,#4
 244 00bc FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 245 00c0 2046     	 mov r0,r4
 246 00c2 1021     	 movs r1,#16
 247 00c4 0122     	 movs r2,#1
 248 00c6 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 249 00ca 0122     	 movs r2,#1
 250 00cc 2046     	 mov r0,r4
 251 00ce 1321     	 movs r1,#19
 252 00d0 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 253 00d4 E868     	 ldr r0,[r5,#12]
 254 00d6 194C     	 ldr r4,.L9+44
 255 00d8 3F21     	 movs r1,#63
 256 00da C0F30220 	 ubfx r0,r0,#8,#3
 257 00de FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 258 00e2 8000     	 lsls r0,r0,#2
 259 00e4 4FF00053 	 mov r3,#536870912
 260 00e8 C0B2     	 uxtb r0,r0
 261 00ea 84F85D03 	 strb r0,[r4,#861]
 262 00ee A360     	 str r3,[r4,#8]
 263 00f0 E868     	 ldr r0,[r5,#12]
 264 00f2 3E21     	 movs r1,#62
 265 00f4 C0F30220 	 ubfx r0,r0,#8,#3
 266 00f8 FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 267 00fc 8000     	 lsls r0,r0,#2
 268 00fe C0B2     	 uxtb r0,r0
 269 0100 84F85B03 	 strb r0,[r4,#859]
 270 0104 4FF00063 	 mov r3,#134217728
 271 0108 A360     	 str r3,[r4,#8]
 272 010a 0020     	 movs r0,#0
 273 010c 38BD     	 pop {r3,r4,r5,pc}
 274              	.L10:
 275 010e 00BF     	 .align 2
 276              	.L9:
 277 0110 00000248 	 .word 1208090624
 278 0114 00000000 	 .word .LANCHOR5
 279 0118 00ED00E0 	 .word -536810240
 280 011c 00820248 	 .word 1208123904
 281 0120 00000000 	 .word .LANCHOR6
 282 0124 00810248 	 .word 1208123648
 283 0128 00000000 	 .word .LANCHOR7
 284 012c 00840248 	 .word 1208124416
 285 0130 00000000 	 .word .LANCHOR8
 286 0134 00000000 	 .word .LANCHOR9
 287 0138 00830248 	 .word 1208124160
 288 013c 00E100E0 	 .word -536813312
 290              	 .section .text.SPI_MASTER_0_lInit,"ax",%progbits
 291              	 .align 1
 292              	 .thumb
 293              	 .thumb_func
 295              	SPI_MASTER_0_lInit:
 296              	 
 297              	 
 298 0000 38B5     	 push {r3,r4,r5,lr}
 299 0002 454C     	 ldr r4,.L12
 300 0004 4549     	 ldr r1,.L12+4
 301 0006 464D     	 ldr r5,.L12+8
 302 0008 2046     	 mov r0,r4
 303 000a FFF7FEFF 	 bl XMC_SPI_CH_Init
 304 000e E36B     	 ldr r3,[r4,#60]
 305 0010 4448     	 ldr r0,.L12+12
 306 0012 454A     	 ldr r2,.L12+16
 307 0014 23F00803 	 bic r3,r3,#8
 308 0018 E363     	 str r3,[r4,#60]
 309 001a 636B     	 ldr r3,[r4,#52]
 310 001c 43F00103 	 orr r3,r3,#1
 311 0020 6363     	 str r3,[r4,#52]
 312 0022 636B     	 ldr r3,[r4,#52]
 313 0024 23F07063 	 bic r3,r3,#251658240
 314 0028 43F0E063 	 orr r3,r3,#117440512
 315 002c 6363     	 str r3,[r4,#52]
 316 002e 636B     	 ldr r3,[r4,#52]
 317 0030 43F47C13 	 orr r3,r3,#4128768
 318 0034 6363     	 str r3,[r4,#52]
 319 0036 6369     	 ldr r3,[r4,#20]
 320 0038 23F05043 	 bic r3,r3,#-805306368
 321 003c 6361     	 str r3,[r4,#20]
 322 003e 6369     	 ldr r3,[r4,#20]
 323 0040 23F4FE43 	 bic r3,r3,#32512
 324 0044 43F4A063 	 orr r3,r3,#1280
 325 0048 6361     	 str r3,[r4,#20]
 326 004a 0221     	 movs r1,#2
 327 004c FFF7FEFF 	 bl XMC_GPIO_Init
 328 0050 E369     	 ldr r3,[r4,#28]
 329 0052 364A     	 ldr r2,.L12+20
 330 0054 23F05003 	 bic r3,r3,#80
 331 0058 43F01003 	 orr r3,r3,#16
 332 005c E361     	 str r3,[r4,#28]
 333 005e E369     	 ldr r3,[r4,#28]
 334 0060 23F00703 	 bic r3,r3,#7
 335 0064 43F00203 	 orr r3,r3,#2
 336 0068 E361     	 str r3,[r4,#28]
 337 006a 236C     	 ldr r3,[r4,#64]
 338 006c 23F00F03 	 bic r3,r3,#15
 339 0070 43F00103 	 orr r3,r3,#1
 340 0074 2364     	 str r3,[r4,#64]
 341 0076 2846     	 mov r0,r5
 342 0078 0921     	 movs r1,#9
 343 007a FFF7FEFF 	 bl XMC_GPIO_Init
 344 007e 2846     	 mov r0,r5
 345 0080 0821     	 movs r1,#8
 346 0082 2B4A     	 ldr r2,.L12+24
 347 0084 2B4D     	 ldr r5,.L12+28
 348 0086 FFF7FEFF 	 bl XMC_GPIO_Init
 349 008a 2B4A     	 ldr r2,.L12+32
 350 008c 2B48     	 ldr r0,.L12+36
 351 008e 0521     	 movs r1,#5
 352 0090 FFF7FEFF 	 bl XMC_GPIO_Init
 353 0094 2046     	 mov r0,r4
 354 0096 4FF40021 	 mov r1,#524288
 355 009a FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 356 009e 2046     	 mov r0,r4
 357 00a0 1021     	 movs r1,#16
 358 00a2 0222     	 movs r2,#2
 359 00a4 FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 360 00a8 2046     	 mov r0,r4
 361 00aa 0123     	 movs r3,#1
 362 00ac 1021     	 movs r1,#16
 363 00ae 0422     	 movs r2,#4
 364 00b0 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 365 00b4 2046     	 mov r0,r4
 366 00b6 1021     	 movs r1,#16
 367 00b8 0222     	 movs r2,#2
 368 00ba FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 369 00be 0021     	 movs r1,#0
 370 00c0 0B46     	 mov r3,r1
 371 00c2 2046     	 mov r0,r4
 372 00c4 0422     	 movs r2,#4
 373 00c6 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 374 00ca 2046     	 mov r0,r4
 375 00cc 1021     	 movs r1,#16
 376 00ce 0022     	 movs r2,#0
 377 00d0 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 378 00d4 0022     	 movs r2,#0
 379 00d6 2046     	 mov r0,r4
 380 00d8 1321     	 movs r1,#19
 381 00da FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 382 00de E868     	 ldr r0,[r5,#12]
 383 00e0 174C     	 ldr r4,.L12+40
 384 00e2 3F21     	 movs r1,#63
 385 00e4 C0F30220 	 ubfx r0,r0,#8,#3
 386 00e8 FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 387 00ec 8000     	 lsls r0,r0,#2
 388 00ee 4FF08053 	 mov r3,#268435456
 389 00f2 C0B2     	 uxtb r0,r0
 390 00f4 84F85C03 	 strb r0,[r4,#860]
 391 00f8 A360     	 str r3,[r4,#8]
 392 00fa E868     	 ldr r0,[r5,#12]
 393 00fc 3E21     	 movs r1,#62
 394 00fe C0F30220 	 ubfx r0,r0,#8,#3
 395 0102 FFF7FEFF 	 bl NVIC_EncodePriority.constprop.4
 396 0106 8000     	 lsls r0,r0,#2
 397 0108 C0B2     	 uxtb r0,r0
 398 010a 84F85A03 	 strb r0,[r4,#858]
 399 010e 4FF08063 	 mov r3,#67108864
 400 0112 A360     	 str r3,[r4,#8]
 401 0114 0020     	 movs r0,#0
 402 0116 38BD     	 pop {r3,r4,r5,pc}
 403              	.L13:
 404              	 .align 2
 405              	.L12:
 406 0118 00020248 	 .word 1208091136
 407 011c 00000000 	 .word .LANCHOR10
 408 0120 00810248 	 .word 1208123648
 409 0124 00840248 	 .word 1208124416
 410 0128 00000000 	 .word .LANCHOR11
 411 012c 00000000 	 .word .LANCHOR12
 412 0130 00000000 	 .word .LANCHOR13
 413 0134 00ED00E0 	 .word -536810240
 414 0138 00000000 	 .word .LANCHOR14
 415 013c 00830248 	 .word 1208124160
 416 0140 00E100E0 	 .word -536813312
 418              	 .section .text.USIC1_2_IRQHandler,"ax",%progbits
 419              	 .align 1
 420              	 .global USIC1_2_IRQHandler
 421              	 .thumb
 422              	 .thumb_func
 424              	USIC1_2_IRQHandler:
 425              	 
 426              	 
 427              	 
 428 0000 0148     	 ldr r0,.L15
 429 0002 FFF7FEBF 	 b SPI_MASTER_lTransmitHandler
 430              	.L16:
 431 0006 00BF     	 .align 2
 432              	.L15:
 433 0008 00000000 	 .word .LANCHOR15
 435              	 .section .text.USIC1_0_IRQHandler,"ax",%progbits
 436              	 .align 1
 437              	 .global USIC1_0_IRQHandler
 438              	 .thumb
 439              	 .thumb_func
 441              	USIC1_0_IRQHandler:
 442              	 
 443              	 
 444              	 
 445 0000 0148     	 ldr r0,.L18
 446 0002 FFF7FEBF 	 b SPI_MASTER_lReceiveHandler
 447              	.L19:
 448 0006 00BF     	 .align 2
 449              	.L18:
 450 0008 00000000 	 .word .LANCHOR15
 452              	 .section .text.USIC1_3_IRQHandler,"ax",%progbits
 453              	 .align 1
 454              	 .global USIC1_3_IRQHandler
 455              	 .thumb
 456              	 .thumb_func
 458              	USIC1_3_IRQHandler:
 459              	 
 460              	 
 461              	 
 462 0000 0148     	 ldr r0,.L21
 463 0002 FFF7FEBF 	 b SPI_MASTER_lTransmitHandler
 464              	.L22:
 465 0006 00BF     	 .align 2
 466              	.L21:
 467 0008 00000000 	 .word .LANCHOR16
 469              	 .section .text.USIC1_1_IRQHandler,"ax",%progbits
 470              	 .align 1
 471              	 .global USIC1_1_IRQHandler
 472              	 .thumb
 473              	 .thumb_func
 475              	USIC1_1_IRQHandler:
 476              	 
 477              	 
 478              	 
 479 0000 0148     	 ldr r0,.L24
 480 0002 FFF7FEBF 	 b SPI_MASTER_lReceiveHandler
 481              	.L25:
 482 0006 00BF     	 .align 2
 483              	.L24:
 484 0008 00000000 	 .word .LANCHOR16
 486              	 .section .text.USIC0_1_IRQHandler,"ax",%progbits
 487              	 .align 1
 488              	 .global USIC0_1_IRQHandler
 489              	 .thumb
 490              	 .thumb_func
 492              	USIC0_1_IRQHandler:
 493              	 
 494              	 
 495              	 
 496 0000 0148     	 ldr r0,.L27
 497 0002 FFF7FEBF 	 b SPI_MASTER_lTransmitHandler
 498              	.L28:
 499 0006 00BF     	 .align 2
 500              	.L27:
 501 0008 00000000 	 .word .LANCHOR17
 503              	 .section .text.USIC0_3_IRQHandler,"ax",%progbits
 504              	 .align 1
 505              	 .global USIC0_3_IRQHandler
 506              	 .thumb
 507              	 .thumb_func
 509              	USIC0_3_IRQHandler:
 510              	 
 511              	 
 512              	 
 513 0000 0148     	 ldr r0,.L30
 514 0002 FFF7FEBF 	 b SPI_MASTER_lReceiveHandler
 515              	.L31:
 516 0006 00BF     	 .align 2
 517              	.L30:
 518 0008 00000000 	 .word .LANCHOR17
 520              	 .global SPI_MASTER_2
 521              	 .global SPI_MASTER_2_runtime
 522              	 .global SPI_MASTER_2_Config
 523              	 .global SPI_MASTER_2_Channel_Config
 524              	 .global SPI_MASTER_2_SS_0_Config
 525              	 .global SPI_MASTER_2_SS_0
 526              	 .global SPI_MASTER_2_SCLKOUT_Config
 527              	 .global SPI_MASTER_2_SCLKOUT
 528              	 .global SPI_MASTER_2_MISO_Config
 529              	 .global SPI_MASTER_2_MISO
 530              	 .global SPI_MASTER_2_MOSI_Config
 531              	 .global SPI_MASTER_2_MOSI
 532              	 .global SPI_MASTER_1
 533              	 .global SPI_MASTER_1_runtime
 534              	 .global SPI_MASTER_1_Config
 535              	 .global SPI_MASTER_1_Channel_Config
 536              	 .global SPI_MASTER_1_SS_0_Config
 537              	 .global SPI_MASTER_1_SS_0
 538              	 .global SPI_MASTER_1_SCLKOUT_Config
 539              	 .global SPI_MASTER_1_SCLKOUT
 540              	 .global SPI_MASTER_1_MISO_Config
 541              	 .global SPI_MASTER_1_MISO
 542              	 .global SPI_MASTER_1_MOSI_Config
 543              	 .global SPI_MASTER_1_MOSI
 544              	 .global SPI_MASTER_0
 545              	 .global SPI_MASTER_0_runtime
 546              	 .global SPI_MASTER_0_Config
 547              	 .global SPI_MASTER_0_Channel_Config
 548              	 .global SPI_MASTER_0_SS_0_Config
 549              	 .global SPI_MASTER_0_SS_0
 550              	 .global SPI_MASTER_0_SCLKOUT_Config
 551              	 .global SPI_MASTER_0_SCLKOUT
 552              	 .global SPI_MASTER_0_MISO_Config
 553              	 .global SPI_MASTER_0_MISO
 554              	 .global SPI_MASTER_0_MOSI_Config
 555              	 .global SPI_MASTER_0_MOSI
 556              	 .section .rodata.SPI_MASTER_1_SCLKOUT_Config,"a",%progbits
 557              	 .align 2
 558              	 .set .LANCHOR8,.+0
 561              	SPI_MASTER_1_SCLKOUT_Config:
 562 0000 A0       	 .byte -96
 563 0001 000000   	 .space 3
 564 0004 01000000 	 .word 1
 565 0008 01       	 .byte 1
 566 0009 000000   	 .space 3
 567 000c 00000000 	 .space 8
 567      00000000 
 568              	 .section .rodata.SPI_MASTER_1_SS_0,"a",%progbits
 569              	 .align 2
 572              	SPI_MASTER_1_SS_0:
 573 0000 00830248 	 .word 1208124160
 574 0004 0E       	 .byte 14
 575 0005 000000   	 .space 3
 576              	 .section .rodata.SPI_MASTER_0_MOSI,"a",%progbits
 577              	 .align 2
 580              	SPI_MASTER_0_MOSI:
 581 0000 00810248 	 .word 1208123648
 582 0004 09       	 .byte 9
 583 0005 000000   	 .space 3
 584              	 .section .rodata.SPI_MASTER_2_SS_0_Config,"a",%progbits
 585              	 .align 2
 586              	 .set .LANCHOR4,.+0
 589              	SPI_MASTER_2_SS_0_Config:
 590 0000 90       	 .byte -112
 591 0001 000000   	 .space 3
 592 0004 01000000 	 .word 1
 593 0008 01       	 .byte 1
 594 0009 000000   	 .space 3
 595 000c 00000000 	 .space 4
 596 0010 00000800 	 .word 524288
 597              	 .section .data.SPI_MASTER_1_MOSI_Config,"aw",%progbits
 598              	 .align 2
 599              	 .set .LANCHOR7,.+0
 602              	SPI_MASTER_1_MOSI_Config:
 603 0000 A0       	 .byte -96
 604 0001 000000   	 .space 3
 605 0004 01000000 	 .word 1
 606 0008 01       	 .byte 1
 607 0009 000000   	 .space 3
 608 000c 00       	 .byte 0
 609 000d 00000000 	 .space 7
 609      000000
 610              	 .section .rodata.SPI_MASTER_2_Config,"a",%progbits
 611              	 .align 2
 614              	SPI_MASTER_2_Config:
 615 0000 00000000 	 .word SPI_MASTER_2_Channel_Config
 616 0004 00000000 	 .word SPI_MASTER_2_lInit
 617 0008 00000000 	 .word SPI_MASTER_2_MOSI
 618 000c 00000000 	 .word SPI_MASTER_2_MOSI_Config
 619 0010 00000000 	 .word SPI_MASTER_2_MISO
 620 0014 00000000 	 .word SPI_MASTER_2_MISO_Config
 621 0018 00000000 	 .word 0
 622 001c 00000000 	 .word 0
 623 0020 00000000 	 .word 0
 624 0024 00000000 	 .word 0
 625 0028 00000000 	 .word SPI_MASTER_2_SCLKOUT
 626 002c 00000000 	 .word SPI_MASTER_2_SCLKOUT_Config
 627 0030 00000000 	 .word SPI_MASTER_2_SS_0
 628 0034 00000000 	 .word 0
 629 0038 00000000 	 .word 0
 630 003c 00000000 	 .word 0
 631 0040 00000000 	 .word 0
 632 0044 00000000 	 .word 0
 633 0048 00000000 	 .word 0
 634 004c 00000000 	 .word 0
 635 0050 00000000 	 .word SPI_MASTER_2_SS_0_Config
 636 0054 00000000 	 .word 0
 637 0058 00000000 	 .word 0
 638 005c 00000000 	 .word 0
 639 0060 00000000 	 .word 0
 640 0064 00000000 	 .word 0
 641 0068 00000000 	 .word 0
 642 006c 00000000 	 .word 0
 643 0070 00000000 	 .word 0
 644 0074 00000000 	 .word 0
 645 0078 00000000 	 .word 0
 646 007c 04       	 .byte 4
 647 007d 04       	 .byte 4
 648 007e 0000     	 .space 2
 649 0080 00000000 	 .word 0
 650 0084 00       	 .byte 0
 651 0085 00       	 .byte 0
 652 0086 00       	 .byte 0
 653 0087 01       	 .byte 1
 654 0088 02       	 .byte 2
 655 0089 01       	 .byte 1
 656 008a 03       	 .byte 3
 657 008b 00       	 .space 1
 658              	 .section .rodata.SPI_MASTER_1_SS_0_Config,"a",%progbits
 659              	 .align 2
 660              	 .set .LANCHOR9,.+0
 663              	SPI_MASTER_1_SS_0_Config:
 664 0000 90       	 .byte -112
 665 0001 000000   	 .space 3
 666 0004 01000000 	 .word 1
 667 0008 01       	 .byte 1
 668 0009 000000   	 .space 3
 669 000c 00000000 	 .space 4
 670 0010 00000800 	 .word 524288
 671              	 .section .rodata.SPI_MASTER_2_MISO,"a",%progbits
 672              	 .align 2
 675              	SPI_MASTER_2_MISO:
 676 0000 00840248 	 .word 1208124416
 677 0004 07       	 .byte 7
 678 0005 000000   	 .space 3
 679              	 .section .rodata.SPI_MASTER_2_SCLKOUT,"a",%progbits
 680              	 .align 2
 683              	SPI_MASTER_2_SCLKOUT:
 684 0000 00810248 	 .word 1208123648
 685 0004 01       	 .byte 1
 686 0005 000000   	 .space 3
 687              	 .section .rodata.SPI_MASTER_2_MOSI,"a",%progbits
 688              	 .align 2
 691              	SPI_MASTER_2_MOSI:
 692 0000 00850248 	 .word 1208124672
 693 0004 01       	 .byte 1
 694 0005 000000   	 .space 3
 695              	 .section .rodata.SPI_MASTER_1_MISO,"a",%progbits
 696              	 .align 2
 699              	SPI_MASTER_1_MISO:
 700 0000 00820248 	 .word 1208123904
 701 0004 0F       	 .byte 15
 702 0005 000000   	 .space 3
 703              	 .section .bss.SPI_MASTER_1_MISO_Config,"aw",%nobits
 704              	 .align 2
 705              	 .set .LANCHOR6,.+0
 708              	SPI_MASTER_1_MISO_Config:
 709 0000 00000000 	 .space 20
 709      00000000 
 709      00000000 
 709      00000000 
 709      00000000 
 710              	 .section .data.SPI_MASTER_1,"aw",%progbits
 711              	 .align 2
 712              	 .set .LANCHOR16,.+0
 715              	SPI_MASTER_1:
 716 0000 00000248 	 .word 1208090624
 717 0004 00000000 	 .word SPI_MASTER_1_Config
 718 0008 00000000 	 .word SPI_MASTER_1_runtime
 719              	 .section .data.SPI_MASTER_2,"aw",%progbits
 720              	 .align 2
 721              	 .set .LANCHOR17,.+0
 724              	SPI_MASTER_2:
 725 0000 00000340 	 .word 1073938432
 726 0004 00000000 	 .word SPI_MASTER_2_Config
 727 0008 00000000 	 .word SPI_MASTER_2_runtime
 728              	 .section .data.SPI_MASTER_2_Channel_Config,"aw",%progbits
 729              	 .align 2
 730              	 .set .LANCHOR0,.+0
 733              	SPI_MASTER_2_Channel_Config:
 734 0000 004B0000 	 .word 19200
 735 0004 00       	 .byte 0
 736 0005 04       	 .byte 4
 737 0006 0000     	 .short 0
 738              	 .section .data.SPI_MASTER_1_runtime,"aw",%progbits
 739              	 .align 2
 742              	SPI_MASTER_1_runtime:
 743 0000 08000000 	 .word 8
 744 0004 00000000 	 .space 24
 744      00000000 
 744      00000000 
 744      00000000 
 744      00000000 
 745 001c 00       	 .byte 0
 746 001d 02       	 .byte 2
 747 001e 07       	 .byte 7
 748 001f 00       	 .byte 0
 749 0020 00       	 .byte 0
 750 0021 00       	 .byte 0
 751 0022 01       	 .byte 1
 752 0023 00       	 .space 1
 753              	 .section .data.SPI_MASTER_0_runtime,"aw",%progbits
 754              	 .align 2
 757              	SPI_MASTER_0_runtime:
 758 0000 08000000 	 .word 8
 759 0004 00000000 	 .space 24
 759      00000000 
 759      00000000 
 759      00000000 
 759      00000000 
 760 001c 00       	 .byte 0
 761 001d 02       	 .byte 2
 762 001e 07       	 .byte 7
 763 001f 00       	 .byte 0
 764 0020 00       	 .byte 0
 765 0021 00       	 .byte 0
 766 0022 01       	 .byte 1
 767 0023 00       	 .space 1
 768              	 .section .rodata.SPI_MASTER_0_SCLKOUT,"a",%progbits
 769              	 .align 2
 772              	SPI_MASTER_0_SCLKOUT:
 773 0000 00810248 	 .word 1208123648
 774 0004 08       	 .byte 8
 775 0005 000000   	 .space 3
 776              	 .section .rodata.SPI_MASTER_2_SCLKOUT_Config,"a",%progbits
 777              	 .align 2
 778              	 .set .LANCHOR3,.+0
 781              	SPI_MASTER_2_SCLKOUT_Config:
 782 0000 90       	 .byte -112
 783 0001 000000   	 .space 3
 784 0004 01000000 	 .word 1
 785 0008 01       	 .byte 1
 786 0009 000000   	 .space 3
 787 000c 00000000 	 .space 8
 787      00000000 
 788              	 .section .data.SPI_MASTER_0_MOSI_Config,"aw",%progbits
 789              	 .align 2
 790              	 .set .LANCHOR12,.+0
 793              	SPI_MASTER_0_MOSI_Config:
 794 0000 A0       	 .byte -96
 795 0001 000000   	 .space 3
 796 0004 01000000 	 .word 1
 797 0008 01       	 .byte 1
 798 0009 000000   	 .space 3
 799 000c 00       	 .byte 0
 800 000d 00000000 	 .space 7
 800      000000
 801              	 .section .rodata.SPI_MASTER_0_SS_0,"a",%progbits
 802              	 .align 2
 805              	SPI_MASTER_0_SS_0:
 806 0000 00830248 	 .word 1208124160
 807 0004 05       	 .byte 5
 808 0005 000000   	 .space 3
 809              	 .section .rodata.SPI_MASTER_2_SS_0,"a",%progbits
 810              	 .align 2
 813              	SPI_MASTER_2_SS_0:
 814 0000 00840248 	 .word 1208124416
 815 0004 05       	 .byte 5
 816 0005 000000   	 .space 3
 817              	 .section .bss.SPI_MASTER_0_MISO_Config,"aw",%nobits
 818              	 .align 2
 819              	 .set .LANCHOR11,.+0
 822              	SPI_MASTER_0_MISO_Config:
 823 0000 00000000 	 .space 20
 823      00000000 
 823      00000000 
 823      00000000 
 823      00000000 
 824              	 .section .rodata.SPI_MASTER_0_SCLKOUT_Config,"a",%progbits
 825              	 .align 2
 826              	 .set .LANCHOR13,.+0
 829              	SPI_MASTER_0_SCLKOUT_Config:
 830 0000 A0       	 .byte -96
 831 0001 000000   	 .space 3
 832 0004 01000000 	 .word 1
 833 0008 01       	 .byte 1
 834 0009 000000   	 .space 3
 835 000c 00000000 	 .space 8
 835      00000000 
 836              	 .section .data.SPI_MASTER_0_Channel_Config,"aw",%progbits
 837              	 .align 2
 838              	 .set .LANCHOR10,.+0
 841              	SPI_MASTER_0_Channel_Config:
 842 0000 00093D00 	 .word 4000000
 843 0004 00       	 .byte 0
 844 0005 04       	 .byte 4
 845 0006 0000     	 .short 0
 846              	 .section .rodata.SPI_MASTER_0_MISO,"a",%progbits
 847              	 .align 2
 850              	SPI_MASTER_0_MISO:
 851 0000 00840248 	 .word 1208124416
 852 0004 02       	 .byte 2
 853 0005 000000   	 .space 3
 854              	 .section .data.SPI_MASTER_2_MOSI_Config,"aw",%progbits
 855              	 .align 2
 856              	 .set .LANCHOR2,.+0
 859              	SPI_MASTER_2_MOSI_Config:
 860 0000 88       	 .byte -120
 861 0001 000000   	 .space 3
 862 0004 01000000 	 .word 1
 863 0008 01       	 .byte 1
 864 0009 000000   	 .space 3
 865 000c 00       	 .byte 0
 866 000d 00000000 	 .space 7
 866      000000
 867              	 .section .data.SPI_MASTER_2_runtime,"aw",%progbits
 868              	 .align 2
 871              	SPI_MASTER_2_runtime:
 872 0000 08000000 	 .word 8
 873 0004 00000000 	 .space 24
 873      00000000 
 873      00000000 
 873      00000000 
 873      00000000 
 874 001c 00       	 .byte 0
 875 001d 02       	 .byte 2
 876 001e 07       	 .byte 7
 877 001f 00       	 .byte 0
 878 0020 00       	 .byte 0
 879 0021 00       	 .byte 0
 880 0022 01       	 .byte 1
 881 0023 00       	 .space 1
 882              	 .section .rodata.SPI_MASTER_0_Config,"a",%progbits
 883              	 .align 2
 886              	SPI_MASTER_0_Config:
 887 0000 00000000 	 .word SPI_MASTER_0_Channel_Config
 888 0004 00000000 	 .word SPI_MASTER_0_lInit
 889 0008 00000000 	 .word SPI_MASTER_0_MOSI
 890 000c 00000000 	 .word SPI_MASTER_0_MOSI_Config
 891 0010 00000000 	 .word SPI_MASTER_0_MISO
 892 0014 00000000 	 .word SPI_MASTER_0_MISO_Config
 893 0018 00000000 	 .word 0
 894 001c 00000000 	 .word 0
 895 0020 00000000 	 .word 0
 896 0024 00000000 	 .word 0
 897 0028 00000000 	 .word SPI_MASTER_0_SCLKOUT
 898 002c 00000000 	 .word SPI_MASTER_0_SCLKOUT_Config
 899 0030 00000000 	 .word SPI_MASTER_0_SS_0
 900 0034 00000000 	 .word 0
 901 0038 00000000 	 .word 0
 902 003c 00000000 	 .word 0
 903 0040 00000000 	 .word 0
 904 0044 00000000 	 .word 0
 905 0048 00000000 	 .word 0
 906 004c 00000000 	 .word 0
 907 0050 00000000 	 .word SPI_MASTER_0_SS_0_Config
 908 0054 00000000 	 .word 0
 909 0058 00000000 	 .word 0
 910 005c 00000000 	 .word 0
 911 0060 00000000 	 .word 0
 912 0064 00000000 	 .word 0
 913 0068 00000000 	 .word 0
 914 006c 00000000 	 .word 0
 915 0070 00000000 	 .word 0
 916 0074 00000000 	 .word 0
 917 0078 00000000 	 .word 0
 918 007c 04       	 .byte 4
 919 007d 04       	 .byte 4
 920 007e 0000     	 .space 2
 921 0080 00000000 	 .word 0
 922 0084 00       	 .byte 0
 923 0085 00       	 .byte 0
 924 0086 00       	 .byte 0
 925 0087 01       	 .byte 1
 926 0088 02       	 .byte 2
 927 0089 02       	 .byte 2
 928 008a 00       	 .byte 0
 929 008b 00       	 .space 1
 930              	 .section .rodata.SPI_MASTER_1_SCLKOUT,"a",%progbits
 931              	 .align 2
 934              	SPI_MASTER_1_SCLKOUT:
 935 0000 00840248 	 .word 1208124416
 936 0004 00       	 .byte 0
 937 0005 000000   	 .space 3
 938              	 .section .bss.SPI_MASTER_2_MISO_Config,"aw",%nobits
 939              	 .align 2
 940              	 .set .LANCHOR1,.+0
 943              	SPI_MASTER_2_MISO_Config:
 944 0000 00000000 	 .space 20
 944      00000000 
 944      00000000 
 944      00000000 
 944      00000000 
 945              	 .section .data.SPI_MASTER_1_Channel_Config,"aw",%progbits
 946              	 .align 2
 947              	 .set .LANCHOR5,.+0
 950              	SPI_MASTER_1_Channel_Config:
 951 0000 004B0000 	 .word 19200
 952 0004 00       	 .byte 0
 953 0005 04       	 .byte 4
 954 0006 0000     	 .short 0
 955              	 .section .rodata.SPI_MASTER_0_SS_0_Config,"a",%progbits
 956              	 .align 2
 957              	 .set .LANCHOR14,.+0
 960              	SPI_MASTER_0_SS_0_Config:
 961 0000 90       	 .byte -112
 962 0001 000000   	 .space 3
 963 0004 01000000 	 .word 1
 964 0008 01       	 .byte 1
 965 0009 000000   	 .space 3
 966 000c 00000000 	 .space 4
 967 0010 00000800 	 .word 524288
 968              	 .section .rodata.SPI_MASTER_1_MOSI,"a",%progbits
 969              	 .align 2
 972              	SPI_MASTER_1_MOSI:
 973 0000 00810248 	 .word 1208123648
 974 0004 0F       	 .byte 15
 975 0005 000000   	 .space 3
 976              	 .section .rodata.SPI_MASTER_1_Config,"a",%progbits
 977              	 .align 2
 980              	SPI_MASTER_1_Config:
 981 0000 00000000 	 .word SPI_MASTER_1_Channel_Config
 982 0004 00000000 	 .word SPI_MASTER_1_lInit
 983 0008 00000000 	 .word SPI_MASTER_1_MOSI
 984 000c 00000000 	 .word SPI_MASTER_1_MOSI_Config
 985 0010 00000000 	 .word SPI_MASTER_1_MISO
 986 0014 00000000 	 .word SPI_MASTER_1_MISO_Config
 987 0018 00000000 	 .word 0
 988 001c 00000000 	 .word 0
 989 0020 00000000 	 .word 0
 990 0024 00000000 	 .word 0
 991 0028 00000000 	 .word SPI_MASTER_1_SCLKOUT
 992 002c 00000000 	 .word SPI_MASTER_1_SCLKOUT_Config
 993 0030 00000000 	 .word SPI_MASTER_1_SS_0
 994 0034 00000000 	 .word 0
 995 0038 00000000 	 .word 0
 996 003c 00000000 	 .word 0
 997 0040 00000000 	 .word 0
 998 0044 00000000 	 .word 0
 999 0048 00000000 	 .word 0
 1000 004c 00000000 	 .word 0
 1001 0050 00000000 	 .word SPI_MASTER_1_SS_0_Config
 1002 0054 00000000 	 .word 0
 1003 0058 00000000 	 .word 0
 1004 005c 00000000 	 .word 0
 1005 0060 00000000 	 .word 0
 1006 0064 00000000 	 .word 0
 1007 0068 00000000 	 .word 0
 1008 006c 00000000 	 .word 0
 1009 0070 00000000 	 .word 0
 1010 0074 00000000 	 .word 0
 1011 0078 00000000 	 .word 0
 1012 007c 04       	 .byte 4
 1013 007d 04       	 .byte 4
 1014 007e 0000     	 .space 2
 1015 0080 00000000 	 .word 0
 1016 0084 00       	 .byte 0
 1017 0085 00       	 .byte 0
 1018 0086 00       	 .byte 0
 1019 0087 01       	 .byte 1
 1020 0088 02       	 .byte 2
 1021 0089 03       	 .byte 3
 1022 008a 01       	 .byte 1
 1023 008b 00       	 .space 1
 1024              	 .section .data.SPI_MASTER_0,"aw",%progbits
 1025              	 .align 2
 1026              	 .set .LANCHOR15,.+0
 1029              	SPI_MASTER_0:
 1030 0000 00020248 	 .word 1208091136
 1031 0004 00000000 	 .word SPI_MASTER_0_Config
 1032 0008 00000000 	 .word SPI_MASTER_0_runtime
 1033              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master_conf.c
    {standard input}:17     .text.NVIC_EncodePriority.constprop.4:00000000 $t
    {standard input}:21     .text.NVIC_EncodePriority.constprop.4:00000000 NVIC_EncodePriority.constprop.4
    {standard input}:41     .text.SPI_MASTER_2_lInit:00000000 $t
    {standard input}:45     .text.SPI_MASTER_2_lInit:00000000 SPI_MASTER_2_lInit
    {standard input}:153    .text.SPI_MASTER_2_lInit:00000110 $d
    {standard input}:166    .text.SPI_MASTER_1_lInit:00000000 $t
    {standard input}:170    .text.SPI_MASTER_1_lInit:00000000 SPI_MASTER_1_lInit
    {standard input}:277    .text.SPI_MASTER_1_lInit:00000110 $d
    {standard input}:291    .text.SPI_MASTER_0_lInit:00000000 $t
    {standard input}:295    .text.SPI_MASTER_0_lInit:00000000 SPI_MASTER_0_lInit
    {standard input}:406    .text.SPI_MASTER_0_lInit:00000118 $d
    {standard input}:419    .text.USIC1_2_IRQHandler:00000000 $t
    {standard input}:424    .text.USIC1_2_IRQHandler:00000000 USIC1_2_IRQHandler
    {standard input}:433    .text.USIC1_2_IRQHandler:00000008 $d
    {standard input}:436    .text.USIC1_0_IRQHandler:00000000 $t
    {standard input}:441    .text.USIC1_0_IRQHandler:00000000 USIC1_0_IRQHandler
    {standard input}:450    .text.USIC1_0_IRQHandler:00000008 $d
    {standard input}:453    .text.USIC1_3_IRQHandler:00000000 $t
    {standard input}:458    .text.USIC1_3_IRQHandler:00000000 USIC1_3_IRQHandler
    {standard input}:467    .text.USIC1_3_IRQHandler:00000008 $d
    {standard input}:470    .text.USIC1_1_IRQHandler:00000000 $t
    {standard input}:475    .text.USIC1_1_IRQHandler:00000000 USIC1_1_IRQHandler
    {standard input}:484    .text.USIC1_1_IRQHandler:00000008 $d
    {standard input}:487    .text.USIC0_1_IRQHandler:00000000 $t
    {standard input}:492    .text.USIC0_1_IRQHandler:00000000 USIC0_1_IRQHandler
    {standard input}:501    .text.USIC0_1_IRQHandler:00000008 $d
    {standard input}:504    .text.USIC0_3_IRQHandler:00000000 $t
    {standard input}:509    .text.USIC0_3_IRQHandler:00000000 USIC0_3_IRQHandler
    {standard input}:518    .text.USIC0_3_IRQHandler:00000008 $d
    {standard input}:724    .data.SPI_MASTER_2:00000000 SPI_MASTER_2
    {standard input}:871    .data.SPI_MASTER_2_runtime:00000000 SPI_MASTER_2_runtime
    {standard input}:614    .rodata.SPI_MASTER_2_Config:00000000 SPI_MASTER_2_Config
    {standard input}:733    .data.SPI_MASTER_2_Channel_Config:00000000 SPI_MASTER_2_Channel_Config
    {standard input}:589    .rodata.SPI_MASTER_2_SS_0_Config:00000000 SPI_MASTER_2_SS_0_Config
    {standard input}:813    .rodata.SPI_MASTER_2_SS_0:00000000 SPI_MASTER_2_SS_0
    {standard input}:781    .rodata.SPI_MASTER_2_SCLKOUT_Config:00000000 SPI_MASTER_2_SCLKOUT_Config
    {standard input}:683    .rodata.SPI_MASTER_2_SCLKOUT:00000000 SPI_MASTER_2_SCLKOUT
    {standard input}:943    .bss.SPI_MASTER_2_MISO_Config:00000000 SPI_MASTER_2_MISO_Config
    {standard input}:675    .rodata.SPI_MASTER_2_MISO:00000000 SPI_MASTER_2_MISO
    {standard input}:859    .data.SPI_MASTER_2_MOSI_Config:00000000 SPI_MASTER_2_MOSI_Config
    {standard input}:691    .rodata.SPI_MASTER_2_MOSI:00000000 SPI_MASTER_2_MOSI
    {standard input}:715    .data.SPI_MASTER_1:00000000 SPI_MASTER_1
    {standard input}:742    .data.SPI_MASTER_1_runtime:00000000 SPI_MASTER_1_runtime
    {standard input}:980    .rodata.SPI_MASTER_1_Config:00000000 SPI_MASTER_1_Config
    {standard input}:950    .data.SPI_MASTER_1_Channel_Config:00000000 SPI_MASTER_1_Channel_Config
    {standard input}:663    .rodata.SPI_MASTER_1_SS_0_Config:00000000 SPI_MASTER_1_SS_0_Config
    {standard input}:572    .rodata.SPI_MASTER_1_SS_0:00000000 SPI_MASTER_1_SS_0
    {standard input}:561    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 SPI_MASTER_1_SCLKOUT_Config
    {standard input}:934    .rodata.SPI_MASTER_1_SCLKOUT:00000000 SPI_MASTER_1_SCLKOUT
    {standard input}:708    .bss.SPI_MASTER_1_MISO_Config:00000000 SPI_MASTER_1_MISO_Config
    {standard input}:699    .rodata.SPI_MASTER_1_MISO:00000000 SPI_MASTER_1_MISO
    {standard input}:602    .data.SPI_MASTER_1_MOSI_Config:00000000 SPI_MASTER_1_MOSI_Config
    {standard input}:972    .rodata.SPI_MASTER_1_MOSI:00000000 SPI_MASTER_1_MOSI
    {standard input}:1029   .data.SPI_MASTER_0:00000000 SPI_MASTER_0
    {standard input}:757    .data.SPI_MASTER_0_runtime:00000000 SPI_MASTER_0_runtime
    {standard input}:886    .rodata.SPI_MASTER_0_Config:00000000 SPI_MASTER_0_Config
    {standard input}:841    .data.SPI_MASTER_0_Channel_Config:00000000 SPI_MASTER_0_Channel_Config
    {standard input}:960    .rodata.SPI_MASTER_0_SS_0_Config:00000000 SPI_MASTER_0_SS_0_Config
    {standard input}:805    .rodata.SPI_MASTER_0_SS_0:00000000 SPI_MASTER_0_SS_0
    {standard input}:829    .rodata.SPI_MASTER_0_SCLKOUT_Config:00000000 SPI_MASTER_0_SCLKOUT_Config
    {standard input}:772    .rodata.SPI_MASTER_0_SCLKOUT:00000000 SPI_MASTER_0_SCLKOUT
    {standard input}:822    .bss.SPI_MASTER_0_MISO_Config:00000000 SPI_MASTER_0_MISO_Config
    {standard input}:850    .rodata.SPI_MASTER_0_MISO:00000000 SPI_MASTER_0_MISO
    {standard input}:793    .data.SPI_MASTER_0_MOSI_Config:00000000 SPI_MASTER_0_MOSI_Config
    {standard input}:580    .rodata.SPI_MASTER_0_MOSI:00000000 SPI_MASTER_0_MOSI
    {standard input}:557    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 $d
    {standard input}:569    .rodata.SPI_MASTER_1_SS_0:00000000 $d
    {standard input}:577    .rodata.SPI_MASTER_0_MOSI:00000000 $d
    {standard input}:585    .rodata.SPI_MASTER_2_SS_0_Config:00000000 $d
    {standard input}:598    .data.SPI_MASTER_1_MOSI_Config:00000000 $d
    {standard input}:611    .rodata.SPI_MASTER_2_Config:00000000 $d
    {standard input}:659    .rodata.SPI_MASTER_1_SS_0_Config:00000000 $d
    {standard input}:672    .rodata.SPI_MASTER_2_MISO:00000000 $d
    {standard input}:680    .rodata.SPI_MASTER_2_SCLKOUT:00000000 $d
    {standard input}:688    .rodata.SPI_MASTER_2_MOSI:00000000 $d
    {standard input}:696    .rodata.SPI_MASTER_1_MISO:00000000 $d
    {standard input}:704    .bss.SPI_MASTER_1_MISO_Config:00000000 $d
    {standard input}:711    .data.SPI_MASTER_1:00000000 $d
    {standard input}:720    .data.SPI_MASTER_2:00000000 $d
    {standard input}:729    .data.SPI_MASTER_2_Channel_Config:00000000 $d
    {standard input}:739    .data.SPI_MASTER_1_runtime:00000000 $d
    {standard input}:754    .data.SPI_MASTER_0_runtime:00000000 $d
    {standard input}:769    .rodata.SPI_MASTER_0_SCLKOUT:00000000 $d
    {standard input}:777    .rodata.SPI_MASTER_2_SCLKOUT_Config:00000000 $d
    {standard input}:789    .data.SPI_MASTER_0_MOSI_Config:00000000 $d
    {standard input}:802    .rodata.SPI_MASTER_0_SS_0:00000000 $d
    {standard input}:810    .rodata.SPI_MASTER_2_SS_0:00000000 $d
    {standard input}:818    .bss.SPI_MASTER_0_MISO_Config:00000000 $d
    {standard input}:825    .rodata.SPI_MASTER_0_SCLKOUT_Config:00000000 $d
    {standard input}:837    .data.SPI_MASTER_0_Channel_Config:00000000 $d
    {standard input}:847    .rodata.SPI_MASTER_0_MISO:00000000 $d
    {standard input}:855    .data.SPI_MASTER_2_MOSI_Config:00000000 $d
    {standard input}:868    .data.SPI_MASTER_2_runtime:00000000 $d
    {standard input}:883    .rodata.SPI_MASTER_0_Config:00000000 $d
    {standard input}:931    .rodata.SPI_MASTER_1_SCLKOUT:00000000 $d
    {standard input}:939    .bss.SPI_MASTER_2_MISO_Config:00000000 $d
    {standard input}:946    .data.SPI_MASTER_1_Channel_Config:00000000 $d
    {standard input}:956    .rodata.SPI_MASTER_0_SS_0_Config:00000000 $d
    {standard input}:969    .rodata.SPI_MASTER_1_MOSI:00000000 $d
    {standard input}:977    .rodata.SPI_MASTER_1_Config:00000000 $d
    {standard input}:1025   .data.SPI_MASTER_0:00000000 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Init
XMC_GPIO_Init
XMC_SPI_CH_EnableSlaveSelect
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_TXFIFO_Configure
XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
XMC_USIC_CH_RXFIFO_Configure
XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
SPI_MASTER_lTransmitHandler
SPI_MASTER_lReceiveHandler
