// Seed: 2089616640
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_4;
  tri0 id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire module_0;
  assign id_5 = 1'b0;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_15 = 32'd11
) (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4
    , id_13,
    output wire id_5,
    input wire id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11
);
  defparam id_14.id_15 = 1'b0; module_0(
      id_13, id_13, id_13
  );
endmodule
