{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@69:79@HdlIdDef", "\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_rx.v@72:82", "reg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@68:78", "reg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@67:77", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@71:81", "\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\nreg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;\nreg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;\n\nreg [7:0] xgmii_rxc_d0 = 8'b11111111;\nreg [7:0] xgmii_rxc_d1 = 8'b11111111;\n\n"]], "Diff Content": {"Delete": [[74, "reg [3:0] swap_rxc = 0;\n"]], "Add": [[74, "reg lanes_swapped = 1'b0;\n"], [74, "reg [31:0] swap_rxd = 32'd0;\n"], [74, "reg [3:0] swap_rxc = 4'd0;\n"]]}}