Nothing to build in platform 'design_1_wrapper'

21:26:56 **** Incremental Build of configuration Debug for project spi_divide_sum ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/main.cpp'
'Invoking: ARM v7 g++ compiler'
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp"
'Finished building: ../src/main.cpp'
' '
'Building target: spi_divide_sum.elf'
'Invoking: ARM v7 g++ linker'
arm-none-eabi-g++ -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bsplib/lib -o "spi_divide_sum.elf"  ./src/main.o   -Wl,--start-group,-lxil,-lgcc,-lc,-lstdc++,--end-group
'Finished building target: spi_divide_sum.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size spi_divide_sum.elf  |tee "spi_divide_sum.elf.size"
   text	   data	    bss	    dec	    hex	filename
  55371	   2548	  22632	  80551	  13aa7	spi_divide_sum.elf
'Finished building: spi_divide_sum.elf.size'
' '
21:26:59 **** Incremental Build of configuration Debug for project spi_divide_sum_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 6637 C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/system.bif
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
sdcard_gen --xpfm C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/system.bif --bitstream C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit --elf C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf,ps7_cortexa9_0
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
creating BOOT.BIN using C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
Running G:/TOOLS/Xilinx/Vitis/2023.2/bin/bootgen  -image C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
