INFO-FLOW: Workspace E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original opened at Thu Oct 15 02:00:14 +0800 2020
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.111 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.21 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.413 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./CONV_LAYER/original/directives.tcl 
Execute     set_directive_top -name pe pe 
INFO-FLOW: Setting directive 'TOP' name=pe 
Execute     set_directive_pipeline -II 1 pe/PIPELINE 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_array_partition -type complete -dim 1 pe input_registers 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 pe inner_fifos 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 2 pe input_registers 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type complete -dim 1 pe pe_input_stream 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 2 pe pe_input_stream 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=2 
Execute     set_directive_stream -depth 6 pe inner_fifos 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredinner_fifos depth=6 dim=1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'CONV_LAYER/buf2pe.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling CONV_LAYER/buf2pe.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang.buf2pe.cpp.diag.yml -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E CONV_LAYER/buf2pe.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp > E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang.buf2pe.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang.buf2pe.cpp.err.log 
Command       ap_eval done; 0.197 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top pe -name=pe 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredinner_fifos depth=6 dim=1 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredinner_fifos depth=6 dim=1 
INFO-FLOW: Setting directive 'TOP' name=pe 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=pe 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinner_fifos complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_registers complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredpe_input_stream complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredinner_fifos depth=6 dim=1 
INFO-FLOW: Setting directive 'TOP' name=pe 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/.systemc_flag -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.555 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/all.directive.json -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.037 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.09 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.err.log 
Command         ap_eval done; 1.134 sec.
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.173 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.err.log 
Command         ap_eval done; 0.555 sec.
Command       clang_tidy done; 0.559 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/buf2pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/original/.autopilot/db/clang-tidy.buf2pe.pp.0.cpp.err.log 
