 
****************************************
Report : area
Design : Diffe_TOP
Version: K-2015.06
Date   : Wed Oct  9 23:10:11 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                         5859
Number of nets:                         69114
Number of cells:                        47765
Number of combinational cells:          46028
Number of sequential cells:              1703
Number of macros/black boxes:               0
Number of buf/inv:                       4605
Number of references:                      15

Combinational area:             832041.046782
Buf/Inv area:                    30155.291529
Noncombinational area:           41652.826075
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                873693.872856
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
Diffe_TOP                         873693.8729    100.0     531.8684      0.0000  0.0000  Diffe_TOP
U0_CHECK_2                          3956.0654      0.5    1363.7953   1682.6810  0.0000  CHECK_2
U0_CHECK_2/eq_23                     909.5891      0.1     909.5891      0.0000  0.0000  CHECK_2_DW01_cmp6_0
U0_CLC_R1                         166924.3101     19.1    1523.8265   4970.3807  0.0000  CLC_R1
U0_CLC_R1/div_32                  105587.6458     12.1  105587.6458      0.0000  0.0000  CLC_R1_DW_div_uns_0
U0_CLC_R1/mult_33                  52678.5058      6.0   52678.5058      0.0000  0.0000  CLC_R1_DW02_mult_0
U0_CLC_R1/sub_34                    2163.9513      0.2    2163.9513      0.0000  0.0000  CLC_R1_DW01_sub_0
U0_CLC_R2                         163535.4140     18.7    1496.7624   4970.3807  0.0000  CLC_R2
U0_CLC_R2/div_24                  102225.8138     11.7  102225.8138      0.0000  0.0000  CLC_R2_DW_div_uns_0
U0_CLC_R2/mult_25                  52678.5058      6.0   52678.5058      0.0000  0.0000  CLC_R2_DW02_mult_0
U0_CLC_R2/sub_26                    2163.9513      0.2    2163.9513      0.0000  0.0000  CLC_R2_DW01_sub_0
U0_CONTROLKER                        302.4119      0.0     250.6371     51.7748  0.0000  CONTROLKER
U0_ENCRYPTION_R1                  171479.3157     19.6    4740.9244   8309.8553  0.0000  ENCRYPTION_R1
U0_ENCRYPTION_R1/div_31           102677.6666     11.8  102677.6666      0.0000  0.0000  ENCRYPTION_R1_DW_div_uns_0
U0_ENCRYPTION_R1/mult_32           52678.5058      6.0   52678.5058      0.0000  0.0000  ENCRYPTION_R1_DW02_mult_0
U0_ENCRYPTION_R1/ne_36               908.4124      0.1     908.4124      0.0000  0.0000  ENCRYPTION_R1_DW01_cmp6_0
U0_ENCRYPTION_R1/sub_33             2163.9513      0.2    2163.9513      0.0000  0.0000  ENCRYPTION_R1_DW01_sub_0
U0_ENCRYPTION_R2                  167247.9025     19.1    3073.5404   8309.8553  0.0000  ENCRYPTION_R2
U0_ENCRYPTION_R2/div_30           101022.0497     11.6  101022.0497      0.0000  0.0000  ENCRYPTION_R2_DW_div_uns_0
U0_ENCRYPTION_R2/mult_31           52678.5058      6.0   52678.5058      0.0000  0.0000  ENCRYPTION_R2_DW02_mult_0
U0_ENCRYPTION_R2/sub_32             2163.9513      0.2    2163.9513      0.0000  0.0000  ENCRYPTION_R2_DW01_sub_0
U0_exponentiation                  41639.8830      4.8    1832.1219   3339.4746  0.0000  exponentiation_0
U0_exponentiation/add_27             474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_0_DW01_inc_0
U0_exponentiation/mult_26          35994.0765      4.1   34705.5899      0.0000  0.0000  exponentiation_0_DW02_mult_0
U0_exponentiation/mult_26/FS_1      1288.4865      0.1    1288.4865      0.0000  0.0000  exponentiation_0_DW01_add_0
U1_exponentiation                  41639.8830      4.8    1832.1219   3339.4746  0.0000  exponentiation_1
U1_exponentiation/add_27             474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_1_DW01_inc_0
U1_exponentiation/mult_26          35994.0765      4.1   34705.5899      0.0000  0.0000  exponentiation_1_DW02_mult_0
U1_exponentiation/mult_26/FS_1      1288.4865      0.1    1288.4865      0.0000  0.0000  exponentiation_1_DW01_add_0
U2_exponentiation_r                58218.4093      6.7    1820.3549   3339.4746  0.0000  exponentiation_R_0
U2_exponentiation_r/add_29           474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_R_0_DW01_inc_0
U2_exponentiation_r/mult_28        52584.3698      6.0   52584.3698      0.0000  0.0000  exponentiation_R_0_DW02_mult_0
U3_exponentiation_r                58218.4093      6.7    1820.3549   3339.4746  0.0000  exponentiation_R_1
U3_exponentiation_r/add_29           474.2101      0.1     474.2101      0.0000  0.0000  exponentiation_R_1_DW01_inc_0
U3_exponentiation_r/mult_28        52584.3698      6.0   52584.3698      0.0000  0.0000  exponentiation_R_1_DW02_mult_0
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
Total                                                   832041.0468  41652.8261  0.0000

1
