 
****************************************
Report : qor
Design : NormalAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 13:10:05 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:         10.73
  Critical Path Slack:           7.77
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         98
  Leaf Cell Count:                 33
  Buf/Inv Cell Count:               0
  Buf Cell Count:                   0
  Inv Cell Count:                   0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        33
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      935.423985
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                 18.061531
  -----------------------------------
  Cell Area:               935.423985
  Design Area:             953.485516


  Design Rules
  -----------------------------------
  Total Number of Nets:           128
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.04
  Mapping Optimization:                0.11
  -----------------------------------------
  Overall Compile Time:                0.62
  Overall Compile Wall Clock Time:     0.86

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
