*
!hw/verilog/mips/.
!sim/Makefile
!sim/tests/.
!README
