PER_INTERNAL_OP(composite_extract_0)
PER_INTERNAL_OP(composite_extract_1)
PER_INTERNAL_OP(composite_extract_2)
PER_INTERNAL_OP(composite_extract_3)

PER_INTERNAL_OP(insert_triplet_f32)
PER_INTERNAL_OP(insert_triplet_f64)

PER_INTERNAL_OP(linear_thread_idx)
PER_INTERNAL_OP(block_thread_idx)

PER_INTERNAL_OP(test_stack)
PER_INTERNAL_OP(test_active_mask)
PER_INTERNAL_OP(test_shfl)
PER_INTERNAL_OP(test_list_manager)
PER_INTERNAL_OP(test_node_allocator)
PER_INTERNAL_OP(test_node_allocator_gc_cpu)
PER_INTERNAL_OP(do_nothing)
PER_INTERNAL_OP(refresh_counter)
PER_INTERNAL_OP(test_internal_func_args)

// SPIRV
PER_INTERNAL_OP(workgroupBarrier)
PER_INTERNAL_OP(workgroupMemoryBarrier)
PER_INTERNAL_OP(gridMemoryBarrier)
PER_INTERNAL_OP(localInvocationId)
PER_INTERNAL_OP(globalInvocationId)
PER_INTERNAL_OP(vkGlobalThreadIdx)
PER_INTERNAL_OP(subgroupBarrier)
PER_INTERNAL_OP(subgroupMemoryBarrier)
PER_INTERNAL_OP(subgroupElect)
PER_INTERNAL_OP(subgroupBroadcast)
PER_INTERNAL_OP(subgroupShuffle)
PER_INTERNAL_OP(subgroupShuffleDown)
PER_INTERNAL_OP(subgroupShuffleUp)
PER_INTERNAL_OP(subgroupBallotU32)
PER_INTERNAL_OP(subgroupBallotU64)
PER_INTERNAL_OP(subgroupSize)
PER_INTERNAL_OP(subgroupInvocationId)
// subgroupAdd / subgroupMul / subgroupMin / subgroupMax / subgroupAnd / subgroupOr / subgroupXor and subgroupInclusive*
// / subgroupExclusive* removed: use portable frontend subgroup reductions instead.
// / `subgroup.exclusive_add` (and equivalents), implemented as `@qd.func` Hillis-Steele scans on top of
// `subgroupShuffleDown` / `subgroupShuffleUp` / `subgroupShuffle`, which work on all backends.
PER_INTERNAL_OP(spirv_clock_i64)

// CUDA
PER_INTERNAL_OP(cuda_clock_i64)
PER_INTERNAL_OP(block_barrier)
PER_INTERNAL_OP(block_barrier_and_i32)
PER_INTERNAL_OP(block_barrier_or_i32)
PER_INTERNAL_OP(block_barrier_count_i32)
PER_INTERNAL_OP(block_mem_fence)
PER_INTERNAL_OP(grid_mem_fence)
PER_INTERNAL_OP(cuda_all_sync_i32)
PER_INTERNAL_OP(cuda_any_sync_i32)
PER_INTERNAL_OP(cuda_uni_sync_i32)
PER_INTERNAL_OP(cuda_ballot_i32)
PER_INTERNAL_OP(cuda_shfl_sync_i32)
PER_INTERNAL_OP(cuda_shfl_sync_f32)
PER_INTERNAL_OP(cuda_shfl_up_sync_i32)
PER_INTERNAL_OP(cuda_shfl_up_sync_f32)
PER_INTERNAL_OP(cuda_shfl_down_sync_i32)
PER_INTERNAL_OP(cuda_shfl_down_sync_f32)
PER_INTERNAL_OP(cuda_shfl_xor_sync_i32)
PER_INTERNAL_OP(cuda_match_any_sync_i32)
PER_INTERNAL_OP(cuda_match_all_sync_i32)
PER_INTERNAL_OP(cuda_active_mask)
// Find-n-th-set-bit fast path for qd.math.fns, lowered to a single PTX `fns.b32` instruction via inline asm
// (`__nv_fns` is *not* in the slim libdevice.10.bc we ship). Non-CUDA frontends should lower to a portable
// 32-iteration scan over bit positions, which each backend can fully unroll.
PER_INTERNAL_OP(cuda_fns_u32)
PER_INTERNAL_OP(warp_barrier)

// AMDGPU
PER_INTERNAL_OP(amdgpu_clock_i64)

// CPU
PER_INTERNAL_OP(cpu_clock_i64)
