<profile>

<ReportVersion>
<Version>2022.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu55c-fsvh2892-2L-e</Part>
<TopModelName>gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4</TopModelName>
<TargetClockPeriod>9.00</TargetClockPeriod>
<ClockUncertainty>2.43</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>3.258</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>786434</Best-caseLatency>
<Average-caseLatency>786434</Average-caseLatency>
<Worst-caseLatency>786434</Worst-caseLatency>
<Best-caseRealTimeLatency>7.078 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>7.078 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>7.078 ms</Worst-caseRealTimeLatency>
<Interval-min>786434</Interval-min>
<Interval-max>786434</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_49_4>
<Slack>6.57</Slack>
<TripCount>786432</TripCount>
<Latency>786432</Latency>
<AbsoluteTimeLatency>7077888</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_49_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>43</FF>
<LUT>4430</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9024</DSP>
<FF>2607360</FF>
<LUT>1303680</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>gru_stack_single&lt;ap_fixed,ap_fixed,ap_fixed,config12&gt;_Pipeline_VITIS_LOOP_49_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>param_zr_com_V_address0</name>
<Object>param_zr_com_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>param_zr_com_V_ce0</name>
<Object>param_zr_com_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>param_zr_com_V_we0</name>
<Object>param_zr_com_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1536</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>param_zr_com_V_d0</name>
<Object>param_zr_com_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12288</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_V_address0</name>
<Object>wr12_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_V_ce0</name>
<Object>wr12_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_V_q0</name>
<Object>wr12_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
