{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720976640935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720976640942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 10:04:00 2024 " "Processing started: Sun Jul 14 10:04:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720976640942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976640942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dnn -c dnn " "Command: quartus_map --read_settings_files=on --write_settings_files=off dnn -c dnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976640943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720976643651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720976643651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordcopy.sv 1 1 " "Found 1 design units, including 1 entities, in source file wordcopy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordcopy " "Found entity 1: wordcopy" {  } { { "wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/wordcopy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon " "Found entity 1: vga_avalon" {  } { { "vga_avalon.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/dnn_accel_system.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/dnn_accel_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system " "Found entity 1: dnn_accel_system" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_irq_mapper " "Found entity 1: dnn_accel_system_irq_mapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659329 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659421 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659421 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659421 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659421 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_007_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659482 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_007 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_007" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_005_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659491 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_005 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_005" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_004_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659503 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_004 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_004" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_003_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659516 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_003 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_002_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659526 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_002 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720976659531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659535 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router " "Found entity 2: dnn_accel_system_mm_interconnect_0_router" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/wordcopy.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/wordcopy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordcopy " "Found entity 1: wordcopy" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/vga_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/vga_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon " "Found entity 1: vga_avalon" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "dnn_accel_system/synthesis/submodules/vga_address_translator.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "dnn_accel_system/synthesis/submodules/vga_controller.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "dnn_accel_system/synthesis/submodules/vga_pll.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_pll_0 " "Found entity 1: dnn_accel_system_pll_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_pio_0 " "Found entity 1: dnn_accel_system_pio_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_onchip_memory2_0 " "Found entity 1: dnn_accel_system_onchip_memory2_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: dnn_accel_system_nios2_qsys_0_register_bank_a_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: dnn_accel_system_nios2_qsys_0_register_bank_b_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: dnn_accel_system_nios2_qsys_0_nios2_oci_debug" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: dnn_accel_system_nios2_qsys_0_nios2_ocimem" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "6 dnn_accel_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: dnn_accel_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "7 dnn_accel_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: dnn_accel_system_nios2_qsys_0_nios2_oci_break" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "8 dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "9 dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "10 dnn_accel_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: dnn_accel_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "11 dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "12 dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "13 dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "14 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "15 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "16 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "17 dnn_accel_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: dnn_accel_system_nios2_qsys_0_nios2_oci_pib" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "18 dnn_accel_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: dnn_accel_system_nios2_qsys_0_nios2_oci_im" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "19 dnn_accel_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: dnn_accel_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "20 dnn_accel_system_nios2_qsys_0_nios2_oci " "Found entity 20: dnn_accel_system_nios2_qsys_0_nios2_oci" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""} { "Info" "ISGN_ENTITY_NAME" "21 dnn_accel_system_nios2_qsys_0 " "Found entity 21: dnn_accel_system_nios2_qsys_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_oci_test_bench " "Found entity 1: dnn_accel_system_nios2_qsys_0_oci_test_bench" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_test_bench " "Found entity 1: dnn_accel_system_nios2_qsys_0_test_bench" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: dnn_accel_system_new_sdram_controller_0_input_efifo_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659801 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_new_sdram_controller_0 " "Found entity 2: dnn_accel_system_new_sdram_controller_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: dnn_accel_system_jtag_uart_0_sim_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659822 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_jtag_uart_0_scfifo_w " "Found entity 2: dnn_accel_system_jtag_uart_0_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659822 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: dnn_accel_system_jtag_uart_0_sim_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659822 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_jtag_uart_0_scfifo_r " "Found entity 4: dnn_accel_system_jtag_uart_0_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659822 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_jtag_uart_0 " "Found entity 5: dnn_accel_system_jtag_uart_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dot.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dot " "Found entity 1: dot" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn " "Found entity 1: dnn" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rounder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rounder " "Found entity 1: rounder" {  } { { "rounder.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/rounder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976659868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976659868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at dnn_accel_system_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at dnn_accel_system_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at dnn_accel_system_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at dnn_accel_system_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659880 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659898 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659898 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1720976659904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dnn " "Elaborating entity \"dnn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720976660591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system dnn_accel_system:sys " "Elaborating entity \"dnn_accel_system\" for hierarchy \"dnn_accel_system:sys\"" {  } { { "dnn.sv" "sys" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot dnn_accel_system:sys\|dot:dot_product_acc_0 " "Elaborating entity \"dot\" for hierarchy \"dnn_accel_system:sys\|dot:dot_product_acc_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "dot_product_acc_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(14) " "Verilog HDL assignment warning at dot.sv(14): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(15) " "Verilog HDL assignment warning at dot.sv(15): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(16) " "Verilog HDL assignment warning at dot.sv(16): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(17) " "Verilog HDL assignment warning at dot.sv(17): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(18) " "Verilog HDL assignment warning at dot.sv(18): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(19) " "Verilog HDL assignment warning at dot.sv(19): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(20) " "Verilog HDL assignment warning at dot.sv(20): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(21) " "Verilog HDL assignment warning at dot.sv(21): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(22) " "Verilog HDL assignment warning at dot.sv(22): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(23) " "Verilog HDL assignment warning at dot.sv(23): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(24) " "Verilog HDL assignment warning at dot.sv(24): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(25) " "Verilog HDL assignment warning at dot.sv(25): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(26) " "Verilog HDL assignment warning at dot.sv(26): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(27) " "Verilog HDL assignment warning at dot.sv(27): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(28) " "Verilog HDL assignment warning at dot.sv(28): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660697 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(29) " "Verilog HDL assignment warning at dot.sv(29): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(30) " "Verilog HDL assignment warning at dot.sv(30): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(31) " "Verilog HDL assignment warning at dot.sv(31): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(32) " "Verilog HDL assignment warning at dot.sv(32): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(33) " "Verilog HDL assignment warning at dot.sv(33): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 dot.sv(34) " "Verilog HDL assignment warning at dot.sv(34): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660698 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dot.sv(204) " "Verilog HDL assignment warning at dot.sv(204): truncated value with size 64 to match size of target (32)" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976660700 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dot.sv(140) " "Verilog HDL Case Statement information at dot.sv(140): all case item expressions in this case statement are onehot" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720976660700 "|dnn|dnn_accel_system:sys|dot:dot_product_acc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dnn_accel_system:sys\|dot:dot_product_acc_0\|multiplier:multiplier_inst " "Elaborating entity \"multiplier\" for hierarchy \"dnn_accel_system:sys\|dot:dot_product_acc_0\|multiplier:multiplier_inst\"" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "multiplier_inst" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounder dnn_accel_system:sys\|dot:dot_product_acc_0\|rounder:rounder_inst " "Elaborating entity \"rounder\" for hierarchy \"dnn_accel_system:sys\|dot:dot_product_acc_0\|rounder:rounder_inst\"" {  } { { "dnn_accel_system/synthesis/submodules/dot.sv" "rounder_inst" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dot.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"dnn_accel_system_jtag_uart_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "jtag_uart_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0_scfifo_w dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w " "Elaborating entity \"dnn_accel_system_jtag_uart_0_scfifo_w\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "the_dnn_accel_system_jtag_uart_0_scfifo_w" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976660837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "wfifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976661212 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976661212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976661718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976661718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0_scfifo_r dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_r:the_dnn_accel_system_jtag_uart_0_scfifo_r " "Elaborating entity \"dnn_accel_system_jtag_uart_0_scfifo_r\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_r:the_dnn_accel_system_jtag_uart_0_scfifo_r\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "the_dnn_accel_system_jtag_uart_0_scfifo_r" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976661786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "dnn_accel_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976662315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976662350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976662350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976662350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976662350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976662350 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976662350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_new_sdram_controller_0 dnn_accel_system:sys\|dnn_accel_system_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"dnn_accel_system_new_sdram_controller_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "new_sdram_controller_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_new_sdram_controller_0_input_efifo_module dnn_accel_system:sys\|dnn_accel_system_new_sdram_controller_0:new_sdram_controller_0\|dnn_accel_system_new_sdram_controller_0_input_efifo_module:the_dnn_accel_system_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"dnn_accel_system_new_sdram_controller_0_input_efifo_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_new_sdram_controller_0:new_sdram_controller_0\|dnn_accel_system_new_sdram_controller_0_input_efifo_module:the_dnn_accel_system_new_sdram_controller_0_input_efifo_module\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" "the_dnn_accel_system_new_sdram_controller_0_input_efifo_module" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0 dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"dnn_accel_system_nios2_qsys_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "nios2_qsys_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_test_bench dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_test_bench:the_dnn_accel_system_nios2_qsys_0_test_bench " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_test_bench\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_test_bench:the_dnn_accel_system_nios2_qsys_0_test_bench\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_test_bench" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_register_bank_a_module dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "dnn_accel_system_nios2_qsys_0_register_bank_a" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976663884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dnn_accel_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"dnn_accel_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664082 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976664082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4o1 " "Found entity 1: altsyncram_d4o1" {  } { { "db/altsyncram_d4o1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_d4o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976664182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976664182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4o1 dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d4o1:auto_generated " "Elaborating entity \"altsyncram_d4o1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_a_module:dnn_accel_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_register_bank_b_module dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "dnn_accel_system_nios2_qsys_0_register_bank_b" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dnn_accel_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"dnn_accel_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976664696 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976664696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4o1 " "Found entity 1: altsyncram_e4o1" {  } { { "db/altsyncram_e4o1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_e4o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976664783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976664783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e4o1 dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e4o1:auto_generated " "Elaborating entity \"altsyncram_e4o1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_register_bank_b_module:dnn_accel_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976664791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_debug dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_debug:the_dnn_accel_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665320 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976665320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_ocimem dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_ocimem" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "dnn_accel_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dnn_accel_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"dnn_accel_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976665447 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976665447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bg1 " "Found entity 1: altsyncram_0bg1" {  } { { "db/altsyncram_0bg1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_0bg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976665543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976665543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bg1 dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated " "Elaborating entity \"altsyncram_0bg1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976665552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_avalon_reg dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_avalon_reg:the_dnn_accel_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_avalon_reg:the_dnn_accel_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_break dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_break:the_dnn_accel_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_break:the_dnn_accel_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_break" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk:the_dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk:the_dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_itrace dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_itrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_itrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace\|dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode:dnn_accel_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace:the_dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace\|dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode:dnn_accel_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "dnn_accel_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_fifo dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_oci_test_bench dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_oci_test_bench:the_dnn_accel_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_fifo:the_dnn_accel_system_nios2_qsys_0_nios2_oci_fifo\|dnn_accel_system_nios2_qsys_0_oci_test_bench:the_dnn_accel_system_nios2_qsys_0_oci_test_bench\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_oci_test_bench" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666410 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "dnn_accel_system_nios2_qsys_0_oci_test_bench " "Entity \"dnn_accel_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_oci_test_bench" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1720976666412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_pib dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_pib:the_dnn_accel_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_pib:the_dnn_accel_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_nios2_oci_im dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_im:the_dnn_accel_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_oci_im:the_dnn_accel_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_nios2_oci_im" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666725 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976666725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper:the_dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_onchip_memory2_0 dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"dnn_accel_system_onchip_memory2_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "onchip_memory2_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dnn_accel_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"dnn_accel_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976666864 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976666864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8o1 " "Found entity 1: altsyncram_h8o1" {  } { { "db/altsyncram_h8o1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_h8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976666960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976666960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8o1 dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h8o1:auto_generated " "Elaborating entity \"altsyncram_h8o1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976666967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_pio_0 dnn_accel_system:sys\|dnn_accel_system_pio_0:pio_0 " "Elaborating entity \"dnn_accel_system_pio_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_pio_0:pio_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "pio_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_pll_0 dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0 " "Elaborating entity \"dnn_accel_system_pll_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "pll_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "altera_pll_i" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667489 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720976667526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667550 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976667550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon dnn_accel_system:sys\|vga_avalon:vga " "Elaborating entity \"vga_avalon\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "vga" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667569 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata vga_avalon.sv(3) " "Output port \"readdata\" at vga_avalon.sv(3) has no driver" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720976667570 "|dnn|dnn_accel_system:sys|vga_avalon:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga " "Elaborating entity \"vga_adapter\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\"" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "vga" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.sv" "user_input_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "VideoMemory" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory " "Instantiated megafunction \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976667646 ""}  } { { "vga_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976667646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7k1 " "Found entity 1: altsyncram_g7k1" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_g7k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976667764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976667764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7k1 dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated " "Elaborating entity \"altsyncram_g7k1\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976667898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976667898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_g7k1.tdf" "decode2" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_g7k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976667906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976667996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976667996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_g7k1.tdf" "rden_decode_b" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_g7k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976668113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976668113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|mux_7hb:mux3 " "Elaborating entity \"mux_7hb\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|mux_7hb:mux3\"" {  } { { "db/altsyncram_g7k1.tdf" "mux3" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_g7k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\"" {  } { { "vga_adapter.sv" "mypll" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976668289 ""}  } { { "vga_pll.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976668289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976668365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976668365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/totally_legal_version_of_quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_controller:controller\"" {  } { { "vga_adapter.sv" "controller" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordcopy dnn_accel_system:sys\|wordcopy:word_copy_acc_0 " "Elaborating entity \"wordcopy\" for hierarchy \"dnn_accel_system:sys\|wordcopy:word_copy_acc_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "word_copy_acc_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wordcopy.sv(18) " "Verilog HDL assignment warning at wordcopy.sv(18): truncated value with size 32 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(19) " "Verilog HDL assignment warning at wordcopy.sv(19): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(20) " "Verilog HDL assignment warning at wordcopy.sv(20): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(21) " "Verilog HDL assignment warning at wordcopy.sv(21): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(22) " "Verilog HDL assignment warning at wordcopy.sv(22): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(23) " "Verilog HDL assignment warning at wordcopy.sv(23): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668419 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(24) " "Verilog HDL assignment warning at wordcopy.sv(24): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(25) " "Verilog HDL assignment warning at wordcopy.sv(25): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(26) " "Verilog HDL assignment warning at wordcopy.sv(26): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(27) " "Verilog HDL assignment warning at wordcopy.sv(27): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(28) " "Verilog HDL assignment warning at wordcopy.sv(28): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 wordcopy.sv(29) " "Verilog HDL assignment warning at wordcopy.sv(29): truncated value with size 6 to match size of target (5)" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720976668420 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordcopy.sv(110) " "Verilog HDL Case Statement information at wordcopy.sv(110): all case item expressions in this case statement are onehot" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720976668421 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slave_readdata wordcopy.sv(5) " "Output port \"slave_readdata\" at wordcopy.sv(5) has no driver" {  } { { "dnn_accel_system/synthesis/submodules/wordcopy.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/wordcopy.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720976668425 "|dnn|dnn_accel_system:sys|wordcopy:word_copy_acc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "mm_interconnect_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dot_product_acc_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dot_product_acc_0_avalon_master_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "dot_product_acc_0_avalon_master_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976668979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avalon_slave_0_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "vga_avalon_slave_0_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:word_copy_acc_0_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:word_copy_acc_0_slave_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "word_copy_acc_0_slave_translator" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dot_product_acc_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dot_product_acc_0_avalon_master_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "dot_product_acc_0_avalon_master_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:word_copy_acc_0_avalon_master_1_1_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:word_copy_acc_0_avalon_master_1_1_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "word_copy_acc_0_avalon_master_1_1_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\|dnn_accel_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\|dnn_accel_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_002 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_002\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_002" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976669948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_002_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\|dnn_accel_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\|dnn_accel_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_003 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_003\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_003:router_003\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_003" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_003_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_003:router_003\|dnn_accel_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_003:router_003\|dnn_accel_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_004 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_004\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_004" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_004_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\|dnn_accel_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\|dnn_accel_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_005 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_005\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_005:router_005\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_005" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_005_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_005:router_005\|dnn_accel_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_005:router_005\|dnn_accel_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_007 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_007\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_007" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_007_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\|dnn_accel_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\|dnn_accel_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_demux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_demux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_demux_002 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_demux_003 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_mux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_mux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "save_grant dnn_accel_system_mm_interconnect_0_cmd_mux.sv(252) " "Verilog HDL or VHDL warning at dnn_accel_system_mm_interconnect_0_cmd_mux.sv(252): object \"save_grant\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720976670453 "|dnn|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_mux_001 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_mux_003 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "save_grant dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv(238) " "Verilog HDL or VHDL warning at dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv(238): object \"save_grant\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720976670542 "|dnn|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_demux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_demux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_mux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_mux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_mux_002 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_mux_003 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720976670917 "|dnn|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720976670918 "|dnn|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720976670919 "|dnn|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976670993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_irq_mapper dnn_accel_system:sys\|dnn_accel_system_irq_mapper:irq_mapper " "Elaborating entity \"dnn_accel_system_irq_mapper\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_irq_mapper:irq_mapper\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "irq_mapper" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dnn_accel_system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "rst_controller" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dnn_accel_system:sys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller_001\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "rst_controller_001" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn_accel_system/synthesis/dnn_accel_system.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976671270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_vdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_vdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_vdn " "Found entity 1: sld_ela_trigger_vdn" {  } { { "db/sld_ela_trigger_vdn.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/sld_ela_trigger_vdn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976676691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976676691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_dnn_dot_acc_1_9d07.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_dnn_dot_acc_1_9d07.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_dnn_dot_acc_1_9d07 " "Found entity 1: sld_reserved_dnn_dot_acc_1_9d07" {  } { { "db/sld_reserved_dnn_dot_acc_1_9d07.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/sld_reserved_dnn_dot_acc_1_9d07.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976679038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976679038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l84 " "Found entity 1: altsyncram_3l84" {  } { { "db/altsyncram_3l84.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_3l84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976755090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976755090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976755702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976755702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976755928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976755928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_1ci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976756251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976756251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976756343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976756343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976756551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976756551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976756887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976756887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976756985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976756985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976757171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976757171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976757270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976757270 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "dot_acc " "Analysis and Synthesis generated Signal Tap or debug node instance \"dot_acc\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976758322 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720976758844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.14.10:06:05 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl " "2024.07.14.10:06:05 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976765150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976768863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976769094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976773920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976774053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976774177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976774343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976774349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976774350 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720976775069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1f31ec1/alt_sld_fab.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976775803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976775803 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720976782358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1720976782358 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720976782358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976782401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720976782401 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720976782401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720976782465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976782465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720976790175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720976791983 "|dnn|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720976791983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976792355 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "461 " "461 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720976794092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:dot_acc " "Timing-Driven Synthesis is running on partition \"sld_signaltap:dot_acc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976798763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976807300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/totally_legal_version_of_quartus/project/machine-learning/output_files/dnn.map.smsg " "Generated suppressed messages file C:/totally_legal_version_of_quartus/project/machine-learning/output_files/dnn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976808647 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "dot_acc 1133 " "Successfully connected in-system debug instance \"dot_acc\" to all 1133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1720976814341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 4 0 0 " "Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720976814701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720976814701 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1720976815724 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1720976815724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dnn.sv" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/dnn.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720976816631 "|dnn|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720976816631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12251 " "Implemented 12251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11313 " "Implemented 11313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_RAMS" "790 " "Implemented 790 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720976816661 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1720976816661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720976816661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720976816837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 10:06:56 2024 " "Processing ended: Sun Jul 14 10:06:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720976816837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720976816837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720976816837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720976816837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720976818727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720976818735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 10:06:58 2024 " "Processing started: Sun Jul 14 10:06:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720976818735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720976818735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dnn -c dnn " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dnn -c dnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720976818737 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720976818949 ""}
{ "Info" "0" "" "Project  = dnn" {  } {  } 0 0 "Project  = dnn" 0 0 "Fitter" 0 0 1720976818950 ""}
{ "Info" "0" "" "Revision = dnn" {  } {  } 0 0 "Revision = dnn" 0 0 "Fitter" 0 0 1720976818950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720976819543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720976819544 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dnn 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dnn\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720976819711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720976819785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720976819785 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1720976819980 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/totally_legal_version_of_quartus/project/machine-learning/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1720976819980 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1720976820003 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|ram_block1a72 " "Atom \"dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_g7k1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1720976820055 "|dnn|dnn_accel_system:sys|vga_avalon:vga|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_g7k1:auto_generated|ram_block1a72"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1720976820055 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720976820798 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720976822443 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720976823146 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1720976836071 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1720976836463 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1720976836463 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 6605 global CLKCTRL_G6 " "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 6605 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720976836771 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G3 " "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720976836771 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G4 " "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720976836771 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 112 global CLKCTRL_G9 " "dnn_accel_system:sys\|vga_avalon:vga\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 112 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720976836771 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3767 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 3767 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1720976836771 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720976836771 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720976836771 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720976836772 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720976838608 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1720976838608 ""}
{ "Info" "ISTA_SDC_FOUND" "2022w1-lab4-update1/settings/timing.sdc " "Reading SDC File: '2022w1-lab4-update1/settings/timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720976838692 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720976838698 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1720976838698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1720976838699 ""}
{ "Info" "ISTA_SDC_FOUND" "dnn_accel_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dnn_accel_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720976838702 ""}
{ "Info" "ISTA_SDC_FOUND" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.sdc " "Reading SDC File: 'dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720976838736 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720976838824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1720976838824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720976839052 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1720976839058 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  40.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720976839058 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720976839058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720976839537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720976839558 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720976839725 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720976839725 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1720976839725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720976839725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720976839775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720976839782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720976839809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720976841592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720976841609 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720976841609 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720976841609 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1720976841609 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720976841609 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/totally_legal_version_of_quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720976842455 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720976842455 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720976842459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720976849277 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1720976852289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720976878982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720976900178 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720976919075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720976919075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720976926537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.5% " "4e+03 ns of routing delay (approximately 2.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1720976943319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/totally_legal_version_of_quartus/project/machine-learning/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720976947087 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720976947087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720976964538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720976964538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720976964545 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.47 " "Total time spent on timing analysis during the Fitter is 31.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720976975523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720976975749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720976985000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720976985008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720976993402 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:36 " "Fitter post-fit operations ending: elapsed time is 00:00:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720977011403 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720977012178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/totally_legal_version_of_quartus/project/machine-learning/output_files/dnn.fit.smsg " "Generated suppressed messages file C:/totally_legal_version_of_quartus/project/machine-learning/output_files/dnn.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720977013397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 135 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7169 " "Peak virtual memory: 7169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720977018704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 10:10:18 2024 " "Processing ended: Sun Jul 14 10:10:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720977018704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:20 " "Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720977018704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:01 " "Total CPU time (on all processors): 00:05:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720977018704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720977018704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720977020383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720977020389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 10:10:20 2024 " "Processing started: Sun Jul 14 10:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720977020389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720977020389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dnn -c dnn " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dnn -c dnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720977020389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720977022690 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720977035641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720977036475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 10:10:36 2024 " "Processing ended: Sun Jul 14 10:10:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720977036475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720977036475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720977036475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720977036475 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720977037255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720977038185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720977038190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 14 10:10:37 2024 " "Processing started: Sun Jul 14 10:10:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720977038190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720977038190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dnn -c dnn " "Command: quartus_sta dnn -c dnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720977038190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720977038350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720977040737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720977040737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977040792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977040792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720977042333 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1720977042333 ""}
{ "Info" "ISTA_SDC_FOUND" "2022w1-lab4-update1/settings/timing.sdc " "Reading SDC File: '2022w1-lab4-update1/settings/timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720977042485 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720977042492 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977042492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1720977042492 ""}
{ "Info" "ISTA_SDC_FOUND" "dnn_accel_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dnn_accel_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720977042496 ""}
{ "Info" "ISTA_SDC_FOUND" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.sdc " "Reading SDC File: 'dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720977042539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977042647 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720977042647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977042855 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720977042868 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720977042907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.094 " "Worst-case setup slack is 7.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.094               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.094               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 altera_reserved_tck  " "    9.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.792               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.792               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977043570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 altera_reserved_tck  " "    0.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.434               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977043777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.255 " "Worst-case recovery slack is 14.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.255               0.000 altera_reserved_tck  " "   14.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.408               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   14.408               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.857               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.857               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977043858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.358               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 altera_reserved_tck  " "    0.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.571               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977043932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.763               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.763               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLOCK_50  " "    9.900               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.656               0.000 altera_reserved_tck  " "   15.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.764               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.764               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977043957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977043957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.874 ns " "Worst Case Available Settling Time: 18.874 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977044285 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977044285 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720977044293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720977044377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720977055054 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977055860 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720977055860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977055885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.907 " "Worst-case setup slack is 6.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.907               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.907               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 altera_reserved_tck  " "    9.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.021               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.021               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977056157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.095               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 altera_reserved_tck  " "    0.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.413               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977056249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.365 " "Worst-case recovery slack is 14.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.365               0.000 altera_reserved_tck  " "   14.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.633               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   14.633               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.099               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.099               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977056288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.285 " "Worst-case removal slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 altera_reserved_tck  " "    0.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.482               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977056319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.742               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.742               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLOCK_50  " "    9.926               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.647               0.000 altera_reserved_tck  " "   15.647               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.743               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.743               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977056334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977056334 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.909 ns " "Worst Case Available Settling Time: 18.909 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977056466 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977056466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720977056474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720977056795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720977067311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977068155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720977068155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977068175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.745 " "Worst-case setup slack is 11.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.745               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.745               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.308               0.000 altera_reserved_tck  " "   12.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.135               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.135               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977068269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.083               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altera_reserved_tck  " "    0.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977068355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.454 " "Worst-case recovery slack is 15.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.454               0.000 altera_reserved_tck  " "   15.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.318               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   16.318               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.392               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.392               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977068385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.251 " "Worst-case removal slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.251               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.075               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977068420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.883               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.883               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_50  " "    9.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.283               0.000 altera_reserved_tck  " "   15.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977068435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977068435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.263 ns " "Worst Case Available Settling Time: 19.263 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977068576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977068576 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720977068584 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: sys\|nios2_qsys_0\|the_dnn_accel_system_nios2_qsys_0_nios2_oci\|the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: dnn_accel_system:sys\|dnn_accel_system_nios2_qsys_0:nios2_qsys_0\|dnn_accel_system_nios2_qsys_0_nios2_oci:the_dnn_accel_system_nios2_qsys_0_nios2_oci\|dnn_accel_system_nios2_qsys_0_nios2_ocimem:the_dnn_accel_system_nios2_qsys_0_nios2_ocimem\|dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module:dnn_accel_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0bg1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720977069305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720977069305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977069340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.823 " "Worst-case setup slack is 12.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.823               0.000 altera_reserved_tck  " "   12.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.903               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.903               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.692               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.692               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977069444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.045               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 altera_reserved_tck  " "    0.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977069529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.650 " "Worst-case recovery slack is 15.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.650               0.000 altera_reserved_tck  " "   15.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.693               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   16.693               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.852               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.852               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977069559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.183 " "Worst-case removal slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 altera_reserved_tck  " "    0.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.914               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977069589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.883               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.883               0.000 sys\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_50  " "    9.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.260               0.000 altera_reserved_tck  " "   15.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 sys\|vga\|vga\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720977069603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720977069603 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.329 ns " "Worst Case Available Settling Time: 19.329 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720977069729 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720977069729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720977072297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720977072300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5548 " "Peak virtual memory: 5548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720977072507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 14 10:11:12 2024 " "Processing ended: Sun Jul 14 10:11:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720977072507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720977072507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720977072507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720977072507 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 250 s " "Quartus Prime Full Compilation was successful. 0 errors, 250 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720977073473 ""}
