

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 03:05:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  777078317|  777078317|  7.771 sec|  7.771 sec|  777078317|  777078317|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                              |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1             |  775972380|  775972380|  51731492|          -|          -|     15|        no|
        | + VITIS_LOOP_32_2            |   51731490|   51731490|   3448766|          -|          -|     15|        no|
        |  ++ VITIS_LOOP_32_2.1        |      14112|      14112|         1|          -|          -|  14112|        no|
        |  ++ VITIS_LOOP_106_1         |     156640|     156640|      4895|          -|          -|     32|        no|
        |   +++ VITIS_LOOP_107_2       |       4893|       4893|       233|          -|          -|     21|        no|
        |    ++++ VITIS_LOOP_108_3     |        231|        231|        11|          -|          -|     21|        no|
        |  ++ VITIS_LOOP_48_4          |    3276716|    3276716|    192748|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_49_5        |     192746|     192746|     11338|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_52_6      |      11335|      11335|      2267|          -|          -|      5|        no|
        |     +++++ VITIS_LOOP_53_7    |       2265|       2265|       453|          -|          -|      5|        no|
        |      ++++++ VITIS_LOOP_61_8  |        451|        451|        14|          -|          -|     32|        no|
        |  ++ VITIS_LOOP_128_2         |       1003|       1003|        59|          -|          -|     17|        no|
        |   +++ VITIS_LOOP_129_3       |         51|         51|         3|          -|          -|     17|        no|
        |  ++ VITIS_LOOP_32_2.5        |        289|        289|         1|          -|          -|    289|        no|
        |- VITIS_LOOP_79_10            |    1105935|    1105935|      4337|          -|          -|    255|        no|
        | + VITIS_LOOP_80_11           |       4335|       4335|        17|          -|          -|    255|        no|
        +------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 48 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 
18 --> 19 37 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 22 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 23 
37 --> 38 47 
38 --> 39 
39 --> 40 42 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 37 
47 --> 47 3 
48 --> 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 66 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 68 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 69 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 70 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 71 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 74 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 75 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 76 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_79_10" [src/conv3.cpp:31]   --->   Operation 77 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:31]   --->   Operation 79 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 81 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 82 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%yr = alloca i32 1"   --->   Operation 83 'alloca' 'yr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i15.i15, i15 %conv3_biases_0_0_val_read, i15 0" [src/conv3.cpp:82]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i30 %shl_ln" [src/conv3.cpp:79]   --->   Operation 85 'sext' 'sext_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i30 %shl_ln" [src/conv3.cpp:82]   --->   Operation 86 'sext' 'sext_ln82_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 0, i8 %yr" [src/conv3.cpp:79]   --->   Operation 87 'store' 'store_ln79' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 88 'br' 'br_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %VITIS_LOOP_32_2.split, i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit" [src/conv3.cpp:32]   --->   Operation 89 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 90 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 91 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc97" [src/conv3.cpp:32]   --->   Operation 92 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/conv3.cpp:32]   --->   Operation 94 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln104 = br void %memset.loop.i" [src/conv3.cpp:104->src/conv3.cpp:42]   --->   Operation 95 'br' 'br_ln104' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 96 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 97 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty = phi i14 0, void %for.body4.split, i14 %empty_78, void %memset.loop.i.split"   --->   Operation 98 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.83ns)   --->   "%exitcond273 = icmp_eq  i14 %empty, i14 14112"   --->   Operation 99 'icmp' 'exitcond273' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.83ns)   --->   "%empty_78 = add i14 %empty, i14 1"   --->   Operation 100 'add' 'empty_78' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond273, void %memset.loop.i.split, void %VITIS_LOOP_107_2.i.preheader"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14112, i64 14112, i64 14112"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast56 = zext i14 %empty"   --->   Operation 103 'zext' 'p_cast56' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast56"   --->   Operation 104 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %input_fm_buffer_addr"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!exitcond273)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond273)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 107 'br' 'br_ln106' <Predicate = (exitcond273)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%nin = phi i6 %add_ln106, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 108 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln106_2, void %for.inc25.i, i10 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 109 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%phi_mul49 = phi i23 %add_ln106_1, void %for.inc25.i, i23 0, void %VITIS_LOOP_107_2.i.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 110 'phi' 'phi_mul49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.92ns)   --->   "%add_ln106_1 = add i23 %phi_mul49, i23 260100" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 111 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln106_2 = add i10 %phi_mul, i10 21" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 112 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i6 %nin, i6 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 113 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln106 = add i6 %nin, i6 1" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 114 'add' 'add_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_107_2.i.split, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 115 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 117 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i23 %phi_mul49" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 118 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.08ns)   --->   "%add_ln115 = add i64 %zext_ln107, i64 %input_ftmap_read" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 119 'add' 'add_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 120 'br' 'br_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_5 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln0 = br void %VITIS_LOOP_49_5"   --->   Operation 121 'br' 'br_ln0' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln107, void %for.inc22.i, i5 0, void %VITIS_LOOP_107_2.i.split" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 122 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %by" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 123 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln115_3 = add i10 %phi_mul, i10 %zext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 124 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %add_ln115_3" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 125 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (2.11ns)   --->   "%mul_ln107 = mul i14 %zext_ln107_1, i14 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 126 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %by" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 127 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 128 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %by, i5 1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 129 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_3.i.split, void %for.inc25.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 130 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 132 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln107_2, i6 62" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 133 'add' 'tmp1' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 134 'sext' 'tmp1_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%empty_79 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 135 'add' 'empty_79' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_79, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 136 'bitselect' 'tmp_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_79, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_79, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 138 'bitselect' 'tmp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 139 'select' 'select_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_4, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 140 'or' 'or_ln51' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_79" [src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 141 'select' 'yClamped' <Predicate = (!icmp_ln107)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 142 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 143 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i12 %shl_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 144 'sext' 'sext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.89ns)   --->   "%sub_ln115 = sub i20 %shl_ln1, i20 %sext_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 145 'sub' 'sub_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 146 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln106 = br void %VITIS_LOOP_107_2.i" [src/conv3.cpp:106->src/conv3.cpp:42]   --->   Operation 147 'br' 'br_ln106' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln108, void %for.inc.i.split, i5 0, void %VITIS_LOOP_108_3.i.split" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 148 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %bx" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 149 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.83ns)   --->   "%add_ln115_4 = add i14 %mul_ln107, i14 %zext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 150 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i14 %add_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 151 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 152 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 153 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 154 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %bx, i5 1" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 155 'add' 'add_ln108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc.i.split, void %for.inc22.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 156 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 157 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %tmp4" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 158 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %zext_ln108, i6 62" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 159 'add' 'add_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111_1" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 160 'sext' 'sext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln111 = add i10 %sext_ln111, i10 %zext_ln111" [src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 161 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 162 'bitselect' 'tmp_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln111, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 163 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 164 'bitselect' 'tmp_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln51_1 = or i1 %tmp_6, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 165 'or' 'or_ln51_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_2 = select i1 %tmp_7, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 166 'select' 'select_ln51_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln111" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42]   --->   Operation 167 'select' 'select_ln51_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 168 'bitconcatenate' 'shl_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%sext_ln115_2 = sext i12 %shl_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 169 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln115_1 = add i20 %sub_ln115, i20 %sext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 170 'add' 'add_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i20 %add_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 171 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.08ns)   --->   "%add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 172 'add' 'add_ln115_2' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 173 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i62 %trunc_ln5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 174 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 175 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_3.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 176 'br' 'br_ln107' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 177 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 178 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 179 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 180 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 180 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 181 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 182 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 182 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 183 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 184 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 185 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 185 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 187 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %gmem_addr_5_read, i14 %input_fm_buffer_addr_1" [src/conv3.cpp:115->src/conv3.cpp:42]   --->   Operation 188 'store' 'store_ln115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 189 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.78>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc88, i5 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 190 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv3.cpp:48]   --->   Operation 191 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:48]   --->   Operation 192 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.77ns)   --->   "%empty_80 = add i9 %tmp_2, i9 %ty_cast" [src/conv3.cpp:48]   --->   Operation 193 'add' 'empty_80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:48]   --->   Operation 194 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv3.cpp:48]   --->   Operation 195 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:48]   --->   Operation 196 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:48]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/conv3.cpp:48]   --->   Operation 198 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 199 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 200 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 200 'br' 'br_ln131' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 19 <SV = 6> <Delay = 2.01>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc85, i5 0, void %VITIS_LOOP_49_5.split" [src/conv3.cpp:49]   --->   Operation 201 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv3.cpp:49]   --->   Operation 202 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.77ns)   --->   "%empty_81 = add i9 %empty_80, i9 %tx_cast" [src/conv3.cpp:48]   --->   Operation 203 'add' 'empty_81' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_81" [src/conv3.cpp:48]   --->   Operation 204 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast60" [src/conv3.cpp:48]   --->   Operation 205 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:49]   --->   Operation 206 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv3.cpp:49]   --->   Operation 207 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc88" [src/conv3.cpp:49]   --->   Operation 208 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 209 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 210 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.23>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:49]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/conv3.cpp:49]   --->   Operation 212 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 213 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_20 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 214 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 8> <Delay = 1.90>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln52, void %for.inc82, i3 0, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:52]   --->   Operation 215 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%conv_i_i102_lcssa_lcssa15 = phi i32 %conv_i_i102_lcssa14, void %for.inc82, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:62]   --->   Operation 216 'phi' 'conv_i_i102_lcssa_lcssa15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 217 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.67ns)   --->   "%icmp_ln52_2 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:52]   --->   Operation 218 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.67ns)   --->   "%add_ln52 = add i3 %ky, i3 1" [src/conv3.cpp:52]   --->   Operation 219 'add' 'add_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %VITIS_LOOP_53_7.split, void %for.inc85" [src/conv3.cpp:52]   --->   Operation 220 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:52]   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [src/conv3.cpp:52]   --->   Operation 222 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.78ns)   --->   "%empty_82 = add i5 %zext_ln52, i5 %ty" [src/conv3.cpp:52]   --->   Operation 223 'add' 'empty_82' <Predicate = (!icmp_ln52_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_82" [src/conv3.cpp:62]   --->   Operation 224 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:62]   --->   Operation 225 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:62]   --->   Operation 226 'bitconcatenate' 'shl_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %shl_ln62_1" [src/conv3.cpp:53]   --->   Operation 227 'zext' 'zext_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %shl_ln2, i7 %zext_ln53" [src/conv3.cpp:62]   --->   Operation 228 'add' 'add_ln62' <Predicate = (!icmp_ln52_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i7 %add_ln62" [src/conv3.cpp:62]   --->   Operation 229 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln52_2)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 230 'br' 'br_ln53' <Predicate = (!icmp_ln52_2)> <Delay = 0.42>
ST_21 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %conv_i_i102_lcssa_lcssa15, i9 %output_fm_buffer_0_addr" [src/conv3.cpp:62]   --->   Operation 231 'store' 'store_ln62' <Predicate = (icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 232 'br' 'br_ln49' <Predicate = (icmp_ln52_2)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.78>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln53, void %for.inc79, i3 0, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:53]   --->   Operation 233 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%conv_i_i102_lcssa14 = phi i32 %empty_83, void %for.inc79, i32 %conv_i_i102_lcssa_lcssa15, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:62]   --->   Operation 234 'phi' 'conv_i_i102_lcssa14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 235 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.67ns)   --->   "%icmp_ln53 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:53]   --->   Operation 236 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %kx, i3 1" [src/conv3.cpp:53]   --->   Operation 237 'add' 'add_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc82" [src/conv3.cpp:53]   --->   Operation 238 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:53]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv3.cpp:53]   --->   Operation 240 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53_1, i5 %tx" [src/conv3.cpp:57]   --->   Operation 241 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i5 %add_ln57" [src/conv3.cpp:62]   --->   Operation 242 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0" [src/conv3.cpp:62]   --->   Operation 243 'bitconcatenate' 'shl_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %shl_ln62_2" [src/conv3.cpp:61]   --->   Operation 244 'zext' 'zext_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.42ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 245 'br' 'br_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 246 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 2.69>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%phi_mul51 = phi i10 0, void %VITIS_LOOP_61_8.split, i10 %add_ln62_7, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 247 'phi' 'phi_mul51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln62_7 = add i10 %phi_mul51, i10 21" [src/conv3.cpp:62]   --->   Operation 248 'add' 'add_ln62_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (1.69ns) (grouped into DSP with root node add_ln62_6)   --->   "%add_ln62_5 = add i10 %phi_mul51, i10 %zext_ln62" [src/conv3.cpp:62]   --->   Operation 249 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%zext_ln62_3 = zext i10 %add_ln62_5" [src/conv3.cpp:62]   --->   Operation 250 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [3/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 251 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 11> <Delay = 0.99>
ST_24 : Operation 252 [2/3] (0.99ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 252 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 12> <Delay = 0.64>
ST_25 : Operation 253 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62 = mul i14 %zext_ln62_3, i14 21" [src/conv3.cpp:62]   --->   Operation 253 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 254 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 13> <Delay = 1.62>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%nin_1 = phi i6 0, void %VITIS_LOOP_61_8.split, i6 %add_ln61, void %for.body60.split" [src/conv3.cpp:61]   --->   Operation 255 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%empty_83 = phi i32 %conv_i_i102_lcssa14, void %VITIS_LOOP_61_8.split, i32 %trunc_ln62_1, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 256 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%phi_mul53 = phi i12 0, void %VITIS_LOOP_61_8.split, i12 %add_ln62_8, void %for.body60.split" [src/conv3.cpp:62]   --->   Operation 257 'phi' 'phi_mul53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_6 = add i14 %mul_ln62, i14 %zext_ln62_2" [src/conv3.cpp:62]   --->   Operation 258 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i14 %add_ln62_6" [src/conv3.cpp:62]   --->   Operation 259 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln62_5" [src/conv3.cpp:62]   --->   Operation 260 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.78ns)   --->   "%icmp_ln61 = icmp_eq  i6 %nin_1, i6 32" [src/conv3.cpp:61]   --->   Operation 261 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln61 = add i6 %nin_1, i6 1" [src/conv3.cpp:61]   --->   Operation 262 'add' 'add_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body60.split, void %for.inc79" [src/conv3.cpp:61]   --->   Operation 263 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.80ns)   --->   "%add_ln62_8 = add i12 %phi_mul53, i12 100" [src/conv3.cpp:62]   --->   Operation 264 'add' 'add_ln62_8' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.80ns)   --->   "%add_ln62_1 = add i12 %zext_ln61, i12 %phi_mul53" [src/conv3.cpp:62]   --->   Operation 265 'add' 'add_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i12 %add_ln62_1" [src/conv3.cpp:62]   --->   Operation 266 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_4 = add i64 %zext_ln62_4, i64 %conv3_weights_read" [src/conv3.cpp:62]   --->   Operation 267 'add' 'add_ln62_4' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 268 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %zext_ln62_1" [src/conv3.cpp:62]   --->   Operation 268 'add' 'add_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62_2, i32 2, i32 63" [src/conv3.cpp:62]   --->   Operation 269 'partselect' 'trunc_ln62_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln62_2" [src/conv3.cpp:62]   --->   Operation 270 'sext' 'sext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv3.cpp:62]   --->   Operation 271 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 272 'br' 'br_ln53' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 273 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 274 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 275 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 275 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 276 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 277 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 277 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 278 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 278 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 279 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 279 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 280 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:62]   --->   Operation 280 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 281 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv3.cpp:62]   --->   Operation 281 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %gmem_addr_6_read" [src/conv3.cpp:62]   --->   Operation 282 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 283 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>

State 36 <SV = 23> <Delay = 5.75>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:61]   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:61]   --->   Operation 285 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i20 %trunc_ln62" [src/conv3.cpp:62]   --->   Operation 286 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_2" [src/conv3.cpp:62]   --->   Operation 287 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14112> <RAM>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i32 %input_fm_buffer_load" [src/conv3.cpp:62]   --->   Operation 288 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (3.42ns)   --->   "%mul_ln62_1 = mul i51 %sext_ln62_2, i51 %sext_ln62_1" [src/conv3.cpp:62]   --->   Operation 289 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %empty_83, i19 0" [src/conv3.cpp:62]   --->   Operation 290 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (1.10ns)   --->   "%add_ln62_3 = add i51 %shl_ln62_3, i51 %mul_ln62_1" [src/conv3.cpp:62]   --->   Operation 291 'add' 'add_ln62_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %add_ln62_3, i32 19, i32 50" [src/conv3.cpp:62]   --->   Operation 292 'partselect' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body60" [src/conv3.cpp:61]   --->   Operation 293 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 2.45>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln128, void %for.inc20.i, i5 0, void %VITIS_LOOP_129_3.i.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 294 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %ty_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 295 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 296 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.77ns)   --->   "%add_ln131 = add i9 %tmp_3, i9 %zext_ln131" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 297 'add' 'add_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %ty_1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 298 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 299 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 300 [1/1] (0.78ns)   --->   "%add_ln128 = add i5 %ty_1, i5 1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 300 'add' 'add_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %VITIS_LOOP_129_3.i.split, void %memset.loop.i23.preheader" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 301 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.76ns)   --->   "%empty_84 = add i8 %zext_ln128, i8 %tmp" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 302 'add' 'empty_84' <Predicate = (!icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_84, i10 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 303 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i18 %p_shl9" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 304 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_84, i2 0" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 305 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %p_shl1" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 306 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.87ns)   --->   "%empty_85 = sub i19 %p_shl9_cast, i19 %p_shl10_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 307 'sub' 'empty_85' <Predicate = (!icmp_ln128)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast35 = sext i19 %empty_85" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 308 'sext' 'p_cast35' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv3.cpp:32]   --->   Operation 309 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i10 %tmp3" [src/conv3.cpp:32]   --->   Operation 310 'zext' 'tmp13_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i64 %p_cast35, i64 %output_ftmap_read" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 311 'add' 'tmp14' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 312 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_86 = add i64 %tmp14, i64 %tmp13_cast" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 312 'add' 'empty_86' <Predicate = (!icmp_ln128)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 313 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln4" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 314 'sext' 'sext_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln129" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 315 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 316 'br' 'br_ln0' <Predicate = (icmp_ln128)> <Delay = 0.42>

State 38 <SV = 7> <Delay = 7.30>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 317 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 318 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (7.30ns)   --->   "%empty_87 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_4, i32 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 319 'writereq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 320 [1/1] (0.42ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 320 'br' 'br_ln129' <Predicate = true> <Delay = 0.42>

State 39 <SV = 8> <Delay = 2.01>
ST_39 : Operation 321 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln129, void %for.inc.i21.split, i5 0, void %VITIS_LOOP_129_3.i.split" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 321 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i5 %tx_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 322 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (0.77ns)   --->   "%add_ln131_1 = add i9 %add_ln131, i9 %zext_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 323 'add' 'add_ln131_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i9 %add_ln131_1" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 324 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln131_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 325 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 326 [1/1] (0.78ns)   --->   "%icmp_ln129 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 326 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 327 [1/1] (0.78ns)   --->   "%add_ln129 = add i5 %tx_1, i5 1" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 327 'add' 'add_ln129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc.i21.split, void %for.inc20.i" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 328 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 329 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 329 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 40 <SV = 9> <Delay = 1.23>
ST_40 : Operation 330 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 330 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 41 <SV = 10> <Delay = 7.30>
ST_41 : Operation 331 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 331 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 332 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 333 [1/1] (7.30ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_4, i32 %output_fm_buffer_0_load_1, i4 15" [src/conv3.cpp:131->src/conv3.cpp:71]   --->   Operation 333 'write' 'write_ln131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc.i21" [src/conv3.cpp:129->src/conv3.cpp:71]   --->   Operation 334 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 335 [5/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 335 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 7.30>
ST_43 : Operation 336 [4/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 336 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 11> <Delay = 7.30>
ST_44 : Operation 337 [3/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 337 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 12> <Delay = 7.30>
ST_45 : Operation 338 [2/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 338 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 13> <Delay = 7.30>
ST_46 : Operation 339 [1/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 339 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_129_3.i" [src/conv3.cpp:128->src/conv3.cpp:71]   --->   Operation 340 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 47 <SV = 7> <Delay = 2.01>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%empty_89 = phi i9 %empty_90, void %memset.loop.i23.split, i9 0, void %memset.loop.i23.preheader"   --->   Operation 341 'phi' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.77ns)   --->   "%exitcond6414 = icmp_eq  i9 %empty_89, i9 289"   --->   Operation 342 'icmp' 'exitcond6414' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 343 [1/1] (0.77ns)   --->   "%empty_90 = add i9 %empty_89, i9 1"   --->   Operation 343 'add' 'empty_90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6414, void %memset.loop.i23.split, void %_Z21export_buffer_tile_c3PA17_A17_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit"   --->   Operation 344 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 345 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_89"   --->   Operation 346 'zext' 'p_cast64' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 347 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast64"   --->   Operation 347 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 348 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr_1"   --->   Operation 348 'store' 'store_ln0' <Predicate = (!exitcond6414)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_47 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i23"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!exitcond6414)> <Delay = 0.00>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv3.cpp:32]   --->   Operation 350 'br' 'br_ln32' <Predicate = (exitcond6414)> <Delay = 0.00>

State 48 <SV = 2> <Delay = 0.87>
ST_48 : Operation 351 [1/1] (0.00ns)   --->   "%yr_1 = load i8 %yr" [src/conv3.cpp:79]   --->   Operation 351 'load' 'yr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 352 [1/1] (0.76ns)   --->   "%icmp_ln79 = icmp_eq  i8 %yr_1, i8 255" [src/conv3.cpp:79]   --->   Operation 352 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 353 [1/1] (0.76ns)   --->   "%add_ln79 = add i8 %yr_1, i8 1" [src/conv3.cpp:79]   --->   Operation 353 'add' 'add_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_80_11.split, void %for.end143" [src/conv3.cpp:79]   --->   Operation 354 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 355 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:79]   --->   Operation 355 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 356 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:79]   --->   Operation 356 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln82_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yr_1, i10 0" [src/conv3.cpp:82]   --->   Operation 357 'bitconcatenate' 'shl_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i18 %shl_ln82_1" [src/conv3.cpp:82]   --->   Operation 358 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln82_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yr_1, i2 0" [src/conv3.cpp:82]   --->   Operation 359 'bitconcatenate' 'shl_ln82_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %shl_ln82_2" [src/conv3.cpp:82]   --->   Operation 360 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 361 [1/1] (0.87ns)   --->   "%sub_ln82 = sub i19 %zext_ln82, i19 %zext_ln82_1" [src/conv3.cpp:82]   --->   Operation 361 'sub' 'sub_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i19 %sub_ln82" [src/conv3.cpp:80]   --->   Operation 362 'sext' 'sext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_48 : Operation 363 [1/1] (0.42ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 363 'br' 'br_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_48 : Operation 364 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [src/conv3.cpp:88]   --->   Operation 364 'ret' 'ret_ln88' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 49 <SV = 3> <Delay = 1.19>
ST_49 : Operation 365 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_80_11.split, i8 %add_ln80, void %for.body111.split" [src/conv3.cpp:80]   --->   Operation 365 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 366 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %xr, i8 255" [src/conv3.cpp:80]   --->   Operation 366 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 367 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %xr, i8 1" [src/conv3.cpp:80]   --->   Operation 367 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body111.split, void %for.inc138" [src/conv3.cpp:80]   --->   Operation 368 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln82_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xr, i2 0" [src/conv3.cpp:82]   --->   Operation 369 'bitconcatenate' 'shl_ln82_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i10 %shl_ln82_3" [src/conv3.cpp:82]   --->   Operation 370 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82 = add i64 %zext_ln82_2, i64 %output_ftmap_read" [src/conv3.cpp:82]   --->   Operation 371 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 372 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82_1 = add i64 %add_ln82, i64 %sext_ln80" [src/conv3.cpp:82]   --->   Operation 372 'add' 'add_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63" [src/conv3.cpp:82]   --->   Operation 373 'partselect' 'trunc_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln" [src/conv3.cpp:82]   --->   Operation 374 'sext' 'sext_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82" [src/conv3.cpp:82]   --->   Operation 375 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_49 : Operation 376 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 %add_ln79, i8 %yr" [src/conv3.cpp:79]   --->   Operation 376 'store' 'store_ln79' <Predicate = (icmp_ln80)> <Delay = 0.42>
ST_49 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_80_11" [src/conv3.cpp:79]   --->   Operation 377 'br' 'br_ln79' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 50 <SV = 4> <Delay = 7.30>
ST_50 : Operation 378 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 378 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 5> <Delay = 7.30>
ST_51 : Operation 379 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 379 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 6> <Delay = 7.30>
ST_52 : Operation 380 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 380 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 7> <Delay = 7.30>
ST_53 : Operation 381 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 381 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 8> <Delay = 7.30>
ST_54 : Operation 382 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 382 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 9> <Delay = 7.30>
ST_55 : Operation 383 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 383 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 10> <Delay = 7.30>
ST_56 : Operation 384 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 384 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 11> <Delay = 7.30>
ST_57 : Operation 385 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 385 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 12> <Delay = 7.30>
ST_58 : Operation 386 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 386 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %gmem_addr_read" [src/conv3.cpp:82]   --->   Operation 387 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>

State 59 <SV = 13> <Delay = 7.30>
ST_59 : Operation 388 [1/1] (1.01ns)   --->   "%add_ln82_2 = add i32 %gmem_addr_read, i32 %sext_ln79" [src/conv3.cpp:82]   --->   Operation 388 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 389 [1/1] (1.00ns)   --->   "%add_ln83 = add i31 %trunc_ln82, i31 %sext_ln82_1" [src/conv3.cpp:83]   --->   Operation 389 'add' 'add_ln83' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln82_2, i32 31" [src/conv3.cpp:83]   --->   Operation 390 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 391 [1/1] (0.41ns)   --->   "%select_ln83 = select i1 %tmp_1, i31 0, i31 %add_ln83" [src/conv3.cpp:83]   --->   Operation 391 'select' 'select_ln83' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 392 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:82]   --->   Operation 392 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 14> <Delay = 7.30>
ST_60 : Operation 393 [1/1] (0.00ns)   --->   "%select_ln83_cast = zext i31 %select_ln83" [src/conv3.cpp:83]   --->   Operation 393 'zext' 'select_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 394 [1/1] (7.30ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %select_ln83_cast, i4 15" [src/conv3.cpp:82]   --->   Operation 394 'write' 'write_ln82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 15> <Delay = 7.30>
ST_61 : Operation 395 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 395 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 16> <Delay = 7.30>
ST_62 : Operation 396 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 396 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 17> <Delay = 7.30>
ST_63 : Operation 397 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 397 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 18> <Delay = 7.30>
ST_64 : Operation 398 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 398 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 19> <Delay = 7.30>
ST_65 : Operation 399 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:80]   --->   Operation 399 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 400 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv3.cpp:80]   --->   Operation 400 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 401 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:82]   --->   Operation 401 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body111" [src/conv3.cpp:80]   --->   Operation 402 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'tj' [14]  (0.427 ns)

 <State 2>: 1.224ns
The critical path consists of the following:
	'load' operation ('tj', src/conv3.cpp:31) on local variable 'tj' [17]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv3.cpp:31) [18]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv3.cpp:32) with incoming values : ('add_ln32', src/conv3.cpp:32) [28]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [29]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_78') [37]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_addr') [44]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer' [45]  (1.237 ns)
	blocking operation 0.831 ns on control path)

 <State 5>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul49', src/conv3.cpp:106->src/conv3.cpp:42) with incoming values : ('add_ln106_1', src/conv3.cpp:106->src/conv3.cpp:42) [52]  (0.000 ns)
	'add' operation ('add_ln115', src/conv3.cpp:115->src/conv3.cpp:42) [62]  (1.085 ns)

 <State 6>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv3.cpp:107->src/conv3.cpp:42) with incoming values : ('add_ln107', src/conv3.cpp:107->src/conv3.cpp:42) [65]  (0.000 ns)
	'add' operation ('tmp1', src/conv3.cpp:107->src/conv3.cpp:42) [77]  (0.789 ns)
	'add' operation ('empty_79', src/conv3.cpp:107->src/conv3.cpp:42) [79]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv3.cpp:112->src/conv3.cpp:42) [81]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42) [84]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv3.cpp:112->src/conv3.cpp:42) [85]  (0.403 ns)
	'sub' operation ('sub_ln115', src/conv3.cpp:115->src/conv3.cpp:42) [89]  (0.894 ns)

 <State 7>: 4.320ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv3.cpp:111->src/conv3.cpp:42) with incoming values : ('add_ln108', src/conv3.cpp:108->src/conv3.cpp:42) [92]  (0.000 ns)
	'add' operation ('add_ln111_1', src/conv3.cpp:111->src/conv3.cpp:42) [106]  (0.789 ns)
	'add' operation ('add_ln111', src/conv3.cpp:111->src/conv3.cpp:42) [108]  (0.765 ns)
	'icmp' operation ('icmp_ln52_1', src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:42) [110]  (0.787 ns)
	'or' operation ('or_ln51_1', src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42) [112]  (0.000 ns)
	'select' operation ('select_ln51_3', src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:42) [114]  (0.000 ns)
	'add' operation ('add_ln115_1', src/conv3.cpp:115->src/conv3.cpp:42) [117]  (0.894 ns)
	'add' operation ('add_ln115_2', src/conv3.cpp:115->src/conv3.cpp:42) [119]  (1.085 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [123]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', src/conv3.cpp:115->src/conv3.cpp:42) on port 'gmem' (src/conv3.cpp:115->src/conv3.cpp:42) [124]  (7.300 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln115', src/conv3.cpp:115->src/conv3.cpp:42) of variable 'gmem_addr_5_read', src/conv3.cpp:115->src/conv3.cpp:42 on array 'input_fm_buffer' [125]  (1.237 ns)

 <State 18>: 0.789ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:48) with incoming values : ('add_ln48', src/conv3.cpp:48) [134]  (0.000 ns)
	'icmp' operation ('icmp_ln48', src/conv3.cpp:48) [138]  (0.789 ns)

 <State 19>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:49) with incoming values : ('add_ln49', src/conv3.cpp:49) [146]  (0.000 ns)
	'add' operation ('empty_81', src/conv3.cpp:48) [148]  (0.776 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr', src/conv3.cpp:48) [150]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:62) on array 'output_fm_buffer_0' [157]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:62) on array 'output_fm_buffer_0' [157]  (1.237 ns)

 <State 21>: 1.910ns
The critical path consists of the following:
	'phi' operation ('conv_i_i102_lcssa_lcssa15', src/conv3.cpp:62) with incoming values : ('output_fm_buffer_0_load', src/conv3.cpp:62) ('trunc_ln62_1', src/conv3.cpp:62) [161]  (0.000 ns)
	'store' operation ('store_ln62', src/conv3.cpp:62) of variable 'conv_i_i102_lcssa_lcssa15', src/conv3.cpp:62 on array 'output_fm_buffer_0' [234]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 22>: 0.789ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:53) with incoming values : ('add_ln53', src/conv3.cpp:53) [178]  (0.000 ns)
	'add' operation ('add_ln57', src/conv3.cpp:57) [187]  (0.789 ns)

 <State 23>: 2.692ns
The critical path consists of the following:
	'phi' operation ('phi_mul51', src/conv3.cpp:62) with incoming values : ('add_ln62_7', src/conv3.cpp:62) [195]  (0.000 ns)
	'add' operation of DSP[201] ('add_ln62_5', src/conv3.cpp:62) [198]  (1.696 ns)
	'mul' operation of DSP[201] ('mul_ln62', src/conv3.cpp:62) [200]  (0.996 ns)

 <State 24>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[201] ('mul_ln62', src/conv3.cpp:62) [200]  (0.996 ns)

 <State 25>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[201] ('mul_ln62', src/conv3.cpp:62) [200]  (0.000 ns)
	'add' operation of DSP[201] ('add_ln62_6', src/conv3.cpp:62) [201]  (0.645 ns)

 <State 26>: 1.628ns
The critical path consists of the following:
	'phi' operation ('phi_mul53', src/conv3.cpp:62) with incoming values : ('add_ln62_8', src/conv3.cpp:62) [196]  (0.000 ns)
	'add' operation ('add_ln62_1', src/conv3.cpp:62) [211]  (0.809 ns)
	'add' operation ('add_ln62_4', src/conv3.cpp:62) [213]  (0.000 ns)
	'add' operation ('add_ln62_2', src/conv3.cpp:62) [214]  (0.819 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [218]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', src/conv3.cpp:62) on port 'gmem' (src/conv3.cpp:62) [219]  (7.300 ns)

 <State 36>: 5.760ns
The critical path consists of the following:
	'load' operation ('input_fm_buffer_load', src/conv3.cpp:62) on array 'input_fm_buffer' [222]  (1.237 ns)
	'mul' operation ('mul_ln62_1', src/conv3.cpp:62) [224]  (3.420 ns)
	'add' operation ('add_ln62_3', src/conv3.cpp:62) [226]  (1.103 ns)

 <State 37>: 2.457ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:128->src/conv3.cpp:71) with incoming values : ('add_ln128', src/conv3.cpp:128->src/conv3.cpp:71) [241]  (0.000 ns)
	'add' operation ('empty_84', src/conv3.cpp:128->src/conv3.cpp:71) [252]  (0.765 ns)
	'sub' operation ('empty_85', src/conv3.cpp:128->src/conv3.cpp:71) [257]  (0.873 ns)
	'add' operation ('tmp14', src/conv3.cpp:128->src/conv3.cpp:71) [261]  (0.000 ns)
	'add' operation ('empty_86', src/conv3.cpp:128->src/conv3.cpp:71) [262]  (0.819 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_87', src/conv3.cpp:129->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:129->src/conv3.cpp:71) [266]  (7.300 ns)

 <State 39>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:129->src/conv3.cpp:71) with incoming values : ('add_ln129', src/conv3.cpp:129->src/conv3.cpp:71) [269]  (0.000 ns)
	'add' operation ('add_ln131_1', src/conv3.cpp:131->src/conv3.cpp:71) [271]  (0.776 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_2', src/conv3.cpp:131->src/conv3.cpp:71) [273]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:131->src/conv3.cpp:71) on array 'output_fm_buffer_0' [280]  (1.237 ns)

 <State 40>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:131->src/conv3.cpp:71) on array 'output_fm_buffer_0' [280]  (1.237 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln131', src/conv3.cpp:131->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:131->src/conv3.cpp:71) [281]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_88', src/conv3.cpp:128->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:128->src/conv3.cpp:71) [284]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_88', src/conv3.cpp:128->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:128->src/conv3.cpp:71) [284]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_88', src/conv3.cpp:128->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:128->src/conv3.cpp:71) [284]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_88', src/conv3.cpp:128->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:128->src/conv3.cpp:71) [284]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_88', src/conv3.cpp:128->src/conv3.cpp:71) on port 'gmem' (src/conv3.cpp:128->src/conv3.cpp:71) [284]  (7.300 ns)

 <State 47>: 2.013ns
The critical path consists of the following:
	'phi' operation ('empty_89') with incoming values : ('empty_90') [289]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_1') [296]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_0' [297]  (1.237 ns)
	blocking operation 0.776 ns on control path)

 <State 48>: 0.873ns
The critical path consists of the following:
	'load' operation ('yr', src/conv3.cpp:79) on local variable 'yr' [312]  (0.000 ns)
	'sub' operation ('sub_ln82', src/conv3.cpp:82) [323]  (0.873 ns)

 <State 49>: 1.192ns
The critical path consists of the following:
	'phi' operation ('xr', src/conv3.cpp:80) with incoming values : ('add_ln80', src/conv3.cpp:80) [327]  (0.000 ns)
	'add' operation ('add_ln82', src/conv3.cpp:82) [336]  (0.000 ns)
	'add' operation ('add_ln82_1', src/conv3.cpp:82) [337]  (0.819 ns)
	blocking operation 0.373 ns on control path)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [341]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [342]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [349]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln82', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [350]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [351]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [351]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [351]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [351]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:82) [351]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
