# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--MMD --build --cc -O3 --x-assign fast --x-initial fast --noassert --top-module encode38 /home/xiucong/Verilog-Exercise/encode38/vsrc/seg.v /home/xiucong/Verilog-Exercise/encode38/vsrc/encode38.v /home/xiucong/Verilog-Exercise/encode38/csrc/encode38.cpp /home/xiucong/Verilog-Exercise/encode38/build/auto_bind.cpp /home/xiucong/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I -CFLAGS /home/xiucong/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vencode38_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/xiucong/Verilog-Exercise/encode38/build/encode38"
T      3288   788646  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38.cpp"
T      2817   788645  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38.h"
T      2396   788654  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38.mk"
T      8114   788644  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38__ConstPool_0.cpp"
T       778   788641  1690392385   239329281  1690392385   239329281 "./build/obj_dir/Vencode38__Syms.cpp"
T       957   788642  1690392385   239329281  1690392385   239329281 "./build/obj_dir/Vencode38__Syms.h"
T      1116   788647  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root.h"
T      1471   788651  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root__DepSet_h6fded553__0.cpp"
T       912   788649  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root__DepSet_h6fded553__0__Slow.cpp"
T      6030   788652  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root__DepSet_h764096be__0.cpp"
T      5630   788650  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root__DepSet_h764096be__0__Slow.cpp"
T       703   788648  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38___024root__Slow.cpp"
T       831   788655  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38__ver.d"
T         0        0  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38__verFiles.dat"
T      1687   788653  1690392385   243329237  1690392385   243329237 "./build/obj_dir/Vencode38_classes.mk"
S       564   788637  1690392382   747356505  1690392382   747356505 "/home/xiucong/Verilog-Exercise/encode38/vsrc/encode38.v"
S       773   788675  1690392229   889360226  1690392229   885360288 "/home/xiucong/Verilog-Exercise/encode38/vsrc/seg.v"
S  21677872   187587  1689688097    29515270  1689688097    29515270 "/usr/local/bin/verilator_bin"
S      4926   419292  1689688097   165520849  1689688097   165520849 "/usr/local/share/verilator/include/verilated_std.sv"
