Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,9841
design__instance__area,72231.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,289
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,118
design__max_cap_violation__count__corner:nom_tt_025C_1v80,234
power__internal__total,0.7865175604820251
power__switching__total,2.2995026111602783
power__leakage__total,8.205342538758487E-8
power__total,3.0860202312469482
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5613872858809936
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5288686305254275
timing__hold__ws__corner:nom_tt_025C_1v80,0.324493552324091
timing__setup__ws__corner:nom_tt_025C_1v80,58.22681168696284
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324494
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1238
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,118
design__max_cap_violation__count__corner:nom_ss_100C_1v60,241
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8126490821397417
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7473033514636459
timing__hold__ws__corner:nom_ss_100C_1v60,0.9012695289623334
timing__setup__ws__corner:nom_ss_100C_1v60,37.86931053704931
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.901270
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,32
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,118
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,234
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.45146129779080046
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.429836373105557
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11802992250976135
timing__setup__ws__corner:nom_ff_n40C_1v95,58.73769192842303
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118030
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1710
design__max_fanout_violation__count,118
design__max_cap_violation__count,304
clock__skew__worst_hold,-0.4410713863433016
clock__skew__worst_setup,0.42165536145032434
timing__hold__ws,0.11459933326664594
timing__setup__ws,36.98275568242691
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114599
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,9841
design__instance__area__stdcell,72231.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.238846
design__instance__utilization__stdcell,0.238846
design__instance__count__class:buffer,1
design__instance__count__class:inverter,182
design__instance__count__class:sequential_cell,255
design__instance__count__class:multi_input_combinational_cell,3946
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,22613
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,636256
design__violations,0
design__instance__count__class:timing_repair_buffer,490
design__instance__count__class:clock_buffer,35
design__instance__count__class:clock_inverter,27
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
antenna__violating__nets,91
antenna__violating__pins,100
route__antenna_violation__count,91
antenna_diodes_count,506
design__instance__count__class:antenna_cell,506
route__net,6197
route__net__special,2
route__drc_errors__iter:1,12855
route__wirelength__iter:1,803278
route__drc_errors__iter:2,5889
route__wirelength__iter:2,794701
route__drc_errors__iter:3,5347
route__wirelength__iter:3,790317
route__drc_errors__iter:4,1686
route__wirelength__iter:4,790501
route__drc_errors__iter:5,389
route__wirelength__iter:5,790190
route__drc_errors__iter:6,90
route__wirelength__iter:6,790102
route__drc_errors__iter:7,10
route__wirelength__iter:7,790075
route__drc_errors__iter:8,0
route__wirelength__iter:8,790074
route__drc_errors,0
route__wirelength,790074
route__vias,71755
route__vias__singlecut,71755
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,1786.46
timing__unannotated_net__count__corner:nom_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,127
design__max_fanout_violation__count__corner:min_tt_025C_1v80,118
design__max_cap_violation__count__corner:min_tt_025C_1v80,184
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5468878837916205
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5156354378314502
timing__hold__ws__corner:min_tt_025C_1v80,0.3207670886365451
timing__setup__ws__corner:min_tt_025C_1v80,58.2997524535652
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320767
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,848
design__max_fanout_violation__count__corner:min_ss_100C_1v60,118
design__max_cap_violation__count__corner:min_ss_100C_1v60,186
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7797462896067912
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7230802827826942
timing__hold__ws__corner:min_ss_100C_1v60,0.8935268333696191
timing__setup__ws__corner:min_ss_100C_1v60,38.98138455695272
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893527
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,118
design__max_cap_violation__count__corner:min_ff_n40C_1v95,184
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4410713863433016
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.42165536145032434
timing__hold__ws__corner:min_ff_n40C_1v95,0.11459933326664594
timing__setup__ws__corner:min_ff_n40C_1v95,58.783038767101736
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114599
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,478
design__max_fanout_violation__count__corner:max_tt_025C_1v80,118
design__max_cap_violation__count__corner:max_tt_025C_1v80,286
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5762588347387462
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.542071625152281
timing__hold__ws__corner:max_tt_025C_1v80,0.32798453770145414
timing__setup__ws__corner:max_tt_025C_1v80,58.18138668858099
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327985
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1710
design__max_fanout_violation__count__corner:max_ss_100C_1v60,118
design__max_cap_violation__count__corner:max_ss_100C_1v60,304
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.84469633678572
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7736926873715125
timing__hold__ws__corner:max_ss_100C_1v60,0.9082672648844552
timing__setup__ws__corner:max_ss_100C_1v60,36.98275568242691
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.908267
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,97
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,118
design__max_cap_violation__count__corner:max_ff_n40C_1v95,287
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.462364576379405
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4405122780122877
timing__hold__ws__corner:max_ff_n40C_1v95,0.12098489219567593
timing__setup__ws__corner:max_ff_n40C_1v95,58.71508245793171
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120985
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,66
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.41164
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79716
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.38836
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.5585
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00288595
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.5585
design_powergrid__voltage__worst,0.5585
design_powergrid__voltage__worst__net:VPWR,1.41164
design_powergrid__drop__worst,0.5585
design_powergrid__drop__worst__net:VPWR,0.38836
design_powergrid__voltage__worst__net:VGND,0.5585
design_powergrid__drop__worst__net:VGND,0.5585
ir__voltage__worst,1.4099999999999999200639422269887290894985198974609375
ir__drop__avg,0.0028400000000000000764666108210576567216776311397552490234375
ir__drop__worst,0.38800000000000001154631945610162802040576934814453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
