
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d6c <.init>:
   10d6c:	push	{r3, lr}
   10d70:	bl	1102c <__lxstat64@plt+0x48>
   10d74:	pop	{r3, pc}

Disassembly of section .plt:

00010d78 <calloc@plt-0x14>:
   10d78:	push	{lr}		; (str lr, [sp, #-4]!)
   10d7c:	ldr	lr, [pc, #4]	; 10d88 <calloc@plt-0x4>
   10d80:	add	lr, pc, lr
   10d84:	ldr	pc, [lr, #8]!
   10d88:	andeq	r6, r1, r8, ror r2

00010d8c <calloc@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #90112	; 0x16000
   10d94:	ldr	pc, [ip, #632]!	; 0x278

00010d98 <fputs_unlocked@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #90112	; 0x16000
   10da0:	ldr	pc, [ip, #624]!	; 0x270

00010da4 <raise@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #90112	; 0x16000
   10dac:	ldr	pc, [ip, #616]!	; 0x268

00010db0 <strcmp@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #90112	; 0x16000
   10db8:	ldr	pc, [ip, #608]!	; 0x260

00010dbc <strtol@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #90112	; 0x16000
   10dc4:	ldr	pc, [ip, #600]!	; 0x258

00010dc8 <fflush@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #90112	; 0x16000
   10dd0:	ldr	pc, [ip, #592]!	; 0x250

00010dd4 <free@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #90112	; 0x16000
   10ddc:	ldr	pc, [ip, #584]!	; 0x248

00010de0 <_exit@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #90112	; 0x16000
   10de8:	ldr	pc, [ip, #576]!	; 0x240

00010dec <memcpy@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #90112	; 0x16000
   10df4:	ldr	pc, [ip, #568]!	; 0x238

00010df8 <mbsinit@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #90112	; 0x16000
   10e00:	ldr	pc, [ip, #560]!	; 0x230

00010e04 <memcmp@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #90112	; 0x16000
   10e0c:	ldr	pc, [ip, #552]!	; 0x228

00010e10 <dcgettext@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #90112	; 0x16000
   10e18:	ldr	pc, [ip, #544]!	; 0x220

00010e1c <realloc@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #90112	; 0x16000
   10e24:	ldr	pc, [ip, #536]!	; 0x218

00010e28 <textdomain@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #90112	; 0x16000
   10e30:	ldr	pc, [ip, #528]!	; 0x210

00010e34 <geteuid@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #90112	; 0x16000
   10e3c:	ldr	pc, [ip, #520]!	; 0x208

00010e40 <iswprint@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #90112	; 0x16000
   10e48:	ldr	pc, [ip, #512]!	; 0x200

00010e4c <getegid@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #90112	; 0x16000
   10e54:	ldr	pc, [ip, #504]!	; 0x1f8

00010e58 <fwrite@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #90112	; 0x16000
   10e60:	ldr	pc, [ip, #496]!	; 0x1f0

00010e64 <lseek64@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #90112	; 0x16000
   10e6c:	ldr	pc, [ip, #488]!	; 0x1e8

00010e70 <__ctype_get_mb_cur_max@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #90112	; 0x16000
   10e78:	ldr	pc, [ip, #480]!	; 0x1e0

00010e7c <__fpending@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #90112	; 0x16000
   10e84:	ldr	pc, [ip, #472]!	; 0x1d8

00010e88 <ferror_unlocked@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #90112	; 0x16000
   10e90:	ldr	pc, [ip, #464]!	; 0x1d0

00010e94 <mbrtowc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #90112	; 0x16000
   10e9c:	ldr	pc, [ip, #456]!	; 0x1c8

00010ea0 <error@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #90112	; 0x16000
   10ea8:	ldr	pc, [ip, #448]!	; 0x1c0

00010eac <malloc@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #90112	; 0x16000
   10eb4:	ldr	pc, [ip, #440]!	; 0x1b8

00010eb8 <error_at_line@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #90112	; 0x16000
   10ec0:	ldr	pc, [ip, #432]!	; 0x1b0

00010ec4 <__libc_start_main@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #90112	; 0x16000
   10ecc:	ldr	pc, [ip, #424]!	; 0x1a8

00010ed0 <__freading@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #90112	; 0x16000
   10ed8:	ldr	pc, [ip, #416]!	; 0x1a0

00010edc <__gmon_start__@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #90112	; 0x16000
   10ee4:	ldr	pc, [ip, #408]!	; 0x198

00010ee8 <__ctype_b_loc@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #90112	; 0x16000
   10ef0:	ldr	pc, [ip, #400]!	; 0x190

00010ef4 <exit@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #90112	; 0x16000
   10efc:	ldr	pc, [ip, #392]!	; 0x188

00010f00 <strlen@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #90112	; 0x16000
   10f08:	ldr	pc, [ip, #384]!	; 0x180

00010f0c <__errno_location@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #90112	; 0x16000
   10f14:	ldr	pc, [ip, #376]!	; 0x178

00010f18 <__cxa_atexit@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #90112	; 0x16000
   10f20:	ldr	pc, [ip, #368]!	; 0x170

00010f24 <__vasprintf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #90112	; 0x16000
   10f2c:	ldr	pc, [ip, #360]!	; 0x168

00010f30 <memset@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #90112	; 0x16000
   10f38:	ldr	pc, [ip, #352]!	; 0x160

00010f3c <__printf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #90112	; 0x16000
   10f44:	ldr	pc, [ip, #344]!	; 0x158

00010f48 <fileno@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #90112	; 0x16000
   10f50:	ldr	pc, [ip, #336]!	; 0x150

00010f54 <__fprintf_chk@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #90112	; 0x16000
   10f5c:	ldr	pc, [ip, #328]!	; 0x148

00010f60 <fclose@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #90112	; 0x16000
   10f68:	ldr	pc, [ip, #320]!	; 0x140

00010f6c <fseeko64@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #90112	; 0x16000
   10f74:	ldr	pc, [ip, #312]!	; 0x138

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #90112	; 0x16000
   10f80:	ldr	pc, [ip, #304]!	; 0x130

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #90112	; 0x16000
   10f8c:	ldr	pc, [ip, #296]!	; 0x128

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #90112	; 0x16000
   10f98:	ldr	pc, [ip, #288]!	; 0x120

00010f9c <euidaccess@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #90112	; 0x16000
   10fa4:	ldr	pc, [ip, #280]!	; 0x118

00010fa8 <bindtextdomain@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #90112	; 0x16000
   10fb0:	ldr	pc, [ip, #272]!	; 0x110

00010fb4 <__xstat64@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #90112	; 0x16000
   10fbc:	ldr	pc, [ip, #264]!	; 0x108

00010fc0 <isatty@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #90112	; 0x16000
   10fc8:	ldr	pc, [ip, #256]!	; 0x100

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #90112	; 0x16000
   10fd4:	ldr	pc, [ip, #248]!	; 0xf8

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #90112	; 0x16000
   10fe0:	ldr	pc, [ip, #240]!	; 0xf0

00010fe4 <__lxstat64@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #90112	; 0x16000
   10fec:	ldr	pc, [ip, #232]!	; 0xe8

Disassembly of section .text:

00010ff0 <.text>:
   10ff0:	mov	fp, #0
   10ff4:	mov	lr, #0
   10ff8:	pop	{r1}		; (ldr r1, [sp], #4)
   10ffc:	mov	r2, sp
   11000:	push	{r2}		; (str r2, [sp, #-4]!)
   11004:	push	{r0}		; (str r0, [sp, #-4]!)
   11008:	ldr	ip, [pc, #16]	; 11020 <__lxstat64@plt+0x3c>
   1100c:	push	{ip}		; (str ip, [sp, #-4]!)
   11010:	ldr	r0, [pc, #12]	; 11024 <__lxstat64@plt+0x40>
   11014:	ldr	r3, [pc, #12]	; 11028 <__lxstat64@plt+0x44>
   11018:	bl	10ec4 <__libc_start_main@plt>
   1101c:	bl	10fd8 <abort@plt>
   11020:	andeq	r5, r1, r4, ror ip
   11024:	andeq	r1, r1, ip, asr #9
   11028:	andeq	r5, r1, r4, lsl ip
   1102c:	ldr	r3, [pc, #20]	; 11048 <__lxstat64@plt+0x64>
   11030:	ldr	r2, [pc, #20]	; 1104c <__lxstat64@plt+0x68>
   11034:	add	r3, pc, r3
   11038:	ldr	r2, [r3, r2]
   1103c:	cmp	r2, #0
   11040:	bxeq	lr
   11044:	b	10edc <__gmon_start__@plt>
   11048:	andeq	r5, r1, r4, asr #31
   1104c:	ldrdeq	r0, [r0], -r8
   11050:	ldr	r0, [pc, #24]	; 11070 <__lxstat64@plt+0x8c>
   11054:	ldr	r3, [pc, #24]	; 11074 <__lxstat64@plt+0x90>
   11058:	cmp	r3, r0
   1105c:	bxeq	lr
   11060:	ldr	r3, [pc, #16]	; 11078 <__lxstat64@plt+0x94>
   11064:	cmp	r3, #0
   11068:	bxeq	lr
   1106c:	bx	r3
   11070:	andeq	r7, r2, r0, lsr r1
   11074:	andeq	r7, r2, r0, lsr r1
   11078:	andeq	r0, r0, r0
   1107c:	ldr	r0, [pc, #36]	; 110a8 <__lxstat64@plt+0xc4>
   11080:	ldr	r1, [pc, #36]	; 110ac <__lxstat64@plt+0xc8>
   11084:	sub	r1, r1, r0
   11088:	asr	r1, r1, #2
   1108c:	add	r1, r1, r1, lsr #31
   11090:	asrs	r1, r1, #1
   11094:	bxeq	lr
   11098:	ldr	r3, [pc, #16]	; 110b0 <__lxstat64@plt+0xcc>
   1109c:	cmp	r3, #0
   110a0:	bxeq	lr
   110a4:	bx	r3
   110a8:	andeq	r7, r2, r0, lsr r1
   110ac:	andeq	r7, r2, r0, lsr r1
   110b0:	andeq	r0, r0, r0
   110b4:	push	{r4, lr}
   110b8:	ldr	r4, [pc, #24]	; 110d8 <__lxstat64@plt+0xf4>
   110bc:	ldrb	r3, [r4]
   110c0:	cmp	r3, #0
   110c4:	popne	{r4, pc}
   110c8:	bl	11050 <__lxstat64@plt+0x6c>
   110cc:	mov	r3, #1
   110d0:	strb	r3, [r4]
   110d4:	pop	{r4, pc}
   110d8:	andeq	r7, r2, r0, asr #2
   110dc:	b	1107c <__lxstat64@plt+0x98>
   110e0:	push	{fp, lr}
   110e4:	mov	fp, sp
   110e8:	mov	r4, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11304 <__lxstat64@plt+0x320>
   110f4:	movw	r1, #23779	; 0x5ce3
   110f8:	movt	r1, #1
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	bl	10e10 <dcgettext@plt>
   11108:	movw	r5, #28988	; 0x713c
   1110c:	movt	r5, #2
   11110:	ldr	r1, [r5]
   11114:	bl	10d98 <fputs_unlocked@plt>
   11118:	movw	r1, #23864	; 0x5d38
   1111c:	movt	r1, #1
   11120:	mov	r0, #0
   11124:	mov	r2, #5
   11128:	bl	10e10 <dcgettext@plt>
   1112c:	ldr	r1, [r5]
   11130:	bl	10d98 <fputs_unlocked@plt>
   11134:	movw	r1, #23913	; 0x5d69
   11138:	movt	r1, #1
   1113c:	mov	r0, #0
   11140:	mov	r2, #5
   11144:	bl	10e10 <dcgettext@plt>
   11148:	ldr	r1, [r5]
   1114c:	bl	10d98 <fputs_unlocked@plt>
   11150:	movw	r1, #23958	; 0x5d96
   11154:	movt	r1, #1
   11158:	mov	r0, #0
   1115c:	mov	r2, #5
   11160:	bl	10e10 <dcgettext@plt>
   11164:	ldr	r1, [r5]
   11168:	bl	10d98 <fputs_unlocked@plt>
   1116c:	movw	r1, #24012	; 0x5dcc
   11170:	movt	r1, #1
   11174:	mov	r0, #0
   11178:	mov	r2, #5
   1117c:	bl	10e10 <dcgettext@plt>
   11180:	ldr	r1, [r5]
   11184:	bl	10d98 <fputs_unlocked@plt>
   11188:	movw	r1, #24132	; 0x5e44
   1118c:	movt	r1, #1
   11190:	mov	r0, #0
   11194:	mov	r2, #5
   11198:	bl	10e10 <dcgettext@plt>
   1119c:	ldr	r1, [r5]
   111a0:	bl	10d98 <fputs_unlocked@plt>
   111a4:	movw	r1, #24381	; 0x5f3d
   111a8:	movt	r1, #1
   111ac:	mov	r0, #0
   111b0:	mov	r2, #5
   111b4:	bl	10e10 <dcgettext@plt>
   111b8:	ldr	r1, [r5]
   111bc:	bl	10d98 <fputs_unlocked@plt>
   111c0:	movw	r1, #24631	; 0x6037
   111c4:	movt	r1, #1
   111c8:	mov	r0, #0
   111cc:	mov	r2, #5
   111d0:	bl	10e10 <dcgettext@plt>
   111d4:	ldr	r1, [r5]
   111d8:	bl	10d98 <fputs_unlocked@plt>
   111dc:	movw	r1, #25007	; 0x61af
   111e0:	movt	r1, #1
   111e4:	mov	r0, #0
   111e8:	mov	r2, #5
   111ec:	bl	10e10 <dcgettext@plt>
   111f0:	ldr	r1, [r5]
   111f4:	bl	10d98 <fputs_unlocked@plt>
   111f8:	movw	r1, #25196	; 0x626c
   111fc:	movt	r1, #1
   11200:	mov	r0, #0
   11204:	mov	r2, #5
   11208:	bl	10e10 <dcgettext@plt>
   1120c:	ldr	r1, [r5]
   11210:	bl	10d98 <fputs_unlocked@plt>
   11214:	movw	r1, #25367	; 0x6317
   11218:	movt	r1, #1
   1121c:	mov	r0, #0
   11220:	mov	r2, #5
   11224:	bl	10e10 <dcgettext@plt>
   11228:	ldr	r1, [r5]
   1122c:	bl	10d98 <fputs_unlocked@plt>
   11230:	movw	r1, #25642	; 0x642a
   11234:	movt	r1, #1
   11238:	mov	r0, #0
   1123c:	mov	r2, #5
   11240:	bl	10e10 <dcgettext@plt>
   11244:	ldr	r1, [r5]
   11248:	bl	10d98 <fputs_unlocked@plt>
   1124c:	movw	r1, #26002	; 0x6592
   11250:	movt	r1, #1
   11254:	mov	r0, #0
   11258:	mov	r2, #5
   1125c:	bl	10e10 <dcgettext@plt>
   11260:	ldr	r1, [r5]
   11264:	bl	10d98 <fputs_unlocked@plt>
   11268:	movw	r1, #26289	; 0x66b1
   1126c:	movt	r1, #1
   11270:	mov	r0, #0
   11274:	mov	r2, #5
   11278:	bl	10e10 <dcgettext@plt>
   1127c:	ldr	r1, [r5]
   11280:	bl	10d98 <fputs_unlocked@plt>
   11284:	movw	r1, #26514	; 0x6792
   11288:	movt	r1, #1
   1128c:	mov	r0, #0
   11290:	mov	r2, #5
   11294:	bl	10e10 <dcgettext@plt>
   11298:	ldr	r1, [r5]
   1129c:	bl	10d98 <fputs_unlocked@plt>
   112a0:	movw	r1, #26636	; 0x680c
   112a4:	movt	r1, #1
   112a8:	mov	r0, #0
   112ac:	mov	r2, #5
   112b0:	bl	10e10 <dcgettext@plt>
   112b4:	ldr	r1, [r5]
   112b8:	bl	10d98 <fputs_unlocked@plt>
   112bc:	movw	r1, #26772	; 0x6894
   112c0:	movt	r1, #1
   112c4:	mov	r0, #0
   112c8:	mov	r2, #5
   112cc:	bl	10e10 <dcgettext@plt>
   112d0:	mov	r5, r0
   112d4:	movw	r1, #26963	; 0x6953
   112d8:	movt	r1, #1
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	bl	10e10 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f3c <__printf_chk@plt>
   112f8:	bl	11348 <__lxstat64@plt+0x364>
   112fc:	mov	r0, r4
   11300:	bl	10ef4 <exit@plt>
   11304:	movw	r0, #28984	; 0x7138
   11308:	movt	r0, #2
   1130c:	ldr	r5, [r0]
   11310:	movw	r1, #23740	; 0x5cbc
   11314:	movt	r1, #1
   11318:	mov	r0, #0
   1131c:	mov	r2, #5
   11320:	bl	10e10 <dcgettext@plt>
   11324:	mov	r2, r0
   11328:	movw	r0, #29016	; 0x7158
   1132c:	movt	r0, #2
   11330:	ldr	r3, [r0]
   11334:	mov	r0, r5
   11338:	mov	r1, #1
   1133c:	bl	10f54 <__fprintf_chk@plt>
   11340:	mov	r0, r4
   11344:	bl	10ef4 <exit@plt>
   11348:	push	{r4, r5, fp, lr}
   1134c:	add	fp, sp, #8
   11350:	sub	sp, sp, #56	; 0x38
   11354:	movw	r0, #27640	; 0x6bf8
   11358:	movt	r0, #1
   1135c:	add	r1, r0, #32
   11360:	mov	r5, sp
   11364:	mov	r2, #48	; 0x30
   11368:	vld1.64	{d16-d17}, [r1]
   1136c:	add	r1, r5, #32
   11370:	add	r3, r0, #16
   11374:	vld1.64	{d18-d19}, [r0], r2
   11378:	vld1.64	{d20-d21}, [r3]
   1137c:	vldr	d22, [r0]
   11380:	vst1.64	{d16-d17}, [r1]
   11384:	add	r0, r5, #16
   11388:	vst1.64	{d20-d21}, [r0]
   1138c:	mov	r0, r5
   11390:	vst1.64	{d18-d19}, [r0], r2
   11394:	vstr	d22, [r0]
   11398:	ldr	r1, [sp]
   1139c:	cmp	r1, #0
   113a0:	beq	113c8 <__lxstat64@plt+0x3e4>
   113a4:	mov	r5, sp
   113a8:	movw	r4, #26977	; 0x6961
   113ac:	movt	r4, #1
   113b0:	mov	r0, r4
   113b4:	bl	10db0 <strcmp@plt>
   113b8:	cmp	r0, #0
   113bc:	ldrne	r1, [r5, #8]!
   113c0:	cmpne	r1, #0
   113c4:	bne	113b0 <__lxstat64@plt+0x3cc>
   113c8:	ldr	r4, [r5, #4]
   113cc:	movw	r1, #27117	; 0x69ed
   113d0:	movt	r1, #1
   113d4:	mov	r0, #0
   113d8:	mov	r2, #5
   113dc:	bl	10e10 <dcgettext@plt>
   113e0:	mov	r1, r0
   113e4:	movw	r2, #27140	; 0x6a04
   113e8:	movt	r2, #1
   113ec:	movw	r3, #27154	; 0x6a12
   113f0:	movt	r3, #1
   113f4:	mov	r0, #1
   113f8:	bl	10f3c <__printf_chk@plt>
   113fc:	movw	r5, #26977	; 0x6961
   11400:	movt	r5, #1
   11404:	cmp	r4, #0
   11408:	moveq	r4, r5
   1140c:	mov	r0, #5
   11410:	mov	r1, #0
   11414:	bl	10f78 <setlocale@plt>
   11418:	cmp	r0, #0
   1141c:	beq	1145c <__lxstat64@plt+0x478>
   11420:	movw	r1, #27194	; 0x6a3a
   11424:	movt	r1, #1
   11428:	mov	r2, #3
   1142c:	bl	10fcc <strncmp@plt>
   11430:	cmp	r0, #0
   11434:	beq	1145c <__lxstat64@plt+0x478>
   11438:	movw	r1, #27198	; 0x6a3e
   1143c:	movt	r1, #1
   11440:	mov	r0, #0
   11444:	mov	r2, #5
   11448:	bl	10e10 <dcgettext@plt>
   1144c:	movw	r1, #28988	; 0x713c
   11450:	movt	r1, #2
   11454:	ldr	r1, [r1]
   11458:	bl	10d98 <fputs_unlocked@plt>
   1145c:	movw	r1, #27269	; 0x6a85
   11460:	movt	r1, #1
   11464:	mov	r0, #0
   11468:	mov	r2, #5
   1146c:	bl	10e10 <dcgettext@plt>
   11470:	mov	r1, r0
   11474:	movw	r2, #27154	; 0x6a12
   11478:	movt	r2, #1
   1147c:	mov	r0, #1
   11480:	mov	r3, r5
   11484:	bl	10f3c <__printf_chk@plt>
   11488:	movw	r1, #27296	; 0x6aa0
   1148c:	movt	r1, #1
   11490:	mov	r0, #0
   11494:	mov	r2, #5
   11498:	bl	10e10 <dcgettext@plt>
   1149c:	mov	r1, r0
   114a0:	movw	r0, #27050	; 0x69aa
   114a4:	movt	r0, #1
   114a8:	movw	r3, #23912	; 0x5d68
   114ac:	movt	r3, #1
   114b0:	cmp	r4, r5
   114b4:	moveq	r3, r0
   114b8:	mov	r0, #1
   114bc:	mov	r2, r4
   114c0:	bl	10f3c <__printf_chk@plt>
   114c4:	sub	sp, fp, #8
   114c8:	pop	{r4, r5, fp, pc}
   114cc:	push	{r4, r5, r6, r7, fp, lr}
   114d0:	add	fp, sp, #16
   114d4:	mov	r5, r1
   114d8:	mov	r4, r0
   114dc:	ldr	r0, [r1]
   114e0:	bl	12b98 <__lxstat64@plt+0x1bb4>
   114e4:	movw	r1, #23912	; 0x5d68
   114e8:	movt	r1, #1
   114ec:	mov	r0, #6
   114f0:	bl	10f78 <setlocale@plt>
   114f4:	movw	r6, #27144	; 0x6a08
   114f8:	movt	r6, #1
   114fc:	movw	r1, #26982	; 0x6966
   11500:	movt	r1, #1
   11504:	mov	r0, r6
   11508:	bl	10fa8 <bindtextdomain@plt>
   1150c:	mov	r0, r6
   11510:	bl	10e28 <textdomain@plt>
   11514:	bl	115a8 <__lxstat64@plt+0x5c4>
   11518:	movw	r0, #10836	; 0x2a54
   1151c:	movt	r0, #1
   11520:	bl	15c78 <__lxstat64@plt+0x4c94>
   11524:	movw	r6, #28996	; 0x7144
   11528:	movt	r6, #2
   1152c:	str	r5, [r6]
   11530:	movw	r7, #29000	; 0x7148
   11534:	movt	r7, #2
   11538:	str	r4, [r7]
   1153c:	movw	r5, #29004	; 0x714c
   11540:	movt	r5, #2
   11544:	mov	r0, #1
   11548:	str	r0, [r5]
   1154c:	cmp	r4, #2
   11550:	poplt	{r4, r5, r6, r7, fp, pc}
   11554:	sub	r0, r4, #1
   11558:	bl	115bc <__lxstat64@plt+0x5d8>
   1155c:	ldr	r1, [r7]
   11560:	ldr	r2, [r5]
   11564:	cmp	r2, r1
   11568:	bne	11574 <__lxstat64@plt+0x590>
   1156c:	eor	r0, r0, #1
   11570:	pop	{r4, r5, r6, r7, fp, pc}
   11574:	movw	r1, #27006	; 0x697e
   11578:	movt	r1, #1
   1157c:	mov	r0, #0
   11580:	mov	r2, #5
   11584:	bl	10e10 <dcgettext@plt>
   11588:	mov	r4, r0
   1158c:	ldr	r0, [r5]
   11590:	ldr	r1, [r6]
   11594:	ldr	r0, [r1, r0, lsl #2]
   11598:	bl	143d0 <__lxstat64@plt+0x33ec>
   1159c:	mov	r1, r0
   115a0:	mov	r0, r4
   115a4:	bl	116b0 <__lxstat64@plt+0x6cc>
   115a8:	movw	r0, #28904	; 0x70e8
   115ac:	movt	r0, #2
   115b0:	mov	r1, #2
   115b4:	str	r1, [r0]
   115b8:	bx	lr
   115bc:	push	{r4, r5, r6, sl, fp, lr}
   115c0:	add	fp, sp, #16
   115c4:	sub	r1, r0, #1
   115c8:	cmp	r1, #3
   115cc:	bhi	11688 <__lxstat64@plt+0x6a4>
   115d0:	add	r0, pc, #0
   115d4:	ldr	pc, [r0, r1, lsl #2]
   115d8:	andeq	r1, r1, r8, ror #11
   115dc:	andeq	r1, r1, r0, lsl #13
   115e0:	strdeq	r1, [r1], -r0
   115e4:	strdeq	r1, [r1], -r8
   115e8:	pop	{r4, r5, r6, sl, fp, lr}
   115ec:	b	116ec <__lxstat64@plt+0x708>
   115f0:	pop	{r4, r5, r6, sl, fp, lr}
   115f4:	b	117a0 <__lxstat64@plt+0x7bc>
   115f8:	movw	r0, #29004	; 0x714c
   115fc:	movt	r0, #2
   11600:	ldr	r5, [r0]
   11604:	movw	r0, #28996	; 0x7144
   11608:	movt	r0, #2
   1160c:	ldr	r6, [r0]
   11610:	ldr	r4, [r6, r5, lsl #2]
   11614:	movw	r1, #27347	; 0x6ad3
   11618:	movt	r1, #1
   1161c:	mov	r0, r4
   11620:	bl	10db0 <strcmp@plt>
   11624:	cmp	r0, #0
   11628:	beq	11698 <__lxstat64@plt+0x6b4>
   1162c:	movw	r1, #27349	; 0x6ad5
   11630:	movt	r1, #1
   11634:	mov	r0, r4
   11638:	bl	10db0 <strcmp@plt>
   1163c:	cmp	r0, #0
   11640:	bne	11690 <__lxstat64@plt+0x6ac>
   11644:	add	r0, r6, r5, lsl #2
   11648:	ldr	r0, [r0, #12]
   1164c:	movw	r1, #27351	; 0x6ad7
   11650:	movt	r1, #1
   11654:	bl	10db0 <strcmp@plt>
   11658:	cmp	r0, #0
   1165c:	bne	11690 <__lxstat64@plt+0x6ac>
   11660:	mov	r0, #0
   11664:	bl	118d4 <__lxstat64@plt+0x8f0>
   11668:	bl	11720 <__lxstat64@plt+0x73c>
   1166c:	mov	r4, r0
   11670:	mov	r0, #0
   11674:	bl	118d4 <__lxstat64@plt+0x8f0>
   11678:	mov	r0, r4
   1167c:	pop	{r4, r5, r6, sl, fp, pc}
   11680:	pop	{r4, r5, r6, sl, fp, lr}
   11684:	b	11720 <__lxstat64@plt+0x73c>
   11688:	cmp	r0, #0
   1168c:	ble	116ac <__lxstat64@plt+0x6c8>
   11690:	pop	{r4, r5, r6, sl, fp, lr}
   11694:	b	11914 <__lxstat64@plt+0x930>
   11698:	mov	r0, #1
   1169c:	bl	118d4 <__lxstat64@plt+0x8f0>
   116a0:	bl	117a0 <__lxstat64@plt+0x7bc>
   116a4:	eor	r0, r0, #1
   116a8:	pop	{r4, r5, r6, sl, fp, pc}
   116ac:	bl	10fd8 <abort@plt>
   116b0:	sub	sp, sp, #12
   116b4:	push	{fp, lr}
   116b8:	mov	fp, sp
   116bc:	sub	sp, sp, #4
   116c0:	mov	ip, r0
   116c4:	add	r0, fp, #8
   116c8:	stm	r0, {r1, r2, r3}
   116cc:	add	r3, fp, #8
   116d0:	str	r3, [sp]
   116d4:	mov	r0, #0
   116d8:	mov	r1, #0
   116dc:	mov	r2, ip
   116e0:	bl	14b28 <__lxstat64@plt+0x3b44>
   116e4:	mov	r0, #2
   116e8:	bl	10ef4 <exit@plt>
   116ec:	movw	r0, #29004	; 0x714c
   116f0:	movt	r0, #2
   116f4:	ldr	r1, [r0]
   116f8:	add	r2, r1, #1
   116fc:	str	r2, [r0]
   11700:	movw	r0, #28996	; 0x7144
   11704:	movt	r0, #2
   11708:	ldr	r0, [r0]
   1170c:	ldr	r0, [r0, r1, lsl #2]
   11710:	ldrb	r0, [r0]
   11714:	cmp	r0, #0
   11718:	movwne	r0, #1
   1171c:	bx	lr
   11720:	push	{r4, sl, fp, lr}
   11724:	add	fp, sp, #8
   11728:	movw	r0, #29004	; 0x714c
   1172c:	movt	r0, #2
   11730:	ldr	r0, [r0]
   11734:	movw	r1, #28996	; 0x7144
   11738:	movt	r1, #2
   1173c:	ldr	r1, [r1]
   11740:	ldr	r4, [r1, r0, lsl #2]
   11744:	movw	r1, #27347	; 0x6ad3
   11748:	movt	r1, #1
   1174c:	mov	r0, r4
   11750:	bl	10db0 <strcmp@plt>
   11754:	cmp	r0, #0
   11758:	beq	11788 <__lxstat64@plt+0x7a4>
   1175c:	ldrb	r0, [r4]
   11760:	cmp	r0, #45	; 0x2d
   11764:	bne	1179c <__lxstat64@plt+0x7b8>
   11768:	ldrb	r0, [r4, #1]
   1176c:	cmp	r0, #0
   11770:	beq	1179c <__lxstat64@plt+0x7b8>
   11774:	ldrb	r0, [r4, #2]
   11778:	cmp	r0, #0
   1177c:	bne	1179c <__lxstat64@plt+0x7b8>
   11780:	pop	{r4, sl, fp, lr}
   11784:	b	11944 <__lxstat64@plt+0x960>
   11788:	mov	r0, #0
   1178c:	bl	118d4 <__lxstat64@plt+0x8f0>
   11790:	bl	116ec <__lxstat64@plt+0x708>
   11794:	eor	r0, r0, #1
   11798:	pop	{r4, sl, fp, pc}
   1179c:	bl	11f2c <__lxstat64@plt+0xf48>
   117a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   117a4:	add	fp, sp, #24
   117a8:	movw	r8, #29004	; 0x714c
   117ac:	movt	r8, #2
   117b0:	ldr	r5, [r8]
   117b4:	movw	r9, #28996	; 0x7144
   117b8:	movt	r9, #2
   117bc:	ldr	r7, [r9]
   117c0:	add	r6, r7, r5, lsl #2
   117c4:	ldr	r4, [r6, #4]
   117c8:	mov	r0, r4
   117cc:	bl	12078 <__lxstat64@plt+0x1094>
   117d0:	cmp	r0, #0
   117d4:	beq	117e4 <__lxstat64@plt+0x800>
   117d8:	mov	r0, #0
   117dc:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   117e0:	b	121ac <__lxstat64@plt+0x11c8>
   117e4:	ldr	r5, [r7, r5, lsl #2]
   117e8:	movw	r1, #27347	; 0x6ad3
   117ec:	movt	r1, #1
   117f0:	mov	r0, r5
   117f4:	bl	10db0 <strcmp@plt>
   117f8:	cmp	r0, #0
   117fc:	beq	11868 <__lxstat64@plt+0x884>
   11800:	movw	r1, #27349	; 0x6ad5
   11804:	movt	r1, #1
   11808:	mov	r0, r5
   1180c:	bl	10db0 <strcmp@plt>
   11810:	cmp	r0, #0
   11814:	bne	11830 <__lxstat64@plt+0x84c>
   11818:	ldr	r0, [r6, #8]
   1181c:	movw	r1, #27351	; 0x6ad7
   11820:	movt	r1, #1
   11824:	bl	10db0 <strcmp@plt>
   11828:	cmp	r0, #0
   1182c:	beq	1187c <__lxstat64@plt+0x898>
   11830:	movw	r1, #27426	; 0x6b22
   11834:	movt	r1, #1
   11838:	mov	r0, r4
   1183c:	bl	10db0 <strcmp@plt>
   11840:	cmp	r0, #0
   11844:	beq	11860 <__lxstat64@plt+0x87c>
   11848:	movw	r1, #27429	; 0x6b25
   1184c:	movt	r1, #1
   11850:	mov	r0, r4
   11854:	bl	10db0 <strcmp@plt>
   11858:	cmp	r0, #0
   1185c:	bne	1189c <__lxstat64@plt+0x8b8>
   11860:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   11864:	b	11914 <__lxstat64@plt+0x930>
   11868:	mov	r0, #1
   1186c:	bl	118d4 <__lxstat64@plt+0x8f0>
   11870:	bl	11720 <__lxstat64@plt+0x73c>
   11874:	eor	r0, r0, #1
   11878:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1187c:	mov	r0, #0
   11880:	bl	118d4 <__lxstat64@plt+0x8f0>
   11884:	bl	116ec <__lxstat64@plt+0x708>
   11888:	mov	r4, r0
   1188c:	mov	r0, #0
   11890:	bl	118d4 <__lxstat64@plt+0x8f0>
   11894:	mov	r0, r4
   11898:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1189c:	movw	r1, #27432	; 0x6b28
   118a0:	movt	r1, #1
   118a4:	mov	r0, #0
   118a8:	mov	r2, #5
   118ac:	bl	10e10 <dcgettext@plt>
   118b0:	mov	r4, r0
   118b4:	ldr	r0, [r8]
   118b8:	ldr	r1, [r9]
   118bc:	add	r0, r1, r0, lsl #2
   118c0:	ldr	r0, [r0, #4]
   118c4:	bl	143d0 <__lxstat64@plt+0x33ec>
   118c8:	mov	r1, r0
   118cc:	mov	r0, r4
   118d0:	bl	116b0 <__lxstat64@plt+0x6cc>
   118d4:	movw	r1, #29004	; 0x714c
   118d8:	movt	r1, #2
   118dc:	ldr	r2, [r1]
   118e0:	add	r2, r2, #1
   118e4:	str	r2, [r1]
   118e8:	movw	r1, #29000	; 0x7148
   118ec:	movt	r1, #2
   118f0:	ldr	r1, [r1]
   118f4:	cmp	r2, r1
   118f8:	bxlt	lr
   118fc:	cmp	r0, #0
   11900:	bne	11908 <__lxstat64@plt+0x924>
   11904:	bx	lr
   11908:	push	{fp, lr}
   1190c:	mov	fp, sp
   11910:	bl	11f2c <__lxstat64@plt+0xf48>
   11914:	movw	r0, #29000	; 0x7148
   11918:	movt	r0, #2
   1191c:	ldr	r0, [r0]
   11920:	movw	r1, #29004	; 0x714c
   11924:	movt	r1, #2
   11928:	ldr	r1, [r1]
   1192c:	cmp	r1, r0
   11930:	bge	11938 <__lxstat64@plt+0x954>
   11934:	b	1267c <__lxstat64@plt+0x1698>
   11938:	push	{fp, lr}
   1193c:	mov	fp, sp
   11940:	bl	11f2c <__lxstat64@plt+0xf48>
   11944:	push	{r4, r5, r6, sl, fp, lr}
   11948:	add	fp, sp, #16
   1194c:	sub	sp, sp, #120	; 0x78
   11950:	movw	r6, #29004	; 0x714c
   11954:	movt	r6, #2
   11958:	ldr	r0, [r6]
   1195c:	movw	r5, #28996	; 0x7144
   11960:	movt	r5, #2
   11964:	ldr	r1, [r5]
   11968:	ldr	r0, [r1, r0, lsl #2]
   1196c:	ldrb	r0, [r0, #1]
   11970:	sub	r0, r0, #71	; 0x47
   11974:	cmp	r0, #51	; 0x33
   11978:	bhi	11ef8 <__lxstat64@plt+0xf14>
   1197c:	add	r1, pc, #0
   11980:	ldr	pc, [r1, r0, lsl #2]
   11984:	andeq	r1, r1, ip, lsl #22
   11988:	strdeq	r1, [r1], -r8
   1198c:	strdeq	r1, [r1], -r8
   11990:	strdeq	r1, [r1], -r8
   11994:	strdeq	r1, [r1], -r8
   11998:	andeq	r1, r1, r4, asr sl
   1199c:	strdeq	r1, [r1], -r8
   119a0:	andeq	r1, r1, ip, asr fp
   119a4:			; <UNDEFINED> instruction: 0x00011bb8
   119a8:	strdeq	r1, [r1], -r8
   119ac:	strdeq	r1, [r1], -r8
   119b0:	strdeq	r1, [r1], -r8
   119b4:	andeq	r1, r1, r8, lsl #24
   119b8:	strdeq	r1, [r1], -r8
   119bc:	strdeq	r1, [r1], -r8
   119c0:	strdeq	r1, [r1], -r8
   119c4:	strdeq	r1, [r1], -r8
   119c8:	strdeq	r1, [r1], -r8
   119cc:	strdeq	r1, [r1], -r8
   119d0:	strdeq	r1, [r1], -r8
   119d4:	strdeq	r1, [r1], -r8
   119d8:	strdeq	r1, [r1], -r8
   119dc:	strdeq	r1, [r1], -r8
   119e0:	strdeq	r1, [r1], -r8
   119e4:	strdeq	r1, [r1], -r8
   119e8:	strdeq	r1, [r1], -r8
   119ec:	strdeq	r1, [r1], -r8
   119f0:	andeq	r1, r1, r0, asr #24
   119f4:	andeq	r1, r1, r8, ror ip
   119f8:			; <UNDEFINED> instruction: 0x00011cb0
   119fc:	andeq	r1, r1, ip, lsl #21
   11a00:	andeq	r1, r1, r8, ror #25
   11a04:	andeq	r1, r1, ip, lsr #21
   11a08:	andeq	r1, r1, r4, asr sl
   11a0c:	strdeq	r1, [r1], -r8
   11a10:	strdeq	r1, [r1], -r8
   11a14:	ldrdeq	r1, [r1], -ip
   11a18:	strdeq	r1, [r1], -r8
   11a1c:	strdeq	r1, [r1], -r8
   11a20:	andeq	r1, r1, r0, lsr #26
   11a24:	strdeq	r1, [r1], -r8
   11a28:	strdeq	r1, [r1], -ip
   11a2c:	strdeq	r1, [r1], -r8
   11a30:	andeq	r1, r1, r4, asr #26
   11a34:	andeq	r1, r1, r4, ror #28
   11a38:	andeq	r1, r1, r0, ror #26
   11a3c:	andeq	r1, r1, r4, lsr lr
   11a40:	strdeq	r1, [r1], -r8
   11a44:	andeq	r1, r1, r8, lsr #29
   11a48:	andeq	r1, r1, r4, asr #27
   11a4c:	strdeq	r1, [r1], -r8
   11a50:	andeq	r1, r1, r0, ror #27
   11a54:	bl	11f7c <__lxstat64@plt+0xf98>
   11a58:	ldr	r0, [r6]
   11a5c:	ldr	r1, [r5]
   11a60:	add	r0, r1, r0, lsl #2
   11a64:	ldr	r0, [r0, #-4]
   11a68:	add	r1, sp, #16
   11a6c:	bl	15ca0 <__lxstat64@plt+0x4cbc>
   11a70:	mov	r4, #0
   11a74:	cmp	r0, #0
   11a78:	bne	11ecc <__lxstat64@plt+0xee8>
   11a7c:	ldr	r0, [sp, #32]
   11a80:	and	r0, r0, #61440	; 0xf000
   11a84:	sub	r0, r0, #40960	; 0xa000
   11a88:	b	11ec4 <__lxstat64@plt+0xee0>
   11a8c:	bl	11f7c <__lxstat64@plt+0xf98>
   11a90:	ldr	r0, [r6]
   11a94:	ldr	r1, [r5]
   11a98:	add	r0, r1, r0, lsl #2
   11a9c:	ldr	r0, [r0, #-4]
   11aa0:	add	r1, sp, #16
   11aa4:	bl	15c90 <__lxstat64@plt+0x4cac>
   11aa8:	b	11ec4 <__lxstat64@plt+0xee0>
   11aac:	bl	11f7c <__lxstat64@plt+0xf98>
   11ab0:	ldr	r0, [r6]
   11ab4:	ldr	r1, [r5]
   11ab8:	add	r0, r1, r0, lsl #2
   11abc:	ldr	r0, [r0, #-4]
   11ac0:	add	r1, sp, #16
   11ac4:	bl	15c90 <__lxstat64@plt+0x4cac>
   11ac8:	mov	r4, #0
   11acc:	cmp	r0, #0
   11ad0:	ldrbeq	r0, [sp, #33]	; 0x21
   11ad4:	ubfxeq	r4, r0, #2, #1
   11ad8:	b	11ecc <__lxstat64@plt+0xee8>
   11adc:	bl	11f7c <__lxstat64@plt+0xf98>
   11ae0:	ldr	r0, [r6]
   11ae4:	ldr	r1, [r5]
   11ae8:	add	r0, r1, r0, lsl #2
   11aec:	ldr	r0, [r0, #-4]
   11af0:	add	r1, sp, #16
   11af4:	bl	15c90 <__lxstat64@plt+0x4cac>
   11af8:	mov	r4, #0
   11afc:	cmp	r0, #0
   11b00:	ldrbeq	r0, [sp, #33]	; 0x21
   11b04:	ubfxeq	r4, r0, #1, #1
   11b08:	b	11ecc <__lxstat64@plt+0xee8>
   11b0c:	bl	11f7c <__lxstat64@plt+0xf98>
   11b10:	ldr	r0, [r6]
   11b14:	ldr	r1, [r5]
   11b18:	add	r0, r1, r0, lsl #2
   11b1c:	ldr	r0, [r0, #-4]
   11b20:	add	r1, sp, #16
   11b24:	bl	15c90 <__lxstat64@plt+0x4cac>
   11b28:	mov	r4, #0
   11b2c:	cmp	r0, #0
   11b30:	bne	11ecc <__lxstat64@plt+0xee8>
   11b34:	bl	10f0c <__errno_location@plt>
   11b38:	mov	r5, r0
   11b3c:	mov	r4, #0
   11b40:	str	r4, [r0]
   11b44:	bl	10e4c <getegid@plt>
   11b48:	cmn	r0, #1
   11b4c:	beq	11ed8 <__lxstat64@plt+0xef4>
   11b50:	ldr	r1, [sp, #44]	; 0x2c
   11b54:	sub	r0, r0, r1
   11b58:	b	11ec4 <__lxstat64@plt+0xee0>
   11b5c:	bl	11f7c <__lxstat64@plt+0xf98>
   11b60:	ldr	r0, [r6]
   11b64:	ldr	r1, [r5]
   11b68:	add	r0, r1, r0, lsl #2
   11b6c:	ldr	r0, [r0, #-4]
   11b70:	add	r1, sp, #16
   11b74:	bl	15c90 <__lxstat64@plt+0x4cac>
   11b78:	mov	r4, #0
   11b7c:	cmp	r0, #0
   11b80:	bne	11ecc <__lxstat64@plt+0xee8>
   11b84:	add	r0, sp, #8
   11b88:	add	r4, sp, #16
   11b8c:	mov	r1, r4
   11b90:	bl	14804 <__lxstat64@plt+0x3820>
   11b94:	mov	r0, sp
   11b98:	mov	r1, r4
   11b9c:	bl	1481c <__lxstat64@plt+0x3838>
   11ba0:	ldm	sp, {r0, r1, r2, r3}
   11ba4:	bl	14aa8 <__lxstat64@plt+0x3ac4>
   11ba8:	mov	r4, #0
   11bac:	cmp	r0, #0
   11bb0:	movwgt	r4, #1
   11bb4:	b	11ecc <__lxstat64@plt+0xee8>
   11bb8:	bl	11f7c <__lxstat64@plt+0xf98>
   11bbc:	ldr	r0, [r6]
   11bc0:	ldr	r1, [r5]
   11bc4:	add	r0, r1, r0, lsl #2
   11bc8:	ldr	r0, [r0, #-4]
   11bcc:	add	r1, sp, #16
   11bd0:	bl	15c90 <__lxstat64@plt+0x4cac>
   11bd4:	mov	r4, #0
   11bd8:	cmp	r0, #0
   11bdc:	bne	11ecc <__lxstat64@plt+0xee8>
   11be0:	bl	10f0c <__errno_location@plt>
   11be4:	mov	r5, r0
   11be8:	mov	r4, #0
   11bec:	str	r4, [r0]
   11bf0:	bl	10e34 <geteuid@plt>
   11bf4:	cmn	r0, #1
   11bf8:	beq	11ee8 <__lxstat64@plt+0xf04>
   11bfc:	ldr	r1, [sp, #40]	; 0x28
   11c00:	sub	r0, r0, r1
   11c04:	b	11ec4 <__lxstat64@plt+0xee0>
   11c08:	bl	11f7c <__lxstat64@plt+0xf98>
   11c0c:	ldr	r0, [r6]
   11c10:	ldr	r1, [r5]
   11c14:	add	r0, r1, r0, lsl #2
   11c18:	ldr	r0, [r0, #-4]
   11c1c:	add	r1, sp, #16
   11c20:	bl	15c90 <__lxstat64@plt+0x4cac>
   11c24:	mov	r4, #0
   11c28:	cmp	r0, #0
   11c2c:	bne	11ecc <__lxstat64@plt+0xee8>
   11c30:	ldr	r0, [sp, #32]
   11c34:	and	r0, r0, #61440	; 0xf000
   11c38:	sub	r0, r0, #49152	; 0xc000
   11c3c:	b	11ec4 <__lxstat64@plt+0xee0>
   11c40:	bl	11f7c <__lxstat64@plt+0xf98>
   11c44:	ldr	r0, [r6]
   11c48:	ldr	r1, [r5]
   11c4c:	add	r0, r1, r0, lsl #2
   11c50:	ldr	r0, [r0, #-4]
   11c54:	add	r1, sp, #16
   11c58:	bl	15c90 <__lxstat64@plt+0x4cac>
   11c5c:	mov	r4, #0
   11c60:	cmp	r0, #0
   11c64:	bne	11ecc <__lxstat64@plt+0xee8>
   11c68:	ldr	r0, [sp, #32]
   11c6c:	and	r0, r0, #61440	; 0xf000
   11c70:	sub	r0, r0, #24576	; 0x6000
   11c74:	b	11ec4 <__lxstat64@plt+0xee0>
   11c78:	bl	11f7c <__lxstat64@plt+0xf98>
   11c7c:	ldr	r0, [r6]
   11c80:	ldr	r1, [r5]
   11c84:	add	r0, r1, r0, lsl #2
   11c88:	ldr	r0, [r0, #-4]
   11c8c:	add	r1, sp, #16
   11c90:	bl	15c90 <__lxstat64@plt+0x4cac>
   11c94:	mov	r4, #0
   11c98:	cmp	r0, #0
   11c9c:	bne	11ecc <__lxstat64@plt+0xee8>
   11ca0:	ldr	r0, [sp, #32]
   11ca4:	and	r0, r0, #61440	; 0xf000
   11ca8:	sub	r0, r0, #8192	; 0x2000
   11cac:	b	11ec4 <__lxstat64@plt+0xee0>
   11cb0:	bl	11f7c <__lxstat64@plt+0xf98>
   11cb4:	ldr	r0, [r6]
   11cb8:	ldr	r1, [r5]
   11cbc:	add	r0, r1, r0, lsl #2
   11cc0:	ldr	r0, [r0, #-4]
   11cc4:	add	r1, sp, #16
   11cc8:	bl	15c90 <__lxstat64@plt+0x4cac>
   11ccc:	mov	r4, #0
   11cd0:	cmp	r0, #0
   11cd4:	bne	11ecc <__lxstat64@plt+0xee8>
   11cd8:	ldr	r0, [sp, #32]
   11cdc:	and	r0, r0, #61440	; 0xf000
   11ce0:	sub	r0, r0, #16384	; 0x4000
   11ce4:	b	11ec4 <__lxstat64@plt+0xee0>
   11ce8:	bl	11f7c <__lxstat64@plt+0xf98>
   11cec:	ldr	r0, [r6]
   11cf0:	ldr	r1, [r5]
   11cf4:	add	r0, r1, r0, lsl #2
   11cf8:	ldr	r0, [r0, #-4]
   11cfc:	add	r1, sp, #16
   11d00:	bl	15c90 <__lxstat64@plt+0x4cac>
   11d04:	mov	r4, #0
   11d08:	cmp	r0, #0
   11d0c:	bne	11ecc <__lxstat64@plt+0xee8>
   11d10:	ldr	r0, [sp, #32]
   11d14:	and	r0, r0, #61440	; 0xf000
   11d18:	sub	r0, r0, #32768	; 0x8000
   11d1c:	b	11ec4 <__lxstat64@plt+0xee0>
   11d20:	bl	11f7c <__lxstat64@plt+0xf98>
   11d24:	ldr	r0, [r6]
   11d28:	ldr	r1, [r5]
   11d2c:	add	r0, r1, r0, lsl #2
   11d30:	ldr	r0, [r0, #-4]
   11d34:	ldrb	r4, [r0]
   11d38:	cmp	r4, #0
   11d3c:	movwne	r4, #1
   11d40:	b	11ecc <__lxstat64@plt+0xee8>
   11d44:	bl	11f7c <__lxstat64@plt+0xf98>
   11d48:	ldr	r0, [r6]
   11d4c:	ldr	r1, [r5]
   11d50:	add	r0, r1, r0, lsl #2
   11d54:	ldr	r0, [r0, #-4]
   11d58:	mov	r1, #4
   11d5c:	b	11ec0 <__lxstat64@plt+0xedc>
   11d60:	bl	11f7c <__lxstat64@plt+0xf98>
   11d64:	ldr	r0, [r6]
   11d68:	ldr	r1, [r5]
   11d6c:	add	r0, r1, r0, lsl #2
   11d70:	ldr	r0, [r0, #-4]
   11d74:	bl	11fa4 <__lxstat64@plt+0xfc0>
   11d78:	mov	r6, r0
   11d7c:	bl	10f0c <__errno_location@plt>
   11d80:	mov	r5, r0
   11d84:	mov	r4, #0
   11d88:	str	r4, [r0]
   11d8c:	mov	r0, r6
   11d90:	mov	r1, #0
   11d94:	mov	r2, #10
   11d98:	bl	10dbc <strtol@plt>
   11d9c:	cmp	r0, #0
   11da0:	blt	11ecc <__lxstat64@plt+0xee8>
   11da4:	ldr	r1, [r5]
   11da8:	cmp	r1, #34	; 0x22
   11dac:	beq	11ecc <__lxstat64@plt+0xee8>
   11db0:	bl	10fc0 <isatty@plt>
   11db4:	mov	r4, r0
   11db8:	cmp	r0, #0
   11dbc:	movwne	r4, #1
   11dc0:	b	11ecc <__lxstat64@plt+0xee8>
   11dc4:	bl	11f7c <__lxstat64@plt+0xf98>
   11dc8:	ldr	r0, [r6]
   11dcc:	ldr	r1, [r5]
   11dd0:	add	r0, r1, r0, lsl #2
   11dd4:	ldr	r0, [r0, #-4]
   11dd8:	mov	r1, #1
   11ddc:	b	11ec0 <__lxstat64@plt+0xedc>
   11de0:	bl	11f7c <__lxstat64@plt+0xf98>
   11de4:	ldr	r0, [r6]
   11de8:	ldr	r1, [r5]
   11dec:	add	r0, r1, r0, lsl #2
   11df0:	ldr	r0, [r0, #-4]
   11df4:	ldrb	r0, [r0]
   11df8:	b	11ec4 <__lxstat64@plt+0xee0>
   11dfc:	bl	11f7c <__lxstat64@plt+0xf98>
   11e00:	ldr	r0, [r6]
   11e04:	ldr	r1, [r5]
   11e08:	add	r0, r1, r0, lsl #2
   11e0c:	ldr	r0, [r0, #-4]
   11e10:	add	r1, sp, #16
   11e14:	bl	15c90 <__lxstat64@plt+0x4cac>
   11e18:	mov	r4, #0
   11e1c:	cmp	r0, #0
   11e20:	bne	11ecc <__lxstat64@plt+0xee8>
   11e24:	ldr	r0, [sp, #32]
   11e28:	and	r0, r0, #61440	; 0xf000
   11e2c:	sub	r0, r0, #4096	; 0x1000
   11e30:	b	11ec4 <__lxstat64@plt+0xee0>
   11e34:	bl	11f7c <__lxstat64@plt+0xf98>
   11e38:	ldr	r0, [r6]
   11e3c:	ldr	r1, [r5]
   11e40:	add	r0, r1, r0, lsl #2
   11e44:	ldr	r0, [r0, #-4]
   11e48:	add	r1, sp, #16
   11e4c:	bl	15c90 <__lxstat64@plt+0x4cac>
   11e50:	mov	r4, #0
   11e54:	cmp	r0, #0
   11e58:	ldrbeq	r0, [sp, #33]	; 0x21
   11e5c:	ubfxeq	r4, r0, #3, #1
   11e60:	b	11ecc <__lxstat64@plt+0xee8>
   11e64:	bl	11f7c <__lxstat64@plt+0xf98>
   11e68:	ldr	r0, [r6]
   11e6c:	ldr	r1, [r5]
   11e70:	add	r0, r1, r0, lsl #2
   11e74:	ldr	r0, [r0, #-4]
   11e78:	add	r1, sp, #16
   11e7c:	bl	15c90 <__lxstat64@plt+0x4cac>
   11e80:	mov	r4, #0
   11e84:	cmp	r0, #0
   11e88:	bne	11ecc <__lxstat64@plt+0xee8>
   11e8c:	mov	r4, #0
   11e90:	ldr	r0, [sp, #64]	; 0x40
   11e94:	ldr	r1, [sp, #68]	; 0x44
   11e98:	rsbs	r0, r0, #0
   11e9c:	rscs	r0, r1, #0
   11ea0:	movwlt	r4, #1
   11ea4:	b	11ecc <__lxstat64@plt+0xee8>
   11ea8:	bl	11f7c <__lxstat64@plt+0xf98>
   11eac:	ldr	r0, [r6]
   11eb0:	ldr	r1, [r5]
   11eb4:	add	r0, r1, r0, lsl #2
   11eb8:	ldr	r0, [r0, #-4]
   11ebc:	mov	r1, #2
   11ec0:	bl	10f9c <euidaccess@plt>
   11ec4:	clz	r0, r0
   11ec8:	lsr	r4, r0, #5
   11ecc:	mov	r0, r4
   11ed0:	sub	sp, fp, #16
   11ed4:	pop	{r4, r5, r6, sl, fp, pc}
   11ed8:	ldr	r1, [r5]
   11edc:	cmp	r1, #0
   11ee0:	bne	11ecc <__lxstat64@plt+0xee8>
   11ee4:	b	11b50 <__lxstat64@plt+0xb6c>
   11ee8:	ldr	r1, [r5]
   11eec:	cmp	r1, #0
   11ef0:	bne	11ecc <__lxstat64@plt+0xee8>
   11ef4:	b	11bfc <__lxstat64@plt+0xc18>
   11ef8:	movw	r1, #27353	; 0x6ad9
   11efc:	movt	r1, #1
   11f00:	mov	r0, #0
   11f04:	mov	r2, #5
   11f08:	bl	10e10 <dcgettext@plt>
   11f0c:	mov	r4, r0
   11f10:	ldr	r0, [r6]
   11f14:	ldr	r1, [r5]
   11f18:	ldr	r0, [r1, r0, lsl #2]
   11f1c:	bl	143d0 <__lxstat64@plt+0x33ec>
   11f20:	mov	r1, r0
   11f24:	mov	r0, r4
   11f28:	bl	116b0 <__lxstat64@plt+0x6cc>
   11f2c:	push	{fp, lr}
   11f30:	mov	fp, sp
   11f34:	movw	r1, #27400	; 0x6b08
   11f38:	movt	r1, #1
   11f3c:	mov	r0, #0
   11f40:	mov	r2, #5
   11f44:	bl	10e10 <dcgettext@plt>
   11f48:	mov	r4, r0
   11f4c:	movw	r0, #29000	; 0x7148
   11f50:	movt	r0, #2
   11f54:	ldr	r0, [r0]
   11f58:	movw	r1, #28996	; 0x7144
   11f5c:	movt	r1, #2
   11f60:	ldr	r1, [r1]
   11f64:	add	r0, r1, r0, lsl #2
   11f68:	ldr	r0, [r0, #-4]
   11f6c:	bl	143d0 <__lxstat64@plt+0x33ec>
   11f70:	mov	r1, r0
   11f74:	mov	r0, r4
   11f78:	bl	116b0 <__lxstat64@plt+0x6cc>
   11f7c:	push	{fp, lr}
   11f80:	mov	fp, sp
   11f84:	mov	r0, #1
   11f88:	bl	118d4 <__lxstat64@plt+0x8f0>
   11f8c:	movw	r0, #29004	; 0x714c
   11f90:	movt	r0, #2
   11f94:	ldr	r1, [r0]
   11f98:	add	r1, r1, #1
   11f9c:	str	r1, [r0]
   11fa0:	pop	{fp, pc}
   11fa4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11fa8:	add	fp, sp, #24
   11fac:	mov	r8, r0
   11fb0:	sub	r6, r0, #1
   11fb4:	bl	10ee8 <__ctype_b_loc@plt>
   11fb8:	ldr	r7, [r0]
   11fbc:	ldrb	r0, [r6, #1]!
   11fc0:	bl	12074 <__lxstat64@plt+0x1090>
   11fc4:	ldrb	r1, [r7, r0, lsl #1]
   11fc8:	tst	r1, #1
   11fcc:	bne	11fbc <__lxstat64@plt+0xfd8>
   11fd0:	add	r1, r6, #1
   11fd4:	cmp	r0, #43	; 0x2b
   11fd8:	mov	r5, r6
   11fdc:	moveq	r5, r1
   11fe0:	cmp	r0, #45	; 0x2d
   11fe4:	moveq	r6, r1
   11fe8:	cmp	r0, #43	; 0x2b
   11fec:	moveq	r6, r1
   11ff0:	ldrb	r0, [r6]
   11ff4:	sub	r0, r0, #48	; 0x30
   11ff8:	cmp	r0, #9
   11ffc:	bhi	12048 <__lxstat64@plt+0x1064>
   12000:	ldrb	r0, [r6, #1]!
   12004:	sub	r1, r0, #48	; 0x30
   12008:	cmp	r1, #10
   1200c:	bcc	12000 <__lxstat64@plt+0x101c>
   12010:	bl	12074 <__lxstat64@plt+0x1090>
   12014:	ldrb	r1, [r7, r0, lsl #1]
   12018:	tst	r1, #1
   1201c:	beq	1203c <__lxstat64@plt+0x1058>
   12020:	mov	r4, #1
   12024:	ldrb	r0, [r6, r4]
   12028:	bl	12074 <__lxstat64@plt+0x1090>
   1202c:	ldrb	r1, [r7, r0, lsl #1]
   12030:	add	r4, r4, #1
   12034:	tst	r1, #1
   12038:	bne	12024 <__lxstat64@plt+0x1040>
   1203c:	cmp	r0, #0
   12040:	moveq	r0, r5
   12044:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   12048:	movw	r1, #27381	; 0x6af5
   1204c:	movt	r1, #1
   12050:	mov	r0, #0
   12054:	mov	r2, #5
   12058:	bl	10e10 <dcgettext@plt>
   1205c:	mov	r5, r0
   12060:	mov	r0, r8
   12064:	bl	143d0 <__lxstat64@plt+0x33ec>
   12068:	mov	r1, r0
   1206c:	mov	r0, r5
   12070:	bl	116b0 <__lxstat64@plt+0x6cc>
   12074:	bx	lr
   12078:	push	{r4, r5, fp, lr}
   1207c:	add	fp, sp, #8
   12080:	mov	r5, r0
   12084:	movw	r1, #27462	; 0x6b46
   12088:	movt	r1, #1
   1208c:	bl	10db0 <strcmp@plt>
   12090:	mov	r4, #1
   12094:	cmp	r0, #0
   12098:	beq	121a4 <__lxstat64@plt+0x11c0>
   1209c:	movw	r1, #27461	; 0x6b45
   120a0:	movt	r1, #1
   120a4:	mov	r0, r5
   120a8:	bl	10db0 <strcmp@plt>
   120ac:	cmp	r0, #0
   120b0:	beq	121a4 <__lxstat64@plt+0x11c0>
   120b4:	movw	r1, #27464	; 0x6b48
   120b8:	movt	r1, #1
   120bc:	mov	r0, r5
   120c0:	bl	10db0 <strcmp@plt>
   120c4:	cmp	r0, #0
   120c8:	beq	121a4 <__lxstat64@plt+0x11c0>
   120cc:	movw	r1, #27467	; 0x6b4b
   120d0:	movt	r1, #1
   120d4:	mov	r0, r5
   120d8:	bl	10db0 <strcmp@plt>
   120dc:	cmp	r0, #0
   120e0:	beq	121a4 <__lxstat64@plt+0x11c0>
   120e4:	movw	r1, #27471	; 0x6b4f
   120e8:	movt	r1, #1
   120ec:	mov	r0, r5
   120f0:	bl	10db0 <strcmp@plt>
   120f4:	cmp	r0, #0
   120f8:	beq	121a4 <__lxstat64@plt+0x11c0>
   120fc:	movw	r1, #27475	; 0x6b53
   12100:	movt	r1, #1
   12104:	mov	r0, r5
   12108:	bl	10db0 <strcmp@plt>
   1210c:	cmp	r0, #0
   12110:	beq	121a4 <__lxstat64@plt+0x11c0>
   12114:	movw	r1, #27479	; 0x6b57
   12118:	movt	r1, #1
   1211c:	mov	r0, r5
   12120:	bl	10db0 <strcmp@plt>
   12124:	cmp	r0, #0
   12128:	beq	121a4 <__lxstat64@plt+0x11c0>
   1212c:	movw	r1, #27483	; 0x6b5b
   12130:	movt	r1, #1
   12134:	mov	r0, r5
   12138:	bl	10db0 <strcmp@plt>
   1213c:	cmp	r0, #0
   12140:	beq	121a4 <__lxstat64@plt+0x11c0>
   12144:	movw	r1, #27487	; 0x6b5f
   12148:	movt	r1, #1
   1214c:	mov	r0, r5
   12150:	bl	10db0 <strcmp@plt>
   12154:	cmp	r0, #0
   12158:	beq	121a4 <__lxstat64@plt+0x11c0>
   1215c:	movw	r1, #27491	; 0x6b63
   12160:	movt	r1, #1
   12164:	mov	r0, r5
   12168:	bl	10db0 <strcmp@plt>
   1216c:	cmp	r0, #0
   12170:	beq	121a4 <__lxstat64@plt+0x11c0>
   12174:	movw	r1, #27495	; 0x6b67
   12178:	movt	r1, #1
   1217c:	mov	r0, r5
   12180:	bl	10db0 <strcmp@plt>
   12184:	cmp	r0, #0
   12188:	beq	121a4 <__lxstat64@plt+0x11c0>
   1218c:	movw	r1, #27499	; 0x6b6b
   12190:	movt	r1, #1
   12194:	mov	r0, r5
   12198:	bl	10db0 <strcmp@plt>
   1219c:	clz	r0, r0
   121a0:	lsr	r4, r0, #5
   121a4:	mov	r0, r4
   121a8:	pop	{r4, r5, fp, pc}
   121ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121b0:	add	fp, sp, #28
   121b4:	sub	sp, sp, #212	; 0xd4
   121b8:	mov	r4, r0
   121bc:	cmp	r0, #0
   121c0:	movne	r0, #0
   121c4:	blne	118d4 <__lxstat64@plt+0x8f0>
   121c8:	movw	r9, #29004	; 0x714c
   121cc:	movt	r9, #2
   121d0:	ldr	r7, [r9]
   121d4:	add	r6, r7, #1
   121d8:	movw	r0, #29000	; 0x7148
   121dc:	movt	r0, #2
   121e0:	ldr	r0, [r0]
   121e4:	sub	r0, r0, #2
   121e8:	mov	sl, #0
   121ec:	cmp	r6, r0
   121f0:	bge	12228 <__lxstat64@plt+0x1244>
   121f4:	movw	r0, #28996	; 0x7144
   121f8:	movt	r0, #2
   121fc:	ldr	r0, [r0]
   12200:	add	r0, r0, r7, lsl #2
   12204:	ldr	r0, [r0, #8]
   12208:	movw	r1, #27546	; 0x6b9a
   1220c:	movt	r1, #1
   12210:	bl	10db0 <strcmp@plt>
   12214:	cmp	r0, #0
   12218:	bne	12228 <__lxstat64@plt+0x1244>
   1221c:	mov	r0, #0
   12220:	bl	118d4 <__lxstat64@plt+0x8f0>
   12224:	mov	sl, #1
   12228:	movw	r8, #28996	; 0x7144
   1222c:	movt	r8, #2
   12230:	ldr	r5, [r8]
   12234:	ldr	r0, [r5, r6, lsl #2]
   12238:	ldrb	r1, [r0]
   1223c:	cmp	r1, #61	; 0x3d
   12240:	beq	122c0 <__lxstat64@plt+0x12dc>
   12244:	cmp	r1, #45	; 0x2d
   12248:	bne	122dc <__lxstat64@plt+0x12f8>
   1224c:	ldrb	r1, [r0, #1]
   12250:	sub	r2, r1, #101	; 0x65
   12254:	cmp	r2, #10
   12258:	bhi	123f8 <__lxstat64@plt+0x1414>
   1225c:	add	r3, pc, #0
   12260:	ldr	pc, [r3, r2, lsl #2]
   12264:	andeq	r2, r1, ip, lsr r3
   12268:	strdeq	r2, [r1], -r8
   1226c:	muleq	r1, r0, r2
   12270:	strdeq	r2, [r1], -r8
   12274:	strdeq	r2, [r1], -r8
   12278:	strdeq	r2, [r1], -r8
   1227c:	strdeq	r2, [r1], -r8
   12280:	muleq	r1, r0, r2
   12284:	strdeq	r2, [r1], -r8
   12288:	andeq	r2, r1, r8, lsr #8
   1228c:	andeq	r2, r1, r4, ror #7
   12290:	ldrb	r2, [r0, #2]
   12294:	cmp	r2, #101	; 0x65
   12298:	cmpne	r2, #116	; 0x74
   1229c:	bne	122ac <__lxstat64@plt+0x12c8>
   122a0:	ldrb	r2, [r0, #3]
   122a4:	cmp	r2, #0
   122a8:	beq	124ac <__lxstat64@plt+0x14c8>
   122ac:	cmp	r1, #101	; 0x65
   122b0:	beq	12348 <__lxstat64@plt+0x1364>
   122b4:	cmp	r1, #110	; 0x6e
   122b8:	beq	12434 <__lxstat64@plt+0x1450>
   122bc:	b	123f8 <__lxstat64@plt+0x1414>
   122c0:	ldrb	r1, [r0, #1]
   122c4:	cmp	r1, #0
   122c8:	beq	12318 <__lxstat64@plt+0x1334>
   122cc:	cmp	r1, #61	; 0x3d
   122d0:	ldrbeq	r1, [r0, #2]
   122d4:	cmpeq	r1, #0
   122d8:	beq	12318 <__lxstat64@plt+0x1334>
   122dc:	movw	r1, #27461	; 0x6b45
   122e0:	movt	r1, #1
   122e4:	bl	10db0 <strcmp@plt>
   122e8:	cmp	r0, #0
   122ec:	bne	12600 <__lxstat64@plt+0x161c>
   122f0:	ldr	r6, [r9]
   122f4:	ldr	r0, [r5, r6, lsl #2]!
   122f8:	ldr	r1, [r5, #8]
   122fc:	bl	10db0 <strcmp@plt>
   12300:	mov	r4, r0
   12304:	add	r0, r6, #3
   12308:	str	r0, [r9]
   1230c:	cmp	r4, #0
   12310:	movwne	r4, #1
   12314:	b	125f4 <__lxstat64@plt+0x1610>
   12318:	ldr	r4, [r9]
   1231c:	ldr	r0, [r5, r4, lsl #2]!
   12320:	ldr	r1, [r5, #8]
   12324:	bl	10db0 <strcmp@plt>
   12328:	add	r1, r4, #3
   1232c:	str	r1, [r9]
   12330:	clz	r0, r0
   12334:	lsr	r4, r0, #5
   12338:	b	125f4 <__lxstat64@plt+0x1610>
   1233c:	ldrb	r2, [r0, #2]
   12340:	cmp	r2, #113	; 0x71
   12344:	beq	122a0 <__lxstat64@plt+0x12bc>
   12348:	ldrb	r1, [r0, #2]
   1234c:	cmp	r1, #102	; 0x66
   12350:	ldrbeq	r0, [r0, #3]
   12354:	cmpeq	r0, #0
   12358:	bne	123f8 <__lxstat64@plt+0x1414>
   1235c:	ldr	r0, [r9]
   12360:	add	r0, r0, #3
   12364:	str	r0, [r9]
   12368:	orr	r0, sl, r4
   1236c:	cmp	r0, #1
   12370:	beq	12610 <__lxstat64@plt+0x162c>
   12374:	ldr	r0, [r5, r7, lsl #2]
   12378:	add	r1, sp, #104	; 0x68
   1237c:	bl	15c90 <__lxstat64@plt+0x4cac>
   12380:	mov	r4, #0
   12384:	cmp	r0, #0
   12388:	bne	125f4 <__lxstat64@plt+0x1610>
   1238c:	ldr	r0, [r8]
   12390:	add	r0, r0, r7, lsl #2
   12394:	ldr	r0, [r0, #8]
   12398:	mov	r1, sp
   1239c:	bl	15c90 <__lxstat64@plt+0x4cac>
   123a0:	cmp	r0, #0
   123a4:	bne	125f4 <__lxstat64@plt+0x1610>
   123a8:	ldm	sp, {r0, r1}
   123ac:	ldr	r2, [sp, #104]	; 0x68
   123b0:	ldr	r3, [sp, #108]	; 0x6c
   123b4:	eor	r1, r3, r1
   123b8:	eor	r0, r2, r0
   123bc:	orrs	r0, r0, r1
   123c0:	bne	125f4 <__lxstat64@plt+0x1610>
   123c4:	ldr	r0, [sp, #96]	; 0x60
   123c8:	ldr	r1, [sp, #100]	; 0x64
   123cc:	ldr	r2, [sp, #200]	; 0xc8
   123d0:	ldr	r3, [sp, #204]	; 0xcc
   123d4:	eor	r1, r3, r1
   123d8:	eor	r0, r2, r0
   123dc:	orr	r0, r0, r1
   123e0:	b	12330 <__lxstat64@plt+0x134c>
   123e4:	ldrb	r1, [r0, #2]
   123e8:	cmp	r1, #116	; 0x74
   123ec:	ldrbeq	r0, [r0, #3]
   123f0:	cmpeq	r0, #0
   123f4:	beq	124cc <__lxstat64@plt+0x14e8>
   123f8:	movw	r1, #27572	; 0x6bb4
   123fc:	movt	r1, #1
   12400:	mov	r0, #0
   12404:	mov	r2, #5
   12408:	bl	10e10 <dcgettext@plt>
   1240c:	mov	r4, r0
   12410:	ldr	r0, [r8]
   12414:	ldr	r0, [r0, r6, lsl #2]
   12418:	bl	143d0 <__lxstat64@plt+0x33ec>
   1241c:	mov	r1, r0
   12420:	mov	r0, r4
   12424:	bl	116b0 <__lxstat64@plt+0x6cc>
   12428:	ldrb	r2, [r0, #2]
   1242c:	cmp	r2, #101	; 0x65
   12430:	beq	122a0 <__lxstat64@plt+0x12bc>
   12434:	ldrb	r1, [r0, #2]
   12438:	cmp	r1, #116	; 0x74
   1243c:	ldrbeq	r0, [r0, #3]
   12440:	cmpeq	r0, #0
   12444:	bne	123f8 <__lxstat64@plt+0x1414>
   12448:	ldr	r0, [r9]
   1244c:	add	r0, r0, #3
   12450:	str	r0, [r9]
   12454:	orr	r0, sl, r4
   12458:	cmp	r0, #1
   1245c:	beq	12604 <__lxstat64@plt+0x1620>
   12460:	ldr	r0, [r5, r7, lsl #2]
   12464:	add	r1, sp, #104	; 0x68
   12468:	bl	12634 <__lxstat64@plt+0x1650>
   1246c:	mov	r4, r0
   12470:	ldr	r0, [r8]
   12474:	add	r0, r0, r7, lsl #2
   12478:	ldr	r0, [r0, #8]
   1247c:	mov	r1, sp
   12480:	bl	12634 <__lxstat64@plt+0x1650>
   12484:	cmp	r4, #0
   12488:	cmpne	r0, #0
   1248c:	beq	125f4 <__lxstat64@plt+0x1610>
   12490:	ldm	sp, {r2, r3}
   12494:	ldr	r0, [sp, #104]	; 0x68
   12498:	ldr	r1, [sp, #108]	; 0x6c
   1249c:	bl	14aa8 <__lxstat64@plt+0x3ac4>
   124a0:	mov	r4, #0
   124a4:	cmp	r0, #0
   124a8:	b	125d0 <__lxstat64@plt+0x15ec>
   124ac:	ldr	r0, [r5, r7, lsl #2]
   124b0:	cmp	r4, #0
   124b4:	beq	12530 <__lxstat64@plt+0x154c>
   124b8:	bl	10f00 <strlen@plt>
   124bc:	add	r2, sp, #104	; 0x68
   124c0:	mov	r1, #0
   124c4:	bl	12b3c <__lxstat64@plt+0x1b58>
   124c8:	b	12534 <__lxstat64@plt+0x1550>
   124cc:	ldr	r0, [r9]
   124d0:	add	r0, r0, #3
   124d4:	str	r0, [r9]
   124d8:	orr	r0, sl, r4
   124dc:	cmp	r0, #1
   124e0:	beq	1261c <__lxstat64@plt+0x1638>
   124e4:	ldr	r0, [r5, r7, lsl #2]
   124e8:	add	r1, sp, #104	; 0x68
   124ec:	bl	12634 <__lxstat64@plt+0x1650>
   124f0:	mov	r5, r0
   124f4:	ldr	r0, [r8]
   124f8:	add	r0, r0, r7, lsl #2
   124fc:	ldr	r0, [r0, #8]
   12500:	mov	r1, sp
   12504:	bl	12634 <__lxstat64@plt+0x1650>
   12508:	mov	r4, r0
   1250c:	cmp	r5, #0
   12510:	cmpne	r4, #0
   12514:	beq	125f4 <__lxstat64@plt+0x1610>
   12518:	ldm	sp, {r2, r3}
   1251c:	ldr	r0, [sp, #104]	; 0x68
   12520:	ldr	r1, [sp, #108]	; 0x6c
   12524:	bl	14aa8 <__lxstat64@plt+0x3ac4>
   12528:	lsr	r4, r0, #31
   1252c:	b	125f4 <__lxstat64@plt+0x1610>
   12530:	bl	11fa4 <__lxstat64@plt+0xfc0>
   12534:	mov	r4, r0
   12538:	ldr	r0, [r8]
   1253c:	add	r0, r0, r7, lsl #2
   12540:	cmp	sl, #0
   12544:	beq	12560 <__lxstat64@plt+0x157c>
   12548:	ldr	r0, [r0, #12]
   1254c:	bl	10f00 <strlen@plt>
   12550:	mov	r2, sp
   12554:	mov	r1, #0
   12558:	bl	12b3c <__lxstat64@plt+0x1b58>
   1255c:	b	12568 <__lxstat64@plt+0x1584>
   12560:	ldr	r0, [r0, #8]
   12564:	bl	11fa4 <__lxstat64@plt+0xfc0>
   12568:	mov	r1, r0
   1256c:	mov	r0, r4
   12570:	bl	1483c <__lxstat64@plt+0x3858>
   12574:	ldr	r1, [r8]
   12578:	ldr	r2, [r1, r6, lsl #2]
   1257c:	ldrb	r1, [r2, #2]
   12580:	ldr	r3, [r9]
   12584:	add	r3, r3, #3
   12588:	str	r3, [r9]
   1258c:	ldrb	r2, [r2, #1]
   12590:	cmp	r2, #103	; 0x67
   12594:	beq	125bc <__lxstat64@plt+0x15d8>
   12598:	cmp	r2, #108	; 0x6c
   1259c:	bne	125d8 <__lxstat64@plt+0x15f4>
   125a0:	sub	r1, r1, #101	; 0x65
   125a4:	clz	r1, r1
   125a8:	lsr	r1, r1, #5
   125ac:	mov	r4, #0
   125b0:	cmp	r0, r1
   125b4:	movwlt	r4, #1
   125b8:	b	125f4 <__lxstat64@plt+0x1610>
   125bc:	mov	r4, #0
   125c0:	cmp	r1, #101	; 0x65
   125c4:	mov	r1, #0
   125c8:	mvneq	r1, #0
   125cc:	cmp	r0, r1
   125d0:	movwgt	r4, #1
   125d4:	b	125f4 <__lxstat64@plt+0x1610>
   125d8:	cmp	r0, #0
   125dc:	movwne	r0, #1
   125e0:	sub	r1, r1, #101	; 0x65
   125e4:	clz	r1, r1
   125e8:	lsr	r1, r1, #5
   125ec:	eor	r0, r0, r1
   125f0:	eor	r4, r0, #1
   125f4:	mov	r0, r4
   125f8:	sub	sp, fp, #28
   125fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12600:	bl	10fd8 <abort@plt>
   12604:	movw	r1, #27503	; 0x6b6f
   12608:	movt	r1, #1
   1260c:	b	12624 <__lxstat64@plt+0x1640>
   12610:	movw	r1, #27526	; 0x6b86
   12614:	movt	r1, #1
   12618:	b	12624 <__lxstat64@plt+0x1640>
   1261c:	movw	r1, #27549	; 0x6b9d
   12620:	movt	r1, #1
   12624:	mov	r0, #0
   12628:	mov	r2, #5
   1262c:	bl	10e10 <dcgettext@plt>
   12630:	bl	116b0 <__lxstat64@plt+0x6cc>
   12634:	push	{r4, r5, fp, lr}
   12638:	add	fp, sp, #8
   1263c:	sub	sp, sp, #112	; 0x70
   12640:	mov	r4, r1
   12644:	add	r1, sp, #8
   12648:	bl	15c90 <__lxstat64@plt+0x4cac>
   1264c:	mov	r5, r0
   12650:	cmp	r0, #0
   12654:	bne	1266c <__lxstat64@plt+0x1688>
   12658:	mov	r0, sp
   1265c:	add	r1, sp, #8
   12660:	bl	1481c <__lxstat64@plt+0x3838>
   12664:	ldm	sp, {r0, r1}
   12668:	stm	r4, {r0, r1}
   1266c:	clz	r0, r5
   12670:	lsr	r0, r0, #5
   12674:	sub	sp, fp, #8
   12678:	pop	{r4, r5, fp, pc}
   1267c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12680:	add	fp, sp, #24
   12684:	bl	126fc <__lxstat64@plt+0x1718>
   12688:	mov	r4, r0
   1268c:	movw	r6, #29004	; 0x714c
   12690:	movt	r6, #2
   12694:	ldr	r0, [r6]
   12698:	movw	r7, #29000	; 0x7148
   1269c:	movt	r7, #2
   126a0:	ldr	r1, [r7]
   126a4:	cmp	r0, r1
   126a8:	bge	126f4 <__lxstat64@plt+0x1710>
   126ac:	movw	r8, #28996	; 0x7144
   126b0:	movt	r8, #2
   126b4:	movw	r5, #27429	; 0x6b25
   126b8:	movt	r5, #1
   126bc:	ldr	r1, [r8]
   126c0:	ldr	r0, [r1, r0, lsl #2]
   126c4:	mov	r1, r5
   126c8:	bl	10db0 <strcmp@plt>
   126cc:	cmp	r0, #0
   126d0:	bne	126f4 <__lxstat64@plt+0x1710>
   126d4:	mov	r0, #0
   126d8:	bl	118d4 <__lxstat64@plt+0x8f0>
   126dc:	bl	126fc <__lxstat64@plt+0x1718>
   126e0:	orr	r4, r4, r0
   126e4:	ldr	r0, [r6]
   126e8:	ldr	r1, [r7]
   126ec:	cmp	r0, r1
   126f0:	blt	126bc <__lxstat64@plt+0x16d8>
   126f4:	and	r0, r4, #1
   126f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   126fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12700:	add	fp, sp, #24
   12704:	bl	1277c <__lxstat64@plt+0x1798>
   12708:	mov	r4, r0
   1270c:	movw	r6, #29004	; 0x714c
   12710:	movt	r6, #2
   12714:	ldr	r0, [r6]
   12718:	movw	r7, #29000	; 0x7148
   1271c:	movt	r7, #2
   12720:	ldr	r1, [r7]
   12724:	cmp	r0, r1
   12728:	bge	12774 <__lxstat64@plt+0x1790>
   1272c:	movw	r8, #28996	; 0x7144
   12730:	movt	r8, #2
   12734:	movw	r5, #27426	; 0x6b22
   12738:	movt	r5, #1
   1273c:	ldr	r1, [r8]
   12740:	ldr	r0, [r1, r0, lsl #2]
   12744:	mov	r1, r5
   12748:	bl	10db0 <strcmp@plt>
   1274c:	cmp	r0, #0
   12750:	bne	12774 <__lxstat64@plt+0x1790>
   12754:	mov	r0, #0
   12758:	bl	118d4 <__lxstat64@plt+0x8f0>
   1275c:	bl	1277c <__lxstat64@plt+0x1798>
   12760:	and	r4, r4, r0
   12764:	ldr	r0, [r6]
   12768:	ldr	r1, [r7]
   1276c:	cmp	r0, r1
   12770:	blt	1273c <__lxstat64@plt+0x1758>
   12774:	and	r0, r4, #1
   12778:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1277c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12780:	add	fp, sp, #28
   12784:	sub	sp, sp, #4
   12788:	movw	r9, #29000	; 0x7148
   1278c:	movt	r9, #2
   12790:	ldr	r0, [r9]
   12794:	movw	r5, #29004	; 0x714c
   12798:	movt	r5, #2
   1279c:	ldr	r7, [r5]
   127a0:	cmp	r0, r7
   127a4:	ble	12a00 <__lxstat64@plt+0x1a1c>
   127a8:	movw	r4, #28996	; 0x7144
   127ac:	movt	r4, #2
   127b0:	ldr	r1, [r4]
   127b4:	ldr	r1, [r1, r7, lsl #2]
   127b8:	ldrb	r2, [r1]
   127bc:	mov	r6, #0
   127c0:	cmp	r2, #33	; 0x21
   127c4:	bne	12808 <__lxstat64@plt+0x1824>
   127c8:	mov	r6, #0
   127cc:	ldrb	r1, [r1, #1]
   127d0:	cmp	r1, #0
   127d4:	bne	12808 <__lxstat64@plt+0x1824>
   127d8:	mov	r0, #1
   127dc:	bl	118d4 <__lxstat64@plt+0x8f0>
   127e0:	ldr	r0, [r9]
   127e4:	ldr	r7, [r5]
   127e8:	cmp	r0, r7
   127ec:	ble	12a00 <__lxstat64@plt+0x1a1c>
   127f0:	eor	r6, r6, #1
   127f4:	ldr	r1, [r4]
   127f8:	ldr	r1, [r1, r7, lsl #2]
   127fc:	ldrb	r2, [r1]
   12800:	cmp	r2, #33	; 0x21
   12804:	beq	127cc <__lxstat64@plt+0x17e8>
   12808:	ldr	r8, [r4]
   1280c:	ldr	sl, [r8, r7, lsl #2]
   12810:	ldrb	r4, [sl]
   12814:	cmp	r4, #40	; 0x28
   12818:	ldrbeq	r1, [sl, #1]
   1281c:	cmpeq	r1, #0
   12820:	beq	128d0 <__lxstat64@plt+0x18ec>
   12824:	sub	r0, r0, r7
   12828:	cmp	r0, #4
   1282c:	blt	12864 <__lxstat64@plt+0x1880>
   12830:	movw	r1, #27546	; 0x6b9a
   12834:	movt	r1, #1
   12838:	mov	r0, sl
   1283c:	bl	10db0 <strcmp@plt>
   12840:	cmp	r0, #0
   12844:	bne	1286c <__lxstat64@plt+0x1888>
   12848:	add	r0, r8, r7, lsl #2
   1284c:	ldr	r0, [r0, #8]
   12850:	bl	12078 <__lxstat64@plt+0x1094>
   12854:	cmp	r0, #0
   12858:	beq	1286c <__lxstat64@plt+0x1888>
   1285c:	mov	r0, #1
   12860:	b	12884 <__lxstat64@plt+0x18a0>
   12864:	cmp	r0, #3
   12868:	bne	12890 <__lxstat64@plt+0x18ac>
   1286c:	add	r0, r8, r7, lsl #2
   12870:	ldr	r0, [r0, #4]
   12874:	bl	12078 <__lxstat64@plt+0x1094>
   12878:	cmp	r0, #0
   1287c:	beq	12890 <__lxstat64@plt+0x18ac>
   12880:	mov	r0, #0
   12884:	bl	121ac <__lxstat64@plt+0x11c8>
   12888:	mov	r4, r0
   1288c:	b	128c0 <__lxstat64@plt+0x18dc>
   12890:	cmp	r4, #45	; 0x2d
   12894:	bne	128b0 <__lxstat64@plt+0x18cc>
   12898:	ldrb	r0, [sl, #1]
   1289c:	cmp	r0, #0
   128a0:	beq	128b0 <__lxstat64@plt+0x18cc>
   128a4:	ldrb	r0, [sl, #2]
   128a8:	cmp	r0, #0
   128ac:	beq	1294c <__lxstat64@plt+0x1968>
   128b0:	mov	r0, #0
   128b4:	bl	118d4 <__lxstat64@plt+0x8f0>
   128b8:	cmp	r4, #0
   128bc:	movwne	r4, #1
   128c0:	eor	r0, r6, r4
   128c4:	and	r0, r0, #1
   128c8:	sub	sp, fp, #28
   128cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128d0:	mov	r4, #1
   128d4:	mov	r0, #1
   128d8:	bl	118d4 <__lxstat64@plt+0x8f0>
   128dc:	ldr	r7, [r9]
   128e0:	ldr	r5, [r5]
   128e4:	add	r0, r5, #1
   128e8:	cmp	r0, r7
   128ec:	bge	1295c <__lxstat64@plt+0x1978>
   128f0:	ldr	r9, [r9]
   128f4:	movw	r1, #29004	; 0x714c
   128f8:	movt	r1, #2
   128fc:	ldr	sl, [r1]
   12900:	movw	r1, #28996	; 0x7144
   12904:	movt	r1, #2
   12908:	ldr	r8, [r1]
   1290c:	mov	r4, #1
   12910:	ldr	r0, [r8, r0, lsl #2]
   12914:	movw	r1, #27351	; 0x6ad7
   12918:	movt	r1, #1
   1291c:	bl	10db0 <strcmp@plt>
   12920:	cmp	r0, #0
   12924:	beq	1295c <__lxstat64@plt+0x1978>
   12928:	cmp	r4, #4
   1292c:	beq	12958 <__lxstat64@plt+0x1974>
   12930:	add	r4, r4, #1
   12934:	add	r0, sl, r4
   12938:	cmp	r0, r9
   1293c:	mov	r7, r9
   12940:	mov	r5, sl
   12944:	blt	12910 <__lxstat64@plt+0x192c>
   12948:	b	1295c <__lxstat64@plt+0x1978>
   1294c:	bl	11944 <__lxstat64@plt+0x960>
   12950:	mov	r4, r0
   12954:	b	128c0 <__lxstat64@plt+0x18dc>
   12958:	sub	r4, r7, r5
   1295c:	mov	r0, r4
   12960:	bl	115bc <__lxstat64@plt+0x5d8>
   12964:	mov	r4, r0
   12968:	movw	r5, #29004	; 0x714c
   1296c:	movt	r5, #2
   12970:	ldr	r0, [r5]
   12974:	movw	r7, #28996	; 0x7144
   12978:	movt	r7, #2
   1297c:	ldr	r1, [r7]
   12980:	ldr	r0, [r1, r0, lsl #2]
   12984:	cmp	r0, #0
   12988:	beq	12a04 <__lxstat64@plt+0x1a20>
   1298c:	ldrb	r1, [r0]
   12990:	cmp	r1, #41	; 0x29
   12994:	ldrbeq	r0, [r0, #1]
   12998:	cmpeq	r0, #0
   1299c:	beq	129f4 <__lxstat64@plt+0x1a10>
   129a0:	movw	r1, #27612	; 0x6bdc
   129a4:	movt	r1, #1
   129a8:	mov	r0, #0
   129ac:	mov	r2, #5
   129b0:	bl	10e10 <dcgettext@plt>
   129b4:	mov	r4, r0
   129b8:	movw	r1, #27351	; 0x6ad7
   129bc:	movt	r1, #1
   129c0:	mov	r0, #0
   129c4:	bl	143c8 <__lxstat64@plt+0x33e4>
   129c8:	mov	r1, r5
   129cc:	mov	r5, r0
   129d0:	ldr	r0, [r1]
   129d4:	ldr	r1, [r7]
   129d8:	ldr	r1, [r1, r0, lsl #2]
   129dc:	mov	r0, #1
   129e0:	bl	143c8 <__lxstat64@plt+0x33e4>
   129e4:	mov	r2, r0
   129e8:	mov	r0, r4
   129ec:	mov	r1, r5
   129f0:	bl	116b0 <__lxstat64@plt+0x6cc>
   129f4:	mov	r0, #0
   129f8:	bl	118d4 <__lxstat64@plt+0x8f0>
   129fc:	b	128c0 <__lxstat64@plt+0x18dc>
   12a00:	bl	11f2c <__lxstat64@plt+0xf48>
   12a04:	movw	r1, #27600	; 0x6bd0
   12a08:	movt	r1, #1
   12a0c:	mov	r0, #0
   12a10:	mov	r2, #5
   12a14:	bl	10e10 <dcgettext@plt>
   12a18:	mov	r4, r0
   12a1c:	movw	r0, #27351	; 0x6ad7
   12a20:	movt	r0, #1
   12a24:	bl	143d0 <__lxstat64@plt+0x33ec>
   12a28:	mov	r1, r0
   12a2c:	mov	r0, r4
   12a30:	bl	116b0 <__lxstat64@plt+0x6cc>
   12a34:	movw	r1, #29008	; 0x7150
   12a38:	movt	r1, #2
   12a3c:	str	r0, [r1]
   12a40:	bx	lr
   12a44:	movw	r1, #29012	; 0x7154
   12a48:	movt	r1, #2
   12a4c:	strb	r0, [r1]
   12a50:	bx	lr
   12a54:	push	{r4, r5, r6, sl, fp, lr}
   12a58:	add	fp, sp, #16
   12a5c:	sub	sp, sp, #8
   12a60:	movw	r0, #28988	; 0x713c
   12a64:	movt	r0, #2
   12a68:	ldr	r0, [r0]
   12a6c:	bl	155b8 <__lxstat64@plt+0x45d4>
   12a70:	cmp	r0, #0
   12a74:	beq	12a9c <__lxstat64@plt+0x1ab8>
   12a78:	movw	r0, #29012	; 0x7154
   12a7c:	movt	r0, #2
   12a80:	ldrb	r0, [r0]
   12a84:	cmp	r0, #0
   12a88:	beq	12abc <__lxstat64@plt+0x1ad8>
   12a8c:	bl	10f0c <__errno_location@plt>
   12a90:	ldr	r0, [r0]
   12a94:	cmp	r0, #32
   12a98:	bne	12abc <__lxstat64@plt+0x1ad8>
   12a9c:	movw	r0, #28984	; 0x7138
   12aa0:	movt	r0, #2
   12aa4:	ldr	r0, [r0]
   12aa8:	bl	155b8 <__lxstat64@plt+0x45d4>
   12aac:	cmp	r0, #0
   12ab0:	subeq	sp, fp, #16
   12ab4:	popeq	{r4, r5, r6, sl, fp, pc}
   12ab8:	b	12b2c <__lxstat64@plt+0x1b48>
   12abc:	movw	r1, #27696	; 0x6c30
   12ac0:	movt	r1, #1
   12ac4:	mov	r0, #0
   12ac8:	mov	r2, #5
   12acc:	bl	10e10 <dcgettext@plt>
   12ad0:	mov	r4, r0
   12ad4:	movw	r0, #29008	; 0x7150
   12ad8:	movt	r0, #2
   12adc:	ldr	r6, [r0]
   12ae0:	bl	10f0c <__errno_location@plt>
   12ae4:	ldr	r5, [r0]
   12ae8:	cmp	r6, #0
   12aec:	bne	12b08 <__lxstat64@plt+0x1b24>
   12af0:	movw	r2, #27712	; 0x6c40
   12af4:	movt	r2, #1
   12af8:	mov	r0, #0
   12afc:	mov	r1, r5
   12b00:	mov	r3, r4
   12b04:	b	12b28 <__lxstat64@plt+0x1b44>
   12b08:	mov	r0, r6
   12b0c:	bl	14280 <__lxstat64@plt+0x329c>
   12b10:	mov	r3, r0
   12b14:	str	r4, [sp]
   12b18:	movw	r2, #27708	; 0x6c3c
   12b1c:	movt	r2, #1
   12b20:	mov	r0, #0
   12b24:	mov	r1, r5
   12b28:	bl	10ea0 <error@plt>
   12b2c:	movw	r0, #28904	; 0x70e8
   12b30:	movt	r0, #2
   12b34:	ldr	r0, [r0]
   12b38:	bl	10de0 <_exit@plt>
   12b3c:	push	{r4, r5, r6, sl, fp, lr}
   12b40:	add	fp, sp, #16
   12b44:	mov	r4, r1
   12b48:	mov	r5, r0
   12b4c:	mov	r0, #0
   12b50:	strb	r0, [r2, #20]
   12b54:	add	r6, r2, #19
   12b58:	mov	r0, r5
   12b5c:	mov	r1, r4
   12b60:	mov	r2, #10
   12b64:	mov	r3, #0
   12b68:	bl	15aa0 <__lxstat64@plt+0x4abc>
   12b6c:	add	r2, r0, r0, lsl #2
   12b70:	sub	r2, r5, r2, lsl #1
   12b74:	orr	r2, r2, #48	; 0x30
   12b78:	strb	r2, [r6], #-1
   12b7c:	rsbs	r2, r5, #9
   12b80:	rscs	r2, r4, #0
   12b84:	mov	r5, r0
   12b88:	mov	r4, r1
   12b8c:	bcc	12b58 <__lxstat64@plt+0x1b74>
   12b90:	add	r0, r6, #1
   12b94:	pop	{r4, r5, r6, sl, fp, pc}
   12b98:	push	{r4, r5, fp, lr}
   12b9c:	add	fp, sp, #8
   12ba0:	cmp	r0, #0
   12ba4:	beq	12c38 <__lxstat64@plt+0x1c54>
   12ba8:	mov	r4, r0
   12bac:	mov	r1, #47	; 0x2f
   12bb0:	bl	10f84 <strrchr@plt>
   12bb4:	cmp	r0, #0
   12bb8:	mov	r5, r4
   12bbc:	addne	r5, r0, #1
   12bc0:	sub	r0, r5, r4
   12bc4:	cmp	r0, #7
   12bc8:	blt	12c1c <__lxstat64@plt+0x1c38>
   12bcc:	sub	r0, r5, #7
   12bd0:	movw	r1, #27771	; 0x6c7b
   12bd4:	movt	r1, #1
   12bd8:	mov	r2, #7
   12bdc:	bl	10fcc <strncmp@plt>
   12be0:	cmp	r0, #0
   12be4:	bne	12c1c <__lxstat64@plt+0x1c38>
   12be8:	movw	r1, #27779	; 0x6c83
   12bec:	movt	r1, #1
   12bf0:	mov	r0, r5
   12bf4:	mov	r2, #3
   12bf8:	bl	10fcc <strncmp@plt>
   12bfc:	cmp	r0, #0
   12c00:	beq	12c0c <__lxstat64@plt+0x1c28>
   12c04:	mov	r4, r5
   12c08:	b	12c1c <__lxstat64@plt+0x1c38>
   12c0c:	add	r4, r5, #3
   12c10:	movw	r0, #28976	; 0x7130
   12c14:	movt	r0, #2
   12c18:	str	r4, [r0]
   12c1c:	movw	r0, #28980	; 0x7134
   12c20:	movt	r0, #2
   12c24:	str	r4, [r0]
   12c28:	movw	r0, #29016	; 0x7158
   12c2c:	movt	r0, #2
   12c30:	str	r4, [r0]
   12c34:	pop	{r4, r5, fp, pc}
   12c38:	movw	r0, #28984	; 0x7138
   12c3c:	movt	r0, #2
   12c40:	ldr	r3, [r0]
   12c44:	movw	r0, #27715	; 0x6c43
   12c48:	movt	r0, #1
   12c4c:	mov	r1, #55	; 0x37
   12c50:	mov	r2, #1
   12c54:	bl	10e58 <fwrite@plt>
   12c58:	bl	10fd8 <abort@plt>
   12c5c:	push	{r4, r5, r6, sl, fp, lr}
   12c60:	add	fp, sp, #16
   12c64:	mov	r4, r0
   12c68:	movw	r0, #29024	; 0x7160
   12c6c:	movt	r0, #2
   12c70:	cmp	r4, #0
   12c74:	moveq	r4, r0
   12c78:	bl	10f0c <__errno_location@plt>
   12c7c:	mov	r5, r0
   12c80:	ldr	r6, [r0]
   12c84:	mov	r0, r4
   12c88:	mov	r1, #48	; 0x30
   12c8c:	bl	14f34 <__lxstat64@plt+0x3f50>
   12c90:	str	r6, [r5]
   12c94:	pop	{r4, r5, r6, sl, fp, pc}
   12c98:	movw	r1, #29024	; 0x7160
   12c9c:	movt	r1, #2
   12ca0:	cmp	r0, #0
   12ca4:	movne	r1, r0
   12ca8:	ldr	r0, [r1]
   12cac:	bx	lr
   12cb0:	movw	r2, #29024	; 0x7160
   12cb4:	movt	r2, #2
   12cb8:	cmp	r0, #0
   12cbc:	movne	r2, r0
   12cc0:	str	r1, [r2]
   12cc4:	bx	lr
   12cc8:	movw	r3, #29024	; 0x7160
   12ccc:	movt	r3, #2
   12cd0:	cmp	r0, #0
   12cd4:	movne	r3, r0
   12cd8:	ubfx	r0, r1, #5, #3
   12cdc:	add	r0, r3, r0, lsl #2
   12ce0:	ldr	r3, [r0, #8]
   12ce4:	and	r1, r1, #31
   12ce8:	eor	r2, r2, r3, lsr r1
   12cec:	and	r2, r2, #1
   12cf0:	eor	r2, r3, r2, lsl r1
   12cf4:	str	r2, [r0, #8]
   12cf8:	mov	r0, #1
   12cfc:	and	r0, r0, r3, lsr r1
   12d00:	bx	lr
   12d04:	movw	r2, #29024	; 0x7160
   12d08:	movt	r2, #2
   12d0c:	cmp	r0, #0
   12d10:	movne	r2, r0
   12d14:	ldr	r0, [r2, #4]
   12d18:	str	r1, [r2, #4]
   12d1c:	bx	lr
   12d20:	movw	r3, #29024	; 0x7160
   12d24:	movt	r3, #2
   12d28:	cmp	r0, #0
   12d2c:	movne	r3, r0
   12d30:	mov	r0, #10
   12d34:	str	r0, [r3]
   12d38:	cmp	r1, #0
   12d3c:	cmpne	r2, #0
   12d40:	bne	12d50 <__lxstat64@plt+0x1d6c>
   12d44:	push	{fp, lr}
   12d48:	mov	fp, sp
   12d4c:	bl	10fd8 <abort@plt>
   12d50:	str	r1, [r3, #40]	; 0x28
   12d54:	str	r2, [r3, #44]	; 0x2c
   12d58:	bx	lr
   12d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d60:	add	fp, sp, #28
   12d64:	sub	sp, sp, #20
   12d68:	mov	r8, r3
   12d6c:	mov	r9, r2
   12d70:	mov	sl, r1
   12d74:	mov	r7, r0
   12d78:	ldr	r0, [fp, #8]
   12d7c:	movw	r5, #29024	; 0x7160
   12d80:	movt	r5, #2
   12d84:	cmp	r0, #0
   12d88:	movne	r5, r0
   12d8c:	bl	10f0c <__errno_location@plt>
   12d90:	mov	r4, r0
   12d94:	ldm	r5, {r0, r1}
   12d98:	ldr	r2, [r5, #40]	; 0x28
   12d9c:	ldr	r3, [r5, #44]	; 0x2c
   12da0:	ldr	r6, [r4]
   12da4:	add	r5, r5, #8
   12da8:	stm	sp, {r0, r1, r5}
   12dac:	str	r2, [sp, #12]
   12db0:	str	r3, [sp, #16]
   12db4:	mov	r0, r7
   12db8:	mov	r1, sl
   12dbc:	mov	r2, r9
   12dc0:	mov	r3, r8
   12dc4:	bl	12dd4 <__lxstat64@plt+0x1df0>
   12dc8:	str	r6, [r4]
   12dcc:	sub	sp, fp, #28
   12dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dd8:	add	fp, sp, #28
   12ddc:	sub	sp, sp, #156	; 0x9c
   12de0:	mov	r9, r3
   12de4:	str	r2, [fp, #-84]	; 0xffffffac
   12de8:	mov	r6, r1
   12dec:	mov	r7, r0
   12df0:	ldr	r0, [fp, #12]
   12df4:	and	r1, r0, #4
   12df8:	str	r1, [sp, #32]
   12dfc:	and	r1, r0, #1
   12e00:	str	r1, [sp, #36]	; 0x24
   12e04:	ubfx	sl, r0, #1, #1
   12e08:	bl	10e70 <__ctype_get_mb_cur_max@plt>
   12e0c:	str	r0, [sp, #40]	; 0x28
   12e10:	ldr	r0, [fp, #24]
   12e14:	str	r0, [sp, #76]	; 0x4c
   12e18:	ldr	r0, [fp, #20]
   12e1c:	str	r0, [sp, #68]	; 0x44
   12e20:	ldr	r0, [fp, #8]
   12e24:	str	r0, [fp, #-60]	; 0xffffffc4
   12e28:	mov	r0, #0
   12e2c:	str	r0, [sp, #72]	; 0x48
   12e30:	mov	r0, #0
   12e34:	str	r0, [sp, #92]	; 0x5c
   12e38:	mov	r0, #0
   12e3c:	str	r0, [fp, #-72]	; 0xffffffb8
   12e40:	mov	r0, #0
   12e44:	mov	r1, #0
   12e48:	str	r1, [fp, #-56]	; 0xffffffc8
   12e4c:	mov	r1, #0
   12e50:	str	r1, [sp, #56]	; 0x38
   12e54:	mov	r5, #1
   12e58:	str	r7, [sp, #80]	; 0x50
   12e5c:	mov	r4, r6
   12e60:	ldr	r6, [fp, #-60]	; 0xffffffc4
   12e64:	cmp	r6, #10
   12e68:	bhi	13dd0 <__lxstat64@plt+0x2dec>
   12e6c:	add	r1, pc, #20
   12e70:	mov	r8, #0
   12e74:	mov	r2, #1
   12e78:	mov	r3, #0
   12e7c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12e80:	mov	lr, r9
   12e84:	ldr	pc, [r1, r6, lsl #2]
   12e88:	andeq	r2, r1, r0, ror #30
   12e8c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12e90:	andeq	r2, r1, r0, asr pc
   12e94:	andeq	r2, r1, r8, asr #30
   12e98:	andeq	r2, r1, r4, lsl #31
   12e9c:	andeq	r2, r1, r4, ror #31
   12ea0:	andeq	r2, r1, r0, ror pc
   12ea4:	andeq	r3, r1, r0, asr #32
   12ea8:			; <UNDEFINED> instruction: 0x00012eb4
   12eac:			; <UNDEFINED> instruction: 0x00012eb4
   12eb0:	ldrdeq	r2, [r1], -ip
   12eb4:	movw	r0, #27863	; 0x6cd7
   12eb8:	movt	r0, #1
   12ebc:	mov	r1, r6
   12ec0:	bl	143dc <__lxstat64@plt+0x33f8>
   12ec4:	str	r0, [sp, #68]	; 0x44
   12ec8:	movw	r0, #27865	; 0x6cd9
   12ecc:	movt	r0, #1
   12ed0:	mov	r1, r6
   12ed4:	bl	143dc <__lxstat64@plt+0x33f8>
   12ed8:	str	r0, [sp, #76]	; 0x4c
   12edc:	mov	r8, #0
   12ee0:	tst	sl, #1
   12ee4:	bne	12f1c <__lxstat64@plt+0x1f38>
   12ee8:	ldr	r0, [sp, #68]	; 0x44
   12eec:	ldrb	r0, [r0]
   12ef0:	cmp	r0, #0
   12ef4:	beq	12f1c <__lxstat64@plt+0x1f38>
   12ef8:	ldr	r1, [sp, #68]	; 0x44
   12efc:	add	r1, r1, #1
   12f00:	mov	r8, #0
   12f04:	cmp	r8, r4
   12f08:	strbcc	r0, [r7, r8]
   12f0c:	ldrb	r0, [r1, r8]
   12f10:	add	r8, r8, #1
   12f14:	cmp	r0, #0
   12f18:	bne	12f04 <__lxstat64@plt+0x1f20>
   12f1c:	ldr	r6, [sp, #76]	; 0x4c
   12f20:	mov	r0, r6
   12f24:	bl	10f00 <strlen@plt>
   12f28:	str	r0, [fp, #-72]	; 0xffffffb8
   12f2c:	str	r6, [sp, #92]	; 0x5c
   12f30:	mov	r2, #1
   12f34:	mov	r3, sl
   12f38:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f3c:	mov	lr, r9
   12f40:	ldr	r6, [fp, #-60]	; 0xffffffc4
   12f44:	b	13040 <__lxstat64@plt+0x205c>
   12f48:	mov	r0, #1
   12f4c:	b	12f90 <__lxstat64@plt+0x1fac>
   12f50:	tst	sl, #1
   12f54:	bne	12f90 <__lxstat64@plt+0x1fac>
   12f58:	mov	r2, r0
   12f5c:	b	12fb8 <__lxstat64@plt+0x1fd4>
   12f60:	mov	r6, #0
   12f64:	mov	r8, #0
   12f68:	mov	r2, r0
   12f6c:	b	1303c <__lxstat64@plt+0x2058>
   12f70:	mov	r0, #1
   12f74:	str	r0, [fp, #-72]	; 0xffffffb8
   12f78:	mov	r8, #0
   12f7c:	mov	r6, #5
   12f80:	b	12ffc <__lxstat64@plt+0x2018>
   12f84:	mov	r2, #1
   12f88:	tst	sl, #1
   12f8c:	beq	12fb8 <__lxstat64@plt+0x1fd4>
   12f90:	mov	r1, #1
   12f94:	str	r1, [fp, #-72]	; 0xffffffb8
   12f98:	mov	r8, #0
   12f9c:	mov	r6, #2
   12fa0:	movw	r1, #27865	; 0x6cd9
   12fa4:	movt	r1, #1
   12fa8:	str	r1, [sp, #92]	; 0x5c
   12fac:	mov	r2, r0
   12fb0:	mov	r3, #1
   12fb4:	b	13040 <__lxstat64@plt+0x205c>
   12fb8:	mov	r8, #1
   12fbc:	mov	r6, #2
   12fc0:	cmp	r4, #0
   12fc4:	movne	r0, #39	; 0x27
   12fc8:	strbne	r0, [r7]
   12fcc:	movw	r0, #27865	; 0x6cd9
   12fd0:	movt	r0, #1
   12fd4:	str	r0, [sp, #92]	; 0x5c
   12fd8:	mov	r0, #1
   12fdc:	str	r0, [fp, #-72]	; 0xffffffb8
   12fe0:	b	1303c <__lxstat64@plt+0x2058>
   12fe4:	mov	r6, #5
   12fe8:	tst	sl, #1
   12fec:	beq	13014 <__lxstat64@plt+0x2030>
   12ff0:	mov	r0, #1
   12ff4:	str	r0, [fp, #-72]	; 0xffffffb8
   12ff8:	mov	r8, #0
   12ffc:	movw	r0, #27861	; 0x6cd5
   13000:	movt	r0, #1
   13004:	str	r0, [sp, #92]	; 0x5c
   13008:	mov	r2, #1
   1300c:	mov	r3, #1
   13010:	b	13040 <__lxstat64@plt+0x205c>
   13014:	cmp	r4, #0
   13018:	movne	r0, #34	; 0x22
   1301c:	strbne	r0, [r7]
   13020:	mov	r8, #1
   13024:	movw	r0, #27861	; 0x6cd5
   13028:	movt	r0, #1
   1302c:	str	r0, [sp, #92]	; 0x5c
   13030:	mov	r0, #1
   13034:	str	r0, [fp, #-72]	; 0xffffffb8
   13038:	mov	r2, #1
   1303c:	mov	r3, #0
   13040:	ldr	r0, [fp, #16]
   13044:	cmp	r0, #0
   13048:	movwne	r0, #1
   1304c:	and	r0, r0, r3
   13050:	str	r0, [fp, #-88]	; 0xffffffa8
   13054:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13058:	cmp	r0, #0
   1305c:	movwne	r0, #1
   13060:	and	r1, r0, r3
   13064:	and	r1, r2, r1
   13068:	str	r1, [sp, #48]	; 0x30
   1306c:	str	r6, [fp, #-60]	; 0xffffffc4
   13070:	subs	r6, r6, #2
   13074:	clz	r1, r6
   13078:	lsr	r1, r1, #5
   1307c:	and	r1, r1, r3
   13080:	str	r1, [sp, #60]	; 0x3c
   13084:	str	r6, [fp, #-80]	; 0xffffffb0
   13088:	mov	r1, r6
   1308c:	movwne	r1, #1
   13090:	str	r3, [fp, #-76]	; 0xffffffb4
   13094:	eor	r3, r3, #1
   13098:	str	r3, [sp, #88]	; 0x58
   1309c:	orr	r3, r1, r3
   130a0:	str	r3, [sp, #64]	; 0x40
   130a4:	and	r1, r1, r2
   130a8:	str	r1, [fp, #-68]	; 0xffffffbc
   130ac:	and	r0, r0, r1
   130b0:	str	r0, [fp, #-64]	; 0xffffffc0
   130b4:	str	r2, [sp, #84]	; 0x54
   130b8:	eor	r0, r2, #1
   130bc:	str	r0, [sp, #52]	; 0x34
   130c0:	mov	r6, #0
   130c4:	cmn	lr, #1
   130c8:	beq	130d8 <__lxstat64@plt+0x20f4>
   130cc:	cmp	r6, lr
   130d0:	bne	130e4 <__lxstat64@plt+0x2100>
   130d4:	b	13c50 <__lxstat64@plt+0x2c6c>
   130d8:	ldrb	r0, [ip, r6]
   130dc:	cmp	r0, #0
   130e0:	beq	13c50 <__lxstat64@plt+0x2c6c>
   130e4:	str	r5, [fp, #-48]	; 0xffffffd0
   130e8:	mov	sl, #0
   130ec:	ldr	r0, [fp, #-64]	; 0xffffffc0
   130f0:	cmp	r0, #0
   130f4:	beq	13128 <__lxstat64@plt+0x2144>
   130f8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   130fc:	add	r5, r6, r0
   13100:	cmp	r0, #2
   13104:	bcc	13120 <__lxstat64@plt+0x213c>
   13108:	cmn	lr, #1
   1310c:	bne	13120 <__lxstat64@plt+0x213c>
   13110:	mov	r0, ip
   13114:	bl	10f00 <strlen@plt>
   13118:	ldr	ip, [fp, #-84]	; 0xffffffac
   1311c:	mov	lr, r0
   13120:	cmp	r5, lr
   13124:	bls	13134 <__lxstat64@plt+0x2150>
   13128:	mov	r0, #0
   1312c:	str	r0, [fp, #-52]	; 0xffffffcc
   13130:	b	13180 <__lxstat64@plt+0x219c>
   13134:	mov	r5, r4
   13138:	mov	r4, lr
   1313c:	add	r0, ip, r6
   13140:	ldr	r1, [sp, #92]	; 0x5c
   13144:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13148:	bl	10e04 <memcmp@plt>
   1314c:	cmp	r0, #0
   13150:	mov	r1, r0
   13154:	movwne	r1, #1
   13158:	ldr	r2, [sp, #88]	; 0x58
   1315c:	orr	r1, r1, r2
   13160:	tst	r1, #1
   13164:	beq	13d14 <__lxstat64@plt+0x2d30>
   13168:	clz	r0, r0
   1316c:	lsr	r0, r0, #5
   13170:	str	r0, [fp, #-52]	; 0xffffffcc
   13174:	ldr	ip, [fp, #-84]	; 0xffffffac
   13178:	mov	lr, r4
   1317c:	mov	r4, r5
   13180:	ldrb	r5, [ip, r6]
   13184:	cmp	r5, #126	; 0x7e
   13188:	bhi	13544 <__lxstat64@plt+0x2560>
   1318c:	mov	r9, #1
   13190:	mov	r2, #110	; 0x6e
   13194:	mov	r0, #97	; 0x61
   13198:	add	r3, pc, #4
   1319c:	mov	r1, #0
   131a0:	ldr	pc, [r3, r5, lsl #2]
   131a4:	andeq	r3, r1, ip, lsr r4
   131a8:	andeq	r3, r1, r4, asr #10
   131ac:	andeq	r3, r1, r4, asr #10
   131b0:	andeq	r3, r1, r4, asr #10
   131b4:	andeq	r3, r1, r4, asr #10
   131b8:	andeq	r3, r1, r4, asr #10
   131bc:	andeq	r3, r1, r4, asr #10
   131c0:	andeq	r3, r1, r8, lsl #12
   131c4:	andeq	r3, r1, ip, lsl r4
   131c8:	andeq	r3, r1, r4, lsl r4
   131cc:	andeq	r3, r1, r8, lsr #8
   131d0:	andeq	r3, r1, ip, lsr #9
   131d4:	andeq	r3, r1, ip, lsl #8
   131d8:	andeq	r3, r1, r4, lsr #8
   131dc:	andeq	r3, r1, r4, asr #10
   131e0:	andeq	r3, r1, r4, asr #10
   131e4:	andeq	r3, r1, r4, asr #10
   131e8:	andeq	r3, r1, r4, asr #10
   131ec:	andeq	r3, r1, r4, asr #10
   131f0:	andeq	r3, r1, r4, asr #10
   131f4:	andeq	r3, r1, r4, asr #10
   131f8:	andeq	r3, r1, r4, asr #10
   131fc:	andeq	r3, r1, r4, asr #10
   13200:	andeq	r3, r1, r4, asr #10
   13204:	andeq	r3, r1, r4, asr #10
   13208:	andeq	r3, r1, r4, asr #10
   1320c:	andeq	r3, r1, r4, asr #10
   13210:	andeq	r3, r1, r4, asr #10
   13214:	andeq	r3, r1, r4, asr #10
   13218:	andeq	r3, r1, r4, asr #10
   1321c:	andeq	r3, r1, r4, asr #10
   13220:	andeq	r3, r1, r4, asr #10
   13224:			; <UNDEFINED> instruction: 0x000135b8
   13228:			; <UNDEFINED> instruction: 0x000135bc
   1322c:			; <UNDEFINED> instruction: 0x000135bc
   13230:			; <UNDEFINED> instruction: 0x000133b4
   13234:			; <UNDEFINED> instruction: 0x000135bc
   13238:	andeq	r3, r1, r0, lsr #7
   1323c:			; <UNDEFINED> instruction: 0x000135bc
   13240:			; <UNDEFINED> instruction: 0x000134b4
   13244:			; <UNDEFINED> instruction: 0x000135bc
   13248:			; <UNDEFINED> instruction: 0x000135bc
   1324c:			; <UNDEFINED> instruction: 0x000135bc
   13250:	andeq	r3, r1, r0, lsr #7
   13254:	andeq	r3, r1, r0, lsr #7
   13258:	andeq	r3, r1, r0, lsr #7
   1325c:	andeq	r3, r1, r0, lsr #7
   13260:	andeq	r3, r1, r0, lsr #7
   13264:	andeq	r3, r1, r0, lsr #7
   13268:	andeq	r3, r1, r0, lsr #7
   1326c:	andeq	r3, r1, r0, lsr #7
   13270:	andeq	r3, r1, r0, lsr #7
   13274:	andeq	r3, r1, r0, lsr #7
   13278:	andeq	r3, r1, r0, lsr #7
   1327c:	andeq	r3, r1, r0, lsr #7
   13280:	andeq	r3, r1, r0, lsr #7
   13284:	andeq	r3, r1, r0, lsr #7
   13288:	andeq	r3, r1, r0, lsr #7
   1328c:	andeq	r3, r1, r0, lsr #7
   13290:			; <UNDEFINED> instruction: 0x000135bc
   13294:			; <UNDEFINED> instruction: 0x000135bc
   13298:			; <UNDEFINED> instruction: 0x000135bc
   1329c:			; <UNDEFINED> instruction: 0x000135bc
   132a0:	andeq	r3, r1, ip, ror r4
   132a4:	andeq	r3, r1, r4, asr #10
   132a8:	andeq	r3, r1, r0, lsr #7
   132ac:	andeq	r3, r1, r0, lsr #7
   132b0:	andeq	r3, r1, r0, lsr #7
   132b4:	andeq	r3, r1, r0, lsr #7
   132b8:	andeq	r3, r1, r0, lsr #7
   132bc:	andeq	r3, r1, r0, lsr #7
   132c0:	andeq	r3, r1, r0, lsr #7
   132c4:	andeq	r3, r1, r0, lsr #7
   132c8:	andeq	r3, r1, r0, lsr #7
   132cc:	andeq	r3, r1, r0, lsr #7
   132d0:	andeq	r3, r1, r0, lsr #7
   132d4:	andeq	r3, r1, r0, lsr #7
   132d8:	andeq	r3, r1, r0, lsr #7
   132dc:	andeq	r3, r1, r0, lsr #7
   132e0:	andeq	r3, r1, r0, lsr #7
   132e4:	andeq	r3, r1, r0, lsr #7
   132e8:	andeq	r3, r1, r0, lsr #7
   132ec:	andeq	r3, r1, r0, lsr #7
   132f0:	andeq	r3, r1, r0, lsr #7
   132f4:	andeq	r3, r1, r0, lsr #7
   132f8:	andeq	r3, r1, r0, lsr #7
   132fc:	andeq	r3, r1, r0, lsr #7
   13300:	andeq	r3, r1, r0, lsr #7
   13304:	andeq	r3, r1, r0, lsr #7
   13308:	andeq	r3, r1, r0, lsr #7
   1330c:	andeq	r3, r1, r0, lsr #7
   13310:			; <UNDEFINED> instruction: 0x000135bc
   13314:	andeq	r3, r1, r8, ror #7
   13318:	andeq	r3, r1, r0, lsr #7
   1331c:			; <UNDEFINED> instruction: 0x000135bc
   13320:	andeq	r3, r1, r0, lsr #7
   13324:			; <UNDEFINED> instruction: 0x000135bc
   13328:	andeq	r3, r1, r0, lsr #7
   1332c:	andeq	r3, r1, r0, lsr #7
   13330:	andeq	r3, r1, r0, lsr #7
   13334:	andeq	r3, r1, r0, lsr #7
   13338:	andeq	r3, r1, r0, lsr #7
   1333c:	andeq	r3, r1, r0, lsr #7
   13340:	andeq	r3, r1, r0, lsr #7
   13344:	andeq	r3, r1, r0, lsr #7
   13348:	andeq	r3, r1, r0, lsr #7
   1334c:	andeq	r3, r1, r0, lsr #7
   13350:	andeq	r3, r1, r0, lsr #7
   13354:	andeq	r3, r1, r0, lsr #7
   13358:	andeq	r3, r1, r0, lsr #7
   1335c:	andeq	r3, r1, r0, lsr #7
   13360:	andeq	r3, r1, r0, lsr #7
   13364:	andeq	r3, r1, r0, lsr #7
   13368:	andeq	r3, r1, r0, lsr #7
   1336c:	andeq	r3, r1, r0, lsr #7
   13370:	andeq	r3, r1, r0, lsr #7
   13374:	andeq	r3, r1, r0, lsr #7
   13378:	andeq	r3, r1, r0, lsr #7
   1337c:	andeq	r3, r1, r0, lsr #7
   13380:	andeq	r3, r1, r0, lsr #7
   13384:	andeq	r3, r1, r0, lsr #7
   13388:	andeq	r3, r1, r0, lsr #7
   1338c:	andeq	r3, r1, r0, lsr #7
   13390:	andeq	r3, r1, r8, asr #7
   13394:			; <UNDEFINED> instruction: 0x000135bc
   13398:	andeq	r3, r1, r8, asr #7
   1339c:			; <UNDEFINED> instruction: 0x000133b4
   133a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   133a4:	cmp	r0, #0
   133a8:	beq	1361c <__lxstat64@plt+0x2638>
   133ac:	ldr	r0, [fp, #16]
   133b0:	b	13620 <__lxstat64@plt+0x263c>
   133b4:	mov	r9, #0
   133b8:	cmp	r6, #0
   133bc:	beq	135b8 <__lxstat64@plt+0x25d4>
   133c0:	mov	sl, #0
   133c4:	b	133a0 <__lxstat64@plt+0x23bc>
   133c8:	mov	r9, #0
   133cc:	cmn	lr, #1
   133d0:	beq	1359c <__lxstat64@plt+0x25b8>
   133d4:	cmp	r6, #0
   133d8:	bne	133c0 <__lxstat64@plt+0x23dc>
   133dc:	cmp	lr, #1
   133e0:	beq	135b8 <__lxstat64@plt+0x25d4>
   133e4:	b	133c0 <__lxstat64@plt+0x23dc>
   133e8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   133ec:	cmp	r0, #2
   133f0:	bne	135e4 <__lxstat64@plt+0x2600>
   133f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   133f8:	tst	r0, #1
   133fc:	bne	13d2c <__lxstat64@plt+0x2d48>
   13400:	mov	sl, #0
   13404:	mov	r0, #92	; 0x5c
   13408:	b	135f8 <__lxstat64@plt+0x2614>
   1340c:	mov	r0, #102	; 0x66
   13410:	b	13608 <__lxstat64@plt+0x2624>
   13414:	mov	r2, #116	; 0x74
   13418:	b	13428 <__lxstat64@plt+0x2444>
   1341c:	mov	r0, #98	; 0x62
   13420:	b	13608 <__lxstat64@plt+0x2624>
   13424:	mov	r2, #114	; 0x72
   13428:	ldr	r0, [sp, #64]	; 0x40
   1342c:	tst	r0, #1
   13430:	mov	r0, r2
   13434:	bne	13608 <__lxstat64@plt+0x2624>
   13438:	b	13d2c <__lxstat64@plt+0x2d48>
   1343c:	ldr	r0, [sp, #84]	; 0x54
   13440:	tst	r0, #1
   13444:	beq	136f8 <__lxstat64@plt+0x2714>
   13448:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1344c:	tst	r0, #1
   13450:	bne	13d2c <__lxstat64@plt+0x2d48>
   13454:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13458:	cmp	r0, #2
   1345c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13460:	movwne	r0, #1
   13464:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13468:	orr	r0, r0, r2
   1346c:	tst	r0, #1
   13470:	beq	13aec <__lxstat64@plt+0x2b08>
   13474:	mov	r0, r8
   13478:	b	13b20 <__lxstat64@plt+0x2b3c>
   1347c:	mov	sl, #0
   13480:	mov	r5, #63	; 0x3f
   13484:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13488:	cmp	r0, #5
   1348c:	beq	138ac <__lxstat64@plt+0x28c8>
   13490:	cmp	r0, #2
   13494:	bne	1394c <__lxstat64@plt+0x2968>
   13498:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1349c:	tst	r0, #1
   134a0:	mov	r9, #0
   134a4:	beq	133a0 <__lxstat64@plt+0x23bc>
   134a8:	b	13d2c <__lxstat64@plt+0x2d48>
   134ac:	mov	r0, #118	; 0x76
   134b0:	b	13608 <__lxstat64@plt+0x2624>
   134b4:	mov	r5, #39	; 0x27
   134b8:	mov	r0, #1
   134bc:	str	r0, [sp, #56]	; 0x38
   134c0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   134c4:	cmp	r0, #2
   134c8:	bne	13718 <__lxstat64@plt+0x2734>
   134cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134d0:	tst	r0, #1
   134d4:	bne	13d2c <__lxstat64@plt+0x2d48>
   134d8:	ldr	r2, [sp, #72]	; 0x48
   134dc:	cmp	r2, #0
   134e0:	mov	r0, r2
   134e4:	movwne	r0, #1
   134e8:	clz	r1, r4
   134ec:	lsr	r1, r1, #5
   134f0:	orrs	r0, r0, r1
   134f4:	moveq	r2, r4
   134f8:	str	r2, [sp, #72]	; 0x48
   134fc:	moveq	r4, r0
   13500:	cmp	r8, r4
   13504:	movcc	r0, #39	; 0x27
   13508:	strbcc	r0, [r7, r8]
   1350c:	add	r0, r8, #1
   13510:	cmp	r0, r4
   13514:	movcc	r1, #92	; 0x5c
   13518:	strbcc	r1, [r7, r0]
   1351c:	add	r0, r8, #2
   13520:	cmp	r0, r4
   13524:	movcc	r1, #39	; 0x27
   13528:	strbcc	r1, [r7, r0]
   1352c:	add	r8, r8, #3
   13530:	mov	r0, #0
   13534:	str	r0, [fp, #-56]	; 0xffffffc8
   13538:	mov	sl, #0
   1353c:	mov	r9, #1
   13540:	b	133a0 <__lxstat64@plt+0x23bc>
   13544:	str	r4, [sp, #24]
   13548:	ldr	r0, [sp, #40]	; 0x28
   1354c:	cmp	r0, #1
   13550:	bne	13720 <__lxstat64@plt+0x273c>
   13554:	str	lr, [sp, #28]
   13558:	bl	10ee8 <__ctype_b_loc@plt>
   1355c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13560:	ldr	r0, [r0]
   13564:	add	r0, r0, r5, lsl #1
   13568:	ldrb	r0, [r0, #1]
   1356c:	ubfx	r9, r0, #6, #1
   13570:	mov	r1, #1
   13574:	ldr	r4, [sp, #24]
   13578:	ldr	r0, [sp, #52]	; 0x34
   1357c:	orr	r0, r9, r0
   13580:	mov	r2, r1
   13584:	cmp	r1, #1
   13588:	bhi	13954 <__lxstat64@plt+0x2970>
   1358c:	tst	r0, #1
   13590:	beq	13954 <__lxstat64@plt+0x2970>
   13594:	ldr	lr, [sp, #28]
   13598:	b	133a0 <__lxstat64@plt+0x23bc>
   1359c:	cmp	r6, #0
   135a0:	ldrbeq	r0, [ip, #1]
   135a4:	cmpeq	r0, #0
   135a8:	beq	135b8 <__lxstat64@plt+0x25d4>
   135ac:	mvn	lr, #0
   135b0:	mov	sl, #0
   135b4:	b	133a0 <__lxstat64@plt+0x23bc>
   135b8:	mov	r1, #1
   135bc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   135c0:	cmp	r0, #2
   135c4:	bne	135dc <__lxstat64@plt+0x25f8>
   135c8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135cc:	tst	r0, #1
   135d0:	mov	r9, r1
   135d4:	beq	133a0 <__lxstat64@plt+0x23bc>
   135d8:	b	13d2c <__lxstat64@plt+0x2d48>
   135dc:	mov	r9, r1
   135e0:	b	133a0 <__lxstat64@plt+0x23bc>
   135e4:	mov	sl, #0
   135e8:	mov	r0, #92	; 0x5c
   135ec:	ldr	r1, [sp, #48]	; 0x30
   135f0:	cmp	r1, #0
   135f4:	beq	13608 <__lxstat64@plt+0x2624>
   135f8:	mov	r9, #0
   135fc:	cmp	sl, #0
   13600:	beq	13bb8 <__lxstat64@plt+0x2bd4>
   13604:	b	13bf4 <__lxstat64@plt+0x2c10>
   13608:	mov	r9, #0
   1360c:	ldr	r1, [sp, #84]	; 0x54
   13610:	tst	r1, #1
   13614:	mov	sl, #0
   13618:	bne	13658 <__lxstat64@plt+0x2674>
   1361c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13620:	cmp	r0, #0
   13624:	mov	r0, r5
   13628:	beq	1364c <__lxstat64@plt+0x2668>
   1362c:	ubfx	r0, r5, #5, #3
   13630:	ldr	r1, [fp, #16]
   13634:	ldr	r0, [r1, r0, lsl #2]
   13638:	and	r1, r5, #31
   1363c:	mov	r2, #1
   13640:	tst	r0, r2, lsl r1
   13644:	mov	r0, r5
   13648:	bne	13658 <__lxstat64@plt+0x2674>
   1364c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13650:	cmp	r1, #0
   13654:	beq	13bb0 <__lxstat64@plt+0x2bcc>
   13658:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1365c:	tst	r1, #1
   13660:	bne	13d2c <__lxstat64@plt+0x2d48>
   13664:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13668:	cmp	r1, #2
   1366c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13670:	movwne	r1, #1
   13674:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13678:	orr	r1, r1, r2
   1367c:	tst	r1, #1
   13680:	beq	1368c <__lxstat64@plt+0x26a8>
   13684:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13688:	b	136c8 <__lxstat64@plt+0x26e4>
   1368c:	cmp	r8, r4
   13690:	movcc	r1, #39	; 0x27
   13694:	strbcc	r1, [r7, r8]
   13698:	add	r1, r8, #1
   1369c:	cmp	r1, r4
   136a0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   136a4:	movcc	r2, #36	; 0x24
   136a8:	strbcc	r2, [r7, r1]
   136ac:	add	r1, r8, #2
   136b0:	cmp	r1, r4
   136b4:	movcc	r2, #39	; 0x27
   136b8:	strbcc	r2, [r7, r1]
   136bc:	add	r8, r8, #3
   136c0:	mov	r1, #1
   136c4:	str	r1, [fp, #-56]	; 0xffffffc8
   136c8:	cmp	r8, r4
   136cc:	movcc	r1, #92	; 0x5c
   136d0:	strbcc	r1, [r7, r8]
   136d4:	add	r8, r8, #1
   136d8:	cmp	r8, r4
   136dc:	strbcc	r0, [r7, r8]
   136e0:	and	r5, r5, r9
   136e4:	add	r8, r8, #1
   136e8:	add	r6, r6, #1
   136ec:	cmn	lr, #1
   136f0:	bne	130cc <__lxstat64@plt+0x20e8>
   136f4:	b	130d8 <__lxstat64@plt+0x20f4>
   136f8:	mov	r9, #0
   136fc:	ldr	r0, [sp, #36]	; 0x24
   13700:	cmp	r0, #0
   13704:	mov	sl, #0
   13708:	mov	r5, #0
   1370c:	beq	1361c <__lxstat64@plt+0x2638>
   13710:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13714:	b	136e8 <__lxstat64@plt+0x2704>
   13718:	mov	r9, #1
   1371c:	b	133a0 <__lxstat64@plt+0x23bc>
   13720:	mov	r0, #0
   13724:	str	r0, [fp, #-36]	; 0xffffffdc
   13728:	str	r0, [fp, #-40]	; 0xffffffd8
   1372c:	cmn	lr, #1
   13730:	bne	13744 <__lxstat64@plt+0x2760>
   13734:	mov	r0, ip
   13738:	bl	10f00 <strlen@plt>
   1373c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13740:	mov	lr, r0
   13744:	add	r0, ip, r6
   13748:	str	r0, [sp, #20]
   1374c:	mov	r9, #1
   13750:	mov	r7, #0
   13754:	sub	r4, fp, #40	; 0x28
   13758:	str	lr, [sp, #28]
   1375c:	str	r7, [sp, #44]	; 0x2c
   13760:	add	r7, r7, r6
   13764:	add	r1, ip, r7
   13768:	sub	r2, lr, r7
   1376c:	sub	r0, fp, #44	; 0x2c
   13770:	mov	r3, r4
   13774:	bl	1589c <__lxstat64@plt+0x48b8>
   13778:	cmp	r0, #0
   1377c:	beq	13c3c <__lxstat64@plt+0x2c58>
   13780:	cmn	r0, #1
   13784:	beq	13bfc <__lxstat64@plt+0x2c18>
   13788:	cmn	r0, #2
   1378c:	ldr	lr, [sp, #28]
   13790:	beq	13c04 <__lxstat64@plt+0x2c20>
   13794:	cmp	r0, #2
   13798:	mov	r1, #0
   1379c:	movwcc	r1, #1
   137a0:	ldr	r2, [sp, #60]	; 0x3c
   137a4:	eor	r2, r2, #1
   137a8:	orrs	r1, r2, r1
   137ac:	ldr	r4, [sp, #24]
   137b0:	bne	13870 <__lxstat64@plt+0x288c>
   137b4:	ldr	r1, [sp, #44]	; 0x2c
   137b8:	ldr	r2, [sp, #20]
   137bc:	add	r1, r2, r1
   137c0:	mov	r2, #1
   137c4:	ldrb	r3, [r1, r2]
   137c8:	sub	r3, r3, #91	; 0x5b
   137cc:	cmp	r3, #33	; 0x21
   137d0:	bhi	13864 <__lxstat64@plt+0x2880>
   137d4:	add	r7, pc, #0
   137d8:	ldr	pc, [r7, r3, lsl #2]
   137dc:	andeq	r3, r1, r4, lsr #26
   137e0:	andeq	r3, r1, r4, lsr #26
   137e4:	andeq	r3, r1, r4, ror #16
   137e8:	andeq	r3, r1, r4, lsr #26
   137ec:	andeq	r3, r1, r4, ror #16
   137f0:	andeq	r3, r1, r4, lsr #26
   137f4:	andeq	r3, r1, r4, ror #16
   137f8:	andeq	r3, r1, r4, ror #16
   137fc:	andeq	r3, r1, r4, ror #16
   13800:	andeq	r3, r1, r4, ror #16
   13804:	andeq	r3, r1, r4, ror #16
   13808:	andeq	r3, r1, r4, ror #16
   1380c:	andeq	r3, r1, r4, ror #16
   13810:	andeq	r3, r1, r4, ror #16
   13814:	andeq	r3, r1, r4, ror #16
   13818:	andeq	r3, r1, r4, ror #16
   1381c:	andeq	r3, r1, r4, ror #16
   13820:	andeq	r3, r1, r4, ror #16
   13824:	andeq	r3, r1, r4, ror #16
   13828:	andeq	r3, r1, r4, ror #16
   1382c:	andeq	r3, r1, r4, ror #16
   13830:	andeq	r3, r1, r4, ror #16
   13834:	andeq	r3, r1, r4, ror #16
   13838:	andeq	r3, r1, r4, ror #16
   1383c:	andeq	r3, r1, r4, ror #16
   13840:	andeq	r3, r1, r4, ror #16
   13844:	andeq	r3, r1, r4, ror #16
   13848:	andeq	r3, r1, r4, ror #16
   1384c:	andeq	r3, r1, r4, ror #16
   13850:	andeq	r3, r1, r4, ror #16
   13854:	andeq	r3, r1, r4, ror #16
   13858:	andeq	r3, r1, r4, ror #16
   1385c:	andeq	r3, r1, r4, ror #16
   13860:	andeq	r3, r1, r4, lsr #26
   13864:	add	r2, r2, #1
   13868:	cmp	r2, r0
   1386c:	bcc	137c4 <__lxstat64@plt+0x27e0>
   13870:	ldr	r7, [sp, #44]	; 0x2c
   13874:	add	r7, r0, r7
   13878:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1387c:	bl	10e40 <iswprint@plt>
   13880:	cmp	r0, #0
   13884:	movwne	r0, #1
   13888:	and	r9, r9, r0
   1388c:	sub	r4, fp, #40	; 0x28
   13890:	mov	r0, r4
   13894:	bl	10df8 <mbsinit@plt>
   13898:	ldr	lr, [sp, #28]
   1389c:	cmp	r0, #0
   138a0:	ldr	ip, [fp, #-84]	; 0xffffffac
   138a4:	beq	1375c <__lxstat64@plt+0x2778>
   138a8:	b	13c44 <__lxstat64@plt+0x2c60>
   138ac:	ldr	r0, [sp, #32]
   138b0:	cmp	r0, #0
   138b4:	beq	1394c <__lxstat64@plt+0x2968>
   138b8:	add	r0, r6, #2
   138bc:	cmp	r0, lr
   138c0:	bcs	1394c <__lxstat64@plt+0x2968>
   138c4:	add	r1, ip, r6
   138c8:	ldrb	r1, [r1, #1]
   138cc:	cmp	r1, #63	; 0x3f
   138d0:	bne	1394c <__lxstat64@plt+0x2968>
   138d4:	ldrb	r9, [ip, r0]
   138d8:	sub	r2, r9, #33	; 0x21
   138dc:	cmp	r2, #29
   138e0:	bhi	1394c <__lxstat64@plt+0x2968>
   138e4:	mov	r3, #1
   138e8:	movw	r1, #20929	; 0x51c1
   138ec:	movt	r1, #14336	; 0x3800
   138f0:	tst	r1, r3, lsl r2
   138f4:	beq	1394c <__lxstat64@plt+0x2968>
   138f8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   138fc:	tst	r1, #1
   13900:	bne	13d2c <__lxstat64@plt+0x2d48>
   13904:	cmp	r8, r4
   13908:	movcc	r1, #63	; 0x3f
   1390c:	strbcc	r1, [r7, r8]
   13910:	add	r2, r8, #1
   13914:	cmp	r2, r4
   13918:	movcc	r1, #34	; 0x22
   1391c:	strbcc	r1, [r7, r2]
   13920:	add	r2, r8, #2
   13924:	cmp	r2, r4
   13928:	movcc	r1, #34	; 0x22
   1392c:	strbcc	r1, [r7, r2]
   13930:	add	r2, r8, #3
   13934:	cmp	r2, r4
   13938:	movcc	r1, #63	; 0x3f
   1393c:	strbcc	r1, [r7, r2]
   13940:	add	r8, r8, #4
   13944:	mov	r6, r0
   13948:	mov	r5, r9
   1394c:	mov	r9, #0
   13950:	b	133a0 <__lxstat64@plt+0x23bc>
   13954:	add	r1, r2, r6
   13958:	str	r1, [sp, #44]	; 0x2c
   1395c:	add	r1, r6, #1
   13960:	mov	r3, #0
   13964:	ldr	lr, [sp, #28]
   13968:	ldr	r6, [fp, #-60]	; 0xffffffc4
   1396c:	tst	r0, #1
   13970:	bne	13a64 <__lxstat64@plt+0x2a80>
   13974:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13978:	tst	r2, #1
   1397c:	bne	13d2c <__lxstat64@plt+0x2d48>
   13980:	cmp	r6, #2
   13984:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13988:	movwne	r3, #1
   1398c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13990:	orr	r3, r3, r2
   13994:	tst	r3, #1
   13998:	bne	139d4 <__lxstat64@plt+0x29f0>
   1399c:	cmp	r8, r4
   139a0:	movcc	r2, #39	; 0x27
   139a4:	strbcc	r2, [r7, r8]
   139a8:	add	r3, r8, #1
   139ac:	cmp	r3, r4
   139b0:	movcc	r2, #36	; 0x24
   139b4:	strbcc	r2, [r7, r3]
   139b8:	add	r3, r8, #2
   139bc:	cmp	r3, r4
   139c0:	movcc	r2, #39	; 0x27
   139c4:	strbcc	r2, [r7, r3]
   139c8:	add	r8, r8, #3
   139cc:	mov	r2, #1
   139d0:	str	r2, [fp, #-56]	; 0xffffffc8
   139d4:	cmp	r8, r4
   139d8:	movcc	r2, #92	; 0x5c
   139dc:	strbcc	r2, [r7, r8]
   139e0:	add	r3, r8, #1
   139e4:	cmp	r3, r4
   139e8:	bcs	13a08 <__lxstat64@plt+0x2a24>
   139ec:	and	r7, r5, #192	; 0xc0
   139f0:	mov	r2, #48	; 0x30
   139f4:	orr	r7, r2, r7, lsr #6
   139f8:	ldr	r6, [sp, #80]	; 0x50
   139fc:	strb	r7, [r6, r3]
   13a00:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13a04:	ldr	r7, [sp, #80]	; 0x50
   13a08:	add	r3, r8, #2
   13a0c:	cmp	r3, r4
   13a10:	bcs	13a30 <__lxstat64@plt+0x2a4c>
   13a14:	lsr	r7, r5, #3
   13a18:	mov	r2, #6
   13a1c:	bfi	r7, r2, #3, #29
   13a20:	ldr	r6, [sp, #80]	; 0x50
   13a24:	strb	r7, [r6, r3]
   13a28:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13a2c:	ldr	r7, [sp, #80]	; 0x50
   13a30:	mov	r2, #6
   13a34:	bfi	r5, r2, #3, #29
   13a38:	add	r8, r8, #3
   13a3c:	mov	r3, #1
   13a40:	b	13a88 <__lxstat64@plt+0x2aa4>
   13a44:	ldr	r7, [sp, #80]	; 0x50
   13a48:	cmp	r8, r4
   13a4c:	strbcc	r5, [r7, r8]
   13a50:	ldrb	r5, [ip, r1]
   13a54:	add	r1, r1, #1
   13a58:	add	r8, r8, #1
   13a5c:	tst	r0, #1
   13a60:	beq	13974 <__lxstat64@plt+0x2990>
   13a64:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13a68:	tst	r2, #1
   13a6c:	beq	13a80 <__lxstat64@plt+0x2a9c>
   13a70:	cmp	r8, r4
   13a74:	movcc	r2, #92	; 0x5c
   13a78:	strbcc	r2, [r7, r8]
   13a7c:	add	r8, r8, #1
   13a80:	mov	r2, #0
   13a84:	str	r2, [fp, #-52]	; 0xffffffcc
   13a88:	and	sl, r3, #1
   13a8c:	ldr	r2, [sp, #44]	; 0x2c
   13a90:	cmp	r2, r1
   13a94:	bls	13ba0 <__lxstat64@plt+0x2bbc>
   13a98:	cmp	sl, #0
   13a9c:	movwne	sl, #1
   13aa0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13aa4:	mvn	r7, r2
   13aa8:	orr	r7, r7, sl
   13aac:	tst	r7, #1
   13ab0:	bne	13a44 <__lxstat64@plt+0x2a60>
   13ab4:	cmp	r8, r4
   13ab8:	ldrcc	r7, [sp, #80]	; 0x50
   13abc:	movcc	r2, #39	; 0x27
   13ac0:	strbcc	r2, [r7, r8]
   13ac4:	add	r7, r8, #1
   13ac8:	cmp	r7, r4
   13acc:	ldrcc	r6, [sp, #80]	; 0x50
   13ad0:	movcc	r2, #39	; 0x27
   13ad4:	strbcc	r2, [r6, r7]
   13ad8:	ldrcc	r6, [fp, #-60]	; 0xffffffc4
   13adc:	add	r8, r8, #2
   13ae0:	mov	r2, #0
   13ae4:	str	r2, [fp, #-56]	; 0xffffffc8
   13ae8:	b	13a44 <__lxstat64@plt+0x2a60>
   13aec:	cmp	r8, r4
   13af0:	movcc	r0, #39	; 0x27
   13af4:	strbcc	r0, [r7, r8]
   13af8:	add	r0, r8, #1
   13afc:	cmp	r0, r4
   13b00:	movcc	r1, #36	; 0x24
   13b04:	strbcc	r1, [r7, r0]
   13b08:	add	r0, r8, #2
   13b0c:	cmp	r0, r4
   13b10:	movcc	r1, #39	; 0x27
   13b14:	strbcc	r1, [r7, r0]
   13b18:	add	r0, r8, #3
   13b1c:	mov	r2, #1
   13b20:	cmp	r0, r4
   13b24:	movcc	r1, #92	; 0x5c
   13b28:	strbcc	r1, [r7, r0]
   13b2c:	str	r2, [fp, #-56]	; 0xffffffc8
   13b30:	add	r8, r0, #1
   13b34:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13b38:	cmp	r1, #2
   13b3c:	beq	13b90 <__lxstat64@plt+0x2bac>
   13b40:	add	r1, r6, #1
   13b44:	mov	r9, #0
   13b48:	mov	sl, #1
   13b4c:	mov	r5, #48	; 0x30
   13b50:	cmp	r1, lr
   13b54:	bcs	133a0 <__lxstat64@plt+0x23bc>
   13b58:	ldrb	r1, [ip, r1]
   13b5c:	sub	r1, r1, #48	; 0x30
   13b60:	uxtb	r1, r1
   13b64:	cmp	r1, #9
   13b68:	bhi	133a0 <__lxstat64@plt+0x23bc>
   13b6c:	cmp	r8, r4
   13b70:	movcc	r1, #48	; 0x30
   13b74:	strbcc	r1, [r7, r8]
   13b78:	add	r1, r0, #2
   13b7c:	cmp	r1, r4
   13b80:	movcc	r2, #48	; 0x30
   13b84:	strbcc	r2, [r7, r1]
   13b88:	add	r8, r0, #3
   13b8c:	b	133a0 <__lxstat64@plt+0x23bc>
   13b90:	mov	r0, #48	; 0x30
   13b94:	mov	sl, #1
   13b98:	mov	r9, #0
   13b9c:	b	1364c <__lxstat64@plt+0x2668>
   13ba0:	sub	r6, r1, #1
   13ba4:	cmp	sl, #0
   13ba8:	movwne	sl, #1
   13bac:	mov	r0, r5
   13bb0:	cmp	sl, #0
   13bb4:	bne	13bf4 <__lxstat64@plt+0x2c10>
   13bb8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13bbc:	tst	r1, #1
   13bc0:	beq	13bf4 <__lxstat64@plt+0x2c10>
   13bc4:	cmp	r8, r4
   13bc8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13bcc:	movcc	r1, #39	; 0x27
   13bd0:	strbcc	r1, [r7, r8]
   13bd4:	add	r1, r8, #1
   13bd8:	cmp	r1, r4
   13bdc:	movcc	r2, #39	; 0x27
   13be0:	strbcc	r2, [r7, r1]
   13be4:	add	r8, r8, #2
   13be8:	mov	r1, #0
   13bec:	str	r1, [fp, #-56]	; 0xffffffc8
   13bf0:	b	136d8 <__lxstat64@plt+0x26f4>
   13bf4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13bf8:	b	136d8 <__lxstat64@plt+0x26f4>
   13bfc:	mov	r9, #0
   13c00:	b	13c3c <__lxstat64@plt+0x2c58>
   13c04:	mov	r9, #0
   13c08:	cmp	r7, lr
   13c0c:	bcs	13c3c <__lxstat64@plt+0x2c58>
   13c10:	ldr	ip, [fp, #-84]	; 0xffffffac
   13c14:	ldr	r7, [sp, #44]	; 0x2c
   13c18:	ldr	r0, [sp, #20]
   13c1c:	ldrb	r0, [r0, r7]
   13c20:	cmp	r0, #0
   13c24:	beq	13c44 <__lxstat64@plt+0x2c60>
   13c28:	add	r7, r7, #1
   13c2c:	add	r0, r6, r7
   13c30:	cmp	r0, lr
   13c34:	bcc	13c18 <__lxstat64@plt+0x2c34>
   13c38:	b	13c44 <__lxstat64@plt+0x2c60>
   13c3c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13c40:	ldr	r7, [sp, #44]	; 0x2c
   13c44:	mov	r1, r7
   13c48:	ldr	r7, [sp, #80]	; 0x50
   13c4c:	b	13574 <__lxstat64@plt+0x2590>
   13c50:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13c54:	eor	r0, r1, #2
   13c58:	orr	r0, r0, r8
   13c5c:	clz	r0, r0
   13c60:	lsr	r0, r0, #5
   13c64:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13c68:	tst	r2, r0
   13c6c:	bne	13d2c <__lxstat64@plt+0x2d48>
   13c70:	cmp	r1, #2
   13c74:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13c78:	movwne	r0, #1
   13c7c:	orr	r0, r2, r0
   13c80:	tst	r0, #1
   13c84:	ldreq	r0, [sp, #56]	; 0x38
   13c88:	eoreq	r0, r0, #1
   13c8c:	tsteq	r0, #1
   13c90:	bne	13cc4 <__lxstat64@plt+0x2ce0>
   13c94:	mov	r9, lr
   13c98:	tst	r5, #1
   13c9c:	bne	13d94 <__lxstat64@plt+0x2db0>
   13ca0:	ldr	r0, [sp, #72]	; 0x48
   13ca4:	cmp	r0, #0
   13ca8:	beq	13cc4 <__lxstat64@plt+0x2ce0>
   13cac:	mov	r5, #0
   13cb0:	cmp	r4, #0
   13cb4:	ldr	r0, [sp, #84]	; 0x54
   13cb8:	mov	sl, r2
   13cbc:	ldr	r6, [sp, #72]	; 0x48
   13cc0:	beq	12e5c <__lxstat64@plt+0x1e78>
   13cc4:	ldr	r1, [sp, #92]	; 0x5c
   13cc8:	clz	r0, r1
   13ccc:	lsr	r0, r0, #5
   13cd0:	orr	r0, r0, r2
   13cd4:	tst	r0, #1
   13cd8:	bne	13d04 <__lxstat64@plt+0x2d20>
   13cdc:	ldrb	r0, [r1]
   13ce0:	cmp	r0, #0
   13ce4:	beq	13d04 <__lxstat64@plt+0x2d20>
   13ce8:	add	r1, r1, #1
   13cec:	cmp	r8, r4
   13cf0:	strbcc	r0, [r7, r8]
   13cf4:	add	r8, r8, #1
   13cf8:	ldrb	r0, [r1], #1
   13cfc:	cmp	r0, #0
   13d00:	bne	13cec <__lxstat64@plt+0x2d08>
   13d04:	cmp	r8, r4
   13d08:	movcc	r0, #0
   13d0c:	strbcc	r0, [r7, r8]
   13d10:	b	13d88 <__lxstat64@plt+0x2da4>
   13d14:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d18:	mov	lr, r4
   13d1c:	mov	r4, r5
   13d20:	b	13d2c <__lxstat64@plt+0x2d48>
   13d24:	ldr	r7, [sp, #80]	; 0x50
   13d28:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d2c:	mov	r0, #0
   13d30:	ldr	r1, [fp, #12]
   13d34:	bic	r1, r1, #2
   13d38:	ldr	r2, [sp, #84]	; 0x54
   13d3c:	tst	r2, #1
   13d40:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13d44:	mov	r2, r3
   13d48:	movwne	r2, #4
   13d4c:	cmp	r3, #2
   13d50:	movne	r2, r3
   13d54:	str	r2, [sp]
   13d58:	str	r1, [sp, #4]
   13d5c:	str	r0, [sp, #8]
   13d60:	ldr	r0, [sp, #68]	; 0x44
   13d64:	str	r0, [sp, #12]
   13d68:	ldr	r0, [sp, #76]	; 0x4c
   13d6c:	str	r0, [sp, #16]
   13d70:	mov	r0, r7
   13d74:	mov	r1, r4
   13d78:	mov	r2, ip
   13d7c:	mov	r3, lr
   13d80:	bl	12dd4 <__lxstat64@plt+0x1df0>
   13d84:	mov	r8, r0
   13d88:	mov	r0, r8
   13d8c:	sub	sp, fp, #28
   13d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d94:	mov	r0, #5
   13d98:	str	r0, [sp]
   13d9c:	ldr	r0, [fp, #12]
   13da0:	str	r0, [sp, #4]
   13da4:	ldr	r0, [fp, #16]
   13da8:	str	r0, [sp, #8]
   13dac:	ldr	r0, [sp, #68]	; 0x44
   13db0:	str	r0, [sp, #12]
   13db4:	ldr	r0, [sp, #76]	; 0x4c
   13db8:	str	r0, [sp, #16]
   13dbc:	mov	r0, r7
   13dc0:	ldr	r1, [sp, #72]	; 0x48
   13dc4:	ldr	r2, [fp, #-84]	; 0xffffffac
   13dc8:	mov	r3, r9
   13dcc:	b	13d80 <__lxstat64@plt+0x2d9c>
   13dd0:	bl	10fd8 <abort@plt>
   13dd4:	mov	r3, r2
   13dd8:	mov	r2, #0
   13ddc:	b	13de0 <__lxstat64@plt+0x2dfc>
   13de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13de4:	add	fp, sp, #28
   13de8:	sub	sp, sp, #36	; 0x24
   13dec:	mov	r4, r2
   13df0:	str	r2, [sp, #24]
   13df4:	mov	r5, r1
   13df8:	mov	r6, r0
   13dfc:	str	r0, [sp, #20]
   13e00:	movw	r8, #29024	; 0x7160
   13e04:	movt	r8, #2
   13e08:	cmp	r3, #0
   13e0c:	movne	r8, r3
   13e10:	bl	10f0c <__errno_location@plt>
   13e14:	str	r0, [sp, #28]
   13e18:	ldm	r8, {r3, r9}
   13e1c:	ldr	r1, [r8, #40]	; 0x28
   13e20:	ldr	r2, [r8, #44]	; 0x2c
   13e24:	ldr	r7, [r0]
   13e28:	str	r7, [sp, #32]
   13e2c:	add	sl, r8, #8
   13e30:	cmp	r4, #0
   13e34:	orreq	r9, r9, #1
   13e38:	stm	sp, {r3, r9, sl}
   13e3c:	str	r1, [sp, #12]
   13e40:	str	r2, [sp, #16]
   13e44:	mov	r0, #0
   13e48:	mov	r1, #0
   13e4c:	mov	r2, r6
   13e50:	mov	r3, r5
   13e54:	mov	r7, r5
   13e58:	bl	12dd4 <__lxstat64@plt+0x1df0>
   13e5c:	mov	r5, r0
   13e60:	add	r4, r0, #1
   13e64:	mov	r0, r4
   13e68:	bl	14c7c <__lxstat64@plt+0x3c98>
   13e6c:	mov	r6, r0
   13e70:	ldr	r0, [r8]
   13e74:	ldr	r1, [r8, #40]	; 0x28
   13e78:	ldr	r2, [r8, #44]	; 0x2c
   13e7c:	stm	sp, {r0, r9, sl}
   13e80:	str	r1, [sp, #12]
   13e84:	str	r2, [sp, #16]
   13e88:	mov	r0, r6
   13e8c:	mov	r1, r4
   13e90:	ldr	r2, [sp, #20]
   13e94:	mov	r3, r7
   13e98:	bl	12dd4 <__lxstat64@plt+0x1df0>
   13e9c:	ldr	r0, [sp, #24]
   13ea0:	ldr	r1, [sp, #32]
   13ea4:	ldr	r2, [sp, #28]
   13ea8:	str	r1, [r2]
   13eac:	cmp	r0, #0
   13eb0:	strne	r5, [r0]
   13eb4:	mov	r0, r6
   13eb8:	sub	sp, fp, #28
   13ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ec0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13ec4:	add	fp, sp, #24
   13ec8:	movw	r8, #28912	; 0x70f0
   13ecc:	movt	r8, #2
   13ed0:	ldr	r4, [r8]
   13ed4:	movw	r5, #28916	; 0x70f4
   13ed8:	movt	r5, #2
   13edc:	ldr	r0, [r5]
   13ee0:	cmp	r0, #2
   13ee4:	blt	13f10 <__lxstat64@plt+0x2f2c>
   13ee8:	add	r7, r4, #12
   13eec:	mov	r6, #0
   13ef0:	ldr	r0, [r7, r6, lsl #3]
   13ef4:	bl	15748 <__lxstat64@plt+0x4764>
   13ef8:	add	r0, r6, #1
   13efc:	ldr	r1, [r5]
   13f00:	add	r2, r6, #2
   13f04:	cmp	r2, r1
   13f08:	mov	r6, r0
   13f0c:	blt	13ef0 <__lxstat64@plt+0x2f0c>
   13f10:	ldr	r0, [r4, #4]
   13f14:	movw	r7, #29072	; 0x7190
   13f18:	movt	r7, #2
   13f1c:	cmp	r0, r7
   13f20:	beq	13f38 <__lxstat64@plt+0x2f54>
   13f24:	bl	15748 <__lxstat64@plt+0x4764>
   13f28:	movw	r0, #28920	; 0x70f8
   13f2c:	movt	r0, #2
   13f30:	mov	r6, #256	; 0x100
   13f34:	strd	r6, [r0]
   13f38:	movw	r6, #28920	; 0x70f8
   13f3c:	movt	r6, #2
   13f40:	cmp	r4, r6
   13f44:	beq	13f54 <__lxstat64@plt+0x2f70>
   13f48:	mov	r0, r4
   13f4c:	bl	15748 <__lxstat64@plt+0x4764>
   13f50:	str	r6, [r8]
   13f54:	mov	r0, #1
   13f58:	str	r0, [r5]
   13f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13f60:	movw	r3, #29024	; 0x7160
   13f64:	movt	r3, #2
   13f68:	mvn	r2, #0
   13f6c:	b	13f70 <__lxstat64@plt+0x2f8c>
   13f70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f74:	add	fp, sp, #28
   13f78:	sub	sp, sp, #44	; 0x2c
   13f7c:	mov	r7, r3
   13f80:	str	r2, [sp, #36]	; 0x24
   13f84:	str	r1, [sp, #32]
   13f88:	mov	r5, r0
   13f8c:	bl	10f0c <__errno_location@plt>
   13f90:	cmp	r5, #0
   13f94:	blt	14100 <__lxstat64@plt+0x311c>
   13f98:	cmn	r5, #-2147483647	; 0x80000001
   13f9c:	beq	14100 <__lxstat64@plt+0x311c>
   13fa0:	movw	r4, #28912	; 0x70f0
   13fa4:	movt	r4, #2
   13fa8:	ldr	r6, [r4]
   13fac:	str	r0, [sp, #28]
   13fb0:	ldr	r0, [r0]
   13fb4:	str	r0, [sp, #24]
   13fb8:	movw	r8, #28916	; 0x70f4
   13fbc:	movt	r8, #2
   13fc0:	ldr	r1, [r8]
   13fc4:	cmp	r1, r5
   13fc8:	ble	13fd4 <__lxstat64@plt+0x2ff0>
   13fcc:	mov	sl, r6
   13fd0:	b	1403c <__lxstat64@plt+0x3058>
   13fd4:	str	r1, [fp, #-32]	; 0xffffffe0
   13fd8:	mov	r0, #8
   13fdc:	str	r0, [sp]
   13fe0:	movw	r9, #28920	; 0x70f8
   13fe4:	movt	r9, #2
   13fe8:	subs	r0, r6, r9
   13fec:	movne	r0, r6
   13ff0:	add	r2, r5, #1
   13ff4:	sub	r2, r2, r1
   13ff8:	sub	r1, fp, #32
   13ffc:	mvn	r3, #-2147483648	; 0x80000000
   14000:	bl	14d64 <__lxstat64@plt+0x3d80>
   14004:	mov	sl, r0
   14008:	str	r0, [r4]
   1400c:	cmp	r6, r9
   14010:	ldrdeq	r0, [r9]
   14014:	stmeq	sl, {r0, r1}
   14018:	ldr	r1, [r8]
   1401c:	add	r0, sl, r1, lsl #3
   14020:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14024:	sub	r1, r2, r1
   14028:	lsl	r2, r1, #3
   1402c:	mov	r1, #0
   14030:	bl	10f30 <memset@plt>
   14034:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14038:	str	r0, [r8]
   1403c:	mov	r9, sl
   14040:	ldr	r6, [r9, r5, lsl #3]!
   14044:	ldr	r4, [r9, #4]!
   14048:	ldm	r7, {r0, r1}
   1404c:	ldr	r2, [r7, #40]	; 0x28
   14050:	ldr	r3, [r7, #44]	; 0x2c
   14054:	orr	r8, r1, #1
   14058:	add	r1, r7, #8
   1405c:	stm	sp, {r0, r8}
   14060:	str	r1, [sp, #20]
   14064:	add	r0, sp, #8
   14068:	stm	r0, {r1, r2, r3}
   1406c:	mov	r0, r4
   14070:	mov	r1, r6
   14074:	ldr	r2, [sp, #32]
   14078:	ldr	r3, [sp, #36]	; 0x24
   1407c:	bl	12dd4 <__lxstat64@plt+0x1df0>
   14080:	cmp	r6, r0
   14084:	bhi	140e8 <__lxstat64@plt+0x3104>
   14088:	add	r6, r0, #1
   1408c:	str	r6, [sl, r5, lsl #3]
   14090:	movw	r0, #29072	; 0x7190
   14094:	movt	r0, #2
   14098:	cmp	r4, r0
   1409c:	beq	140a8 <__lxstat64@plt+0x30c4>
   140a0:	mov	r0, r4
   140a4:	bl	15748 <__lxstat64@plt+0x4764>
   140a8:	mov	r0, r6
   140ac:	bl	14c7c <__lxstat64@plt+0x3c98>
   140b0:	mov	r4, r0
   140b4:	str	r0, [r9]
   140b8:	ldr	r0, [r7]
   140bc:	ldr	r1, [r7, #40]	; 0x28
   140c0:	ldr	r2, [r7, #44]	; 0x2c
   140c4:	stm	sp, {r0, r8}
   140c8:	ldr	r0, [sp, #20]
   140cc:	add	r3, sp, #8
   140d0:	stm	r3, {r0, r1, r2}
   140d4:	mov	r0, r4
   140d8:	mov	r1, r6
   140dc:	ldr	r2, [sp, #32]
   140e0:	ldr	r3, [sp, #36]	; 0x24
   140e4:	bl	12dd4 <__lxstat64@plt+0x1df0>
   140e8:	ldr	r0, [sp, #28]
   140ec:	ldr	r1, [sp, #24]
   140f0:	str	r1, [r0]
   140f4:	mov	r0, r4
   140f8:	sub	sp, fp, #28
   140fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14100:	bl	10fd8 <abort@plt>
   14104:	movw	r3, #29024	; 0x7160
   14108:	movt	r3, #2
   1410c:	b	13f70 <__lxstat64@plt+0x2f8c>
   14110:	mov	r1, r0
   14114:	mov	r0, #0
   14118:	b	13f60 <__lxstat64@plt+0x2f7c>
   1411c:	mov	r2, r1
   14120:	mov	r1, r0
   14124:	mov	r0, #0
   14128:	b	14104 <__lxstat64@plt+0x3120>
   1412c:	push	{r4, r5, r6, sl, fp, lr}
   14130:	add	fp, sp, #16
   14134:	sub	sp, sp, #48	; 0x30
   14138:	mov	r4, r2
   1413c:	mov	r5, r0
   14140:	mov	r6, sp
   14144:	mov	r0, r6
   14148:	bl	14168 <__lxstat64@plt+0x3184>
   1414c:	mov	r0, r5
   14150:	mov	r1, r4
   14154:	mvn	r2, #0
   14158:	mov	r3, r6
   1415c:	bl	13f70 <__lxstat64@plt+0x2f8c>
   14160:	sub	sp, fp, #16
   14164:	pop	{r4, r5, r6, sl, fp, pc}
   14168:	vmov.i32	q8, #0	; 0x00000000
   1416c:	mov	r2, #32
   14170:	mov	r3, r0
   14174:	vst1.32	{d16-d17}, [r3], r2
   14178:	vst1.32	{d16-d17}, [r3]
   1417c:	add	r2, r0, #16
   14180:	vst1.32	{d16-d17}, [r2]
   14184:	cmp	r1, #10
   14188:	strne	r1, [r0]
   1418c:	bxne	lr
   14190:	push	{fp, lr}
   14194:	mov	fp, sp
   14198:	bl	10fd8 <abort@plt>
   1419c:	push	{r4, r5, r6, r7, fp, lr}
   141a0:	add	fp, sp, #16
   141a4:	sub	sp, sp, #48	; 0x30
   141a8:	mov	r4, r3
   141ac:	mov	r5, r2
   141b0:	mov	r6, r0
   141b4:	mov	r7, sp
   141b8:	mov	r0, r7
   141bc:	bl	14168 <__lxstat64@plt+0x3184>
   141c0:	mov	r0, r6
   141c4:	mov	r1, r5
   141c8:	mov	r2, r4
   141cc:	mov	r3, r7
   141d0:	bl	13f70 <__lxstat64@plt+0x2f8c>
   141d4:	sub	sp, fp, #16
   141d8:	pop	{r4, r5, r6, r7, fp, pc}
   141dc:	mov	r2, r1
   141e0:	mov	r1, r0
   141e4:	mov	r0, #0
   141e8:	b	1412c <__lxstat64@plt+0x3148>
   141ec:	mov	r3, r2
   141f0:	mov	r2, r1
   141f4:	mov	r1, r0
   141f8:	mov	r0, #0
   141fc:	b	1419c <__lxstat64@plt+0x31b8>
   14200:	push	{r4, r5, r6, sl, fp, lr}
   14204:	add	fp, sp, #16
   14208:	sub	sp, sp, #48	; 0x30
   1420c:	mov	r4, r1
   14210:	mov	r5, r0
   14214:	mov	r0, #32
   14218:	movw	r1, #29024	; 0x7160
   1421c:	movt	r1, #2
   14220:	add	r3, r1, #16
   14224:	vld1.64	{d16-d17}, [r1], r0
   14228:	mov	r6, sp
   1422c:	vld1.64	{d18-d19}, [r3]
   14230:	add	r3, r6, #16
   14234:	vld1.64	{d20-d21}, [r1]
   14238:	vst1.64	{d18-d19}, [r3]
   1423c:	mov	r1, r6
   14240:	vst1.64	{d16-d17}, [r1], r0
   14244:	vst1.64	{d20-d21}, [r1]
   14248:	mov	r0, r6
   1424c:	mov	r1, r2
   14250:	mov	r2, #1
   14254:	bl	12cc8 <__lxstat64@plt+0x1ce4>
   14258:	mov	r0, #0
   1425c:	mov	r1, r5
   14260:	mov	r2, r4
   14264:	mov	r3, r6
   14268:	bl	13f70 <__lxstat64@plt+0x2f8c>
   1426c:	sub	sp, fp, #16
   14270:	pop	{r4, r5, r6, sl, fp, pc}
   14274:	mov	r2, r1
   14278:	mvn	r1, #0
   1427c:	b	14200 <__lxstat64@plt+0x321c>
   14280:	mov	r1, #58	; 0x3a
   14284:	b	14274 <__lxstat64@plt+0x3290>
   14288:	mov	r2, #58	; 0x3a
   1428c:	b	14200 <__lxstat64@plt+0x321c>
   14290:	push	{r4, r5, r6, sl, fp, lr}
   14294:	add	fp, sp, #16
   14298:	sub	sp, sp, #48	; 0x30
   1429c:	mov	r4, r2
   142a0:	mov	r5, r0
   142a4:	mov	r6, sp
   142a8:	mov	r0, r6
   142ac:	bl	14168 <__lxstat64@plt+0x3184>
   142b0:	mov	r0, r6
   142b4:	mov	r1, #58	; 0x3a
   142b8:	mov	r2, #1
   142bc:	bl	12cc8 <__lxstat64@plt+0x1ce4>
   142c0:	mov	r0, r5
   142c4:	mov	r1, r4
   142c8:	mvn	r2, #0
   142cc:	mov	r3, r6
   142d0:	bl	13f70 <__lxstat64@plt+0x2f8c>
   142d4:	sub	sp, fp, #16
   142d8:	pop	{r4, r5, r6, sl, fp, pc}
   142dc:	push	{fp, lr}
   142e0:	mov	fp, sp
   142e4:	sub	sp, sp, #8
   142e8:	mvn	ip, #0
   142ec:	str	ip, [sp]
   142f0:	bl	142fc <__lxstat64@plt+0x3318>
   142f4:	mov	sp, fp
   142f8:	pop	{fp, pc}
   142fc:	push	{r4, r5, r6, r7, fp, lr}
   14300:	add	fp, sp, #16
   14304:	sub	sp, sp, #48	; 0x30
   14308:	mov	r7, r3
   1430c:	mov	r5, r0
   14310:	mov	r0, #32
   14314:	movw	r3, #29024	; 0x7160
   14318:	movt	r3, #2
   1431c:	add	r4, r3, #16
   14320:	vld1.64	{d16-d17}, [r3], r0
   14324:	mov	r6, sp
   14328:	vld1.64	{d18-d19}, [r4]
   1432c:	add	r4, r6, #16
   14330:	vld1.64	{d20-d21}, [r3]
   14334:	vst1.64	{d18-d19}, [r4]
   14338:	mov	r3, r6
   1433c:	vst1.64	{d16-d17}, [r3], r0
   14340:	vst1.64	{d20-d21}, [r3]
   14344:	mov	r0, r6
   14348:	bl	12d20 <__lxstat64@plt+0x1d3c>
   1434c:	ldr	r2, [fp, #8]
   14350:	mov	r0, r5
   14354:	mov	r1, r7
   14358:	mov	r3, r6
   1435c:	bl	13f70 <__lxstat64@plt+0x2f8c>
   14360:	sub	sp, fp, #16
   14364:	pop	{r4, r5, r6, r7, fp, pc}
   14368:	mov	r3, r2
   1436c:	mov	r2, r1
   14370:	mov	r1, r0
   14374:	mov	r0, #0
   14378:	b	142dc <__lxstat64@plt+0x32f8>
   1437c:	push	{fp, lr}
   14380:	mov	fp, sp
   14384:	sub	sp, sp, #8
   14388:	mov	ip, r2
   1438c:	mov	r2, r1
   14390:	mov	r1, r0
   14394:	str	r3, [sp]
   14398:	mov	r0, #0
   1439c:	mov	r3, ip
   143a0:	bl	142fc <__lxstat64@plt+0x3318>
   143a4:	mov	sp, fp
   143a8:	pop	{fp, pc}
   143ac:	movw	r3, #28928	; 0x7100
   143b0:	movt	r3, #2
   143b4:	b	13f70 <__lxstat64@plt+0x2f8c>
   143b8:	mov	r2, r1
   143bc:	mov	r1, r0
   143c0:	mov	r0, #0
   143c4:	b	143ac <__lxstat64@plt+0x33c8>
   143c8:	mvn	r2, #0
   143cc:	b	143ac <__lxstat64@plt+0x33c8>
   143d0:	mov	r1, r0
   143d4:	mov	r0, #0
   143d8:	b	143c8 <__lxstat64@plt+0x33e4>
   143dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   143e0:	add	fp, sp, #24
   143e4:	sub	sp, sp, #16
   143e8:	mov	r4, r1
   143ec:	mov	r5, r0
   143f0:	mov	r7, #0
   143f4:	mov	r0, #0
   143f8:	mov	r1, r5
   143fc:	mov	r2, #5
   14400:	bl	10e10 <dcgettext@plt>
   14404:	cmp	r0, r5
   14408:	beq	14414 <__lxstat64@plt+0x3430>
   1440c:	sub	sp, fp, #24
   14410:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14414:	bl	15864 <__lxstat64@plt+0x4880>
   14418:	mov	r6, r0
   1441c:	mov	r8, #56	; 0x38
   14420:	mov	r0, #45	; 0x2d
   14424:	stm	sp, {r0, r8}
   14428:	str	r7, [sp, #8]
   1442c:	str	r7, [sp, #12]
   14430:	mov	r0, r6
   14434:	mov	r1, #85	; 0x55
   14438:	mov	r2, #84	; 0x54
   1443c:	mov	r3, #70	; 0x46
   14440:	bl	144d8 <__lxstat64@plt+0x34f4>
   14444:	cmp	r0, #0
   14448:	beq	14464 <__lxstat64@plt+0x3480>
   1444c:	ldrb	r1, [r5]
   14450:	movw	r2, #27867	; 0x6cdb
   14454:	movt	r2, #1
   14458:	movw	r0, #27871	; 0x6cdf
   1445c:	movt	r0, #1
   14460:	b	144a8 <__lxstat64@plt+0x34c4>
   14464:	mov	r0, #48	; 0x30
   14468:	mov	r1, #51	; 0x33
   1446c:	str	r8, [sp]
   14470:	stmib	sp, {r0, r1}
   14474:	str	r0, [sp, #12]
   14478:	mov	r0, r6
   1447c:	mov	r1, #71	; 0x47
   14480:	mov	r2, #66	; 0x42
   14484:	mov	r3, #49	; 0x31
   14488:	bl	144d8 <__lxstat64@plt+0x34f4>
   1448c:	cmp	r0, #0
   14490:	beq	144b8 <__lxstat64@plt+0x34d4>
   14494:	ldrb	r1, [r5]
   14498:	movw	r2, #27875	; 0x6ce3
   1449c:	movt	r2, #1
   144a0:	movw	r0, #27879	; 0x6ce7
   144a4:	movt	r0, #1
   144a8:	cmp	r1, #96	; 0x60
   144ac:	moveq	r0, r2
   144b0:	sub	sp, fp, #24
   144b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144b8:	movw	r1, #27861	; 0x6cd5
   144bc:	movt	r1, #1
   144c0:	movw	r0, #27865	; 0x6cd9
   144c4:	movt	r0, #1
   144c8:	cmp	r4, #9
   144cc:	moveq	r0, r1
   144d0:	sub	sp, fp, #24
   144d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144d8:	push	{r4, r5, r6, r7, fp, lr}
   144dc:	add	fp, sp, #16
   144e0:	sub	sp, sp, #16
   144e4:	mov	r4, r3
   144e8:	mov	r5, r2
   144ec:	mov	r7, r1
   144f0:	mov	r6, r0
   144f4:	mov	r0, r1
   144f8:	bl	15548 <__lxstat64@plt+0x4564>
   144fc:	ldrb	r1, [r6]
   14500:	cmp	r0, #0
   14504:	andne	r1, r1, #223	; 0xdf
   14508:	mov	r0, #0
   1450c:	cmp	r1, r7
   14510:	bne	14550 <__lxstat64@plt+0x356c>
   14514:	cmp	r7, #0
   14518:	moveq	r0, #1
   1451c:	subeq	sp, fp, #16
   14520:	popeq	{r4, r5, r6, r7, fp, pc}
   14524:	ldr	r0, [fp, #20]
   14528:	ldr	r1, [fp, #16]
   1452c:	ldr	r2, [fp, #12]
   14530:	ldr	r3, [fp, #8]
   14534:	str	r2, [sp]
   14538:	str	r1, [sp, #4]
   1453c:	str	r0, [sp, #8]
   14540:	mov	r0, r6
   14544:	mov	r1, r5
   14548:	mov	r2, r4
   1454c:	bl	14558 <__lxstat64@plt+0x3574>
   14550:	sub	sp, fp, #16
   14554:	pop	{r4, r5, r6, r7, fp, pc}
   14558:	push	{r4, r5, r6, r7, fp, lr}
   1455c:	add	fp, sp, #16
   14560:	sub	sp, sp, #8
   14564:	mov	r4, r3
   14568:	mov	r5, r2
   1456c:	mov	r7, r1
   14570:	mov	r6, r0
   14574:	mov	r0, r1
   14578:	bl	15548 <__lxstat64@plt+0x4564>
   1457c:	ldrb	r1, [r6, #1]
   14580:	cmp	r0, #0
   14584:	andne	r1, r1, #223	; 0xdf
   14588:	mov	r0, #0
   1458c:	cmp	r1, r7
   14590:	bne	145c8 <__lxstat64@plt+0x35e4>
   14594:	cmp	r7, #0
   14598:	moveq	r0, #1
   1459c:	subeq	sp, fp, #16
   145a0:	popeq	{r4, r5, r6, r7, fp, pc}
   145a4:	ldr	r0, [fp, #16]
   145a8:	ldr	r1, [fp, #12]
   145ac:	ldr	r3, [fp, #8]
   145b0:	str	r1, [sp]
   145b4:	str	r0, [sp, #4]
   145b8:	mov	r0, r6
   145bc:	mov	r1, r5
   145c0:	mov	r2, r4
   145c4:	bl	145d0 <__lxstat64@plt+0x35ec>
   145c8:	sub	sp, fp, #16
   145cc:	pop	{r4, r5, r6, r7, fp, pc}
   145d0:	push	{r4, r5, r6, r7, fp, lr}
   145d4:	add	fp, sp, #16
   145d8:	sub	sp, sp, #8
   145dc:	mov	r4, r3
   145e0:	mov	r5, r2
   145e4:	mov	r7, r1
   145e8:	mov	r6, r0
   145ec:	mov	r0, r1
   145f0:	bl	15548 <__lxstat64@plt+0x4564>
   145f4:	ldrb	r1, [r6, #2]
   145f8:	cmp	r0, #0
   145fc:	andne	r1, r1, #223	; 0xdf
   14600:	mov	r0, #0
   14604:	cmp	r1, r7
   14608:	bne	14638 <__lxstat64@plt+0x3654>
   1460c:	cmp	r7, #0
   14610:	moveq	r0, #1
   14614:	subeq	sp, fp, #16
   14618:	popeq	{r4, r5, r6, r7, fp, pc}
   1461c:	ldr	r0, [fp, #12]
   14620:	ldr	r3, [fp, #8]
   14624:	str	r0, [sp]
   14628:	mov	r0, r6
   1462c:	mov	r1, r5
   14630:	mov	r2, r4
   14634:	bl	14640 <__lxstat64@plt+0x365c>
   14638:	sub	sp, fp, #16
   1463c:	pop	{r4, r5, r6, r7, fp, pc}
   14640:	push	{r4, r5, r6, r7, fp, lr}
   14644:	add	fp, sp, #16
   14648:	mov	r4, r3
   1464c:	mov	r5, r2
   14650:	mov	r7, r1
   14654:	mov	r6, r0
   14658:	mov	r0, r1
   1465c:	bl	15548 <__lxstat64@plt+0x4564>
   14660:	ldrb	r1, [r6, #3]
   14664:	ldr	r3, [fp, #8]
   14668:	cmp	r0, #0
   1466c:	andne	r1, r1, #223	; 0xdf
   14670:	mov	r0, #0
   14674:	cmp	r1, r7
   14678:	popne	{r4, r5, r6, r7, fp, pc}
   1467c:	cmp	r7, #0
   14680:	beq	14698 <__lxstat64@plt+0x36b4>
   14684:	mov	r0, r6
   14688:	mov	r1, r5
   1468c:	mov	r2, r4
   14690:	pop	{r4, r5, r6, r7, fp, lr}
   14694:	b	146a0 <__lxstat64@plt+0x36bc>
   14698:	mov	r0, #1
   1469c:	pop	{r4, r5, r6, r7, fp, pc}
   146a0:	push	{r4, r5, r6, r7, fp, lr}
   146a4:	add	fp, sp, #16
   146a8:	mov	r4, r3
   146ac:	mov	r5, r2
   146b0:	mov	r7, r1
   146b4:	mov	r6, r0
   146b8:	mov	r0, r1
   146bc:	bl	15548 <__lxstat64@plt+0x4564>
   146c0:	ldrb	r1, [r6, #4]
   146c4:	cmp	r0, #0
   146c8:	andne	r1, r1, #223	; 0xdf
   146cc:	mov	r0, #0
   146d0:	cmp	r1, r7
   146d4:	popne	{r4, r5, r6, r7, fp, pc}
   146d8:	cmp	r7, #0
   146dc:	beq	146f4 <__lxstat64@plt+0x3710>
   146e0:	mov	r0, r6
   146e4:	mov	r1, r5
   146e8:	mov	r2, r4
   146ec:	pop	{r4, r5, r6, r7, fp, lr}
   146f0:	b	146fc <__lxstat64@plt+0x3718>
   146f4:	mov	r0, #1
   146f8:	pop	{r4, r5, r6, r7, fp, pc}
   146fc:	push	{r4, r5, r6, sl, fp, lr}
   14700:	add	fp, sp, #16
   14704:	mov	r4, r2
   14708:	mov	r6, r1
   1470c:	mov	r5, r0
   14710:	mov	r0, r1
   14714:	bl	15548 <__lxstat64@plt+0x4564>
   14718:	ldrb	r1, [r5, #5]
   1471c:	cmp	r0, #0
   14720:	andne	r1, r1, #223	; 0xdf
   14724:	mov	r0, #0
   14728:	cmp	r1, r6
   1472c:	popne	{r4, r5, r6, sl, fp, pc}
   14730:	cmp	r6, #0
   14734:	beq	14748 <__lxstat64@plt+0x3764>
   14738:	mov	r0, r5
   1473c:	mov	r1, r4
   14740:	pop	{r4, r5, r6, sl, fp, lr}
   14744:	b	14750 <__lxstat64@plt+0x376c>
   14748:	mov	r0, #1
   1474c:	pop	{r4, r5, r6, sl, fp, pc}
   14750:	push	{r4, r5, fp, lr}
   14754:	add	fp, sp, #8
   14758:	mov	r5, r1
   1475c:	mov	r4, r0
   14760:	mov	r0, r1
   14764:	bl	15548 <__lxstat64@plt+0x4564>
   14768:	ldrb	r1, [r4, #6]
   1476c:	cmp	r0, #0
   14770:	andne	r1, r1, #223	; 0xdf
   14774:	mov	r0, #0
   14778:	cmp	r1, r5
   1477c:	popne	{r4, r5, fp, pc}
   14780:	cmp	r5, #0
   14784:	beq	14794 <__lxstat64@plt+0x37b0>
   14788:	mov	r0, r4
   1478c:	pop	{r4, r5, fp, lr}
   14790:	b	1479c <__lxstat64@plt+0x37b8>
   14794:	mov	r0, #1
   14798:	pop	{r4, r5, fp, pc}
   1479c:	push	{r4, sl, fp, lr}
   147a0:	add	fp, sp, #8
   147a4:	mov	r4, r0
   147a8:	mov	r0, #0
   147ac:	bl	15548 <__lxstat64@plt+0x4564>
   147b0:	ldrb	r1, [r4, #7]
   147b4:	cmp	r0, #0
   147b8:	beq	147d0 <__lxstat64@plt+0x37ec>
   147bc:	tst	r1, #223	; 0xdf
   147c0:	moveq	r0, #1
   147c4:	popeq	{r4, sl, fp, pc}
   147c8:	mov	r0, #0
   147cc:	pop	{r4, sl, fp, pc}
   147d0:	cmp	r1, #0
   147d4:	moveq	r0, #1
   147d8:	popeq	{r4, sl, fp, pc}
   147dc:	mov	r0, #0
   147e0:	pop	{r4, sl, fp, pc}
   147e4:	ldr	r0, [r0, #76]	; 0x4c
   147e8:	bx	lr
   147ec:	ldr	r0, [r0, #92]	; 0x5c
   147f0:	bx	lr
   147f4:	ldr	r0, [r0, #84]	; 0x54
   147f8:	bx	lr
   147fc:	mov	r0, #0
   14800:	bx	lr
   14804:	ldrd	r2, [r1, #72]	; 0x48
   14808:	stm	r0, {r2, r3}
   1480c:	bx	lr
   14810:	ldrd	r2, [r1, #88]	; 0x58
   14814:	stm	r0, {r2, r3}
   14818:	bx	lr
   1481c:	ldrd	r2, [r1, #80]	; 0x50
   14820:	stm	r0, {r2, r3}
   14824:	bx	lr
   14828:	mvn	r1, #0
   1482c:	str	r1, [r0]
   14830:	str	r1, [r0, #4]
   14834:	bx	lr
   14838:	bx	lr
   1483c:	b	14840 <__lxstat64@plt+0x385c>
   14840:	push	{r4, sl, fp, lr}
   14844:	add	fp, sp, #8
   14848:	ldrb	ip, [r1]
   1484c:	ldrb	r3, [r0]
   14850:	cmp	r3, #45	; 0x2d
   14854:	bne	14930 <__lxstat64@plt+0x394c>
   14858:	ldrb	r4, [r0, #1]!
   1485c:	cmp	r4, #48	; 0x30
   14860:	beq	14858 <__lxstat64@plt+0x3874>
   14864:	cmp	ip, #45	; 0x2d
   14868:	bne	14a3c <__lxstat64@plt+0x3a58>
   1486c:	ldrb	ip, [r1, #1]!
   14870:	cmp	ip, #48	; 0x30
   14874:	beq	1486c <__lxstat64@plt+0x3888>
   14878:	cmp	ip, r4
   1487c:	bne	148c0 <__lxstat64@plt+0x38dc>
   14880:	sub	r2, r4, #48	; 0x30
   14884:	cmp	r2, #9
   14888:	bhi	148c0 <__lxstat64@plt+0x38dc>
   1488c:	mov	r2, #0
   14890:	add	r3, r1, r2
   14894:	ldrb	ip, [r3, #1]
   14898:	add	r3, r0, r2
   1489c:	ldrb	r4, [r3, #1]
   148a0:	add	r2, r2, #1
   148a4:	cmp	ip, r4
   148a8:	bne	148b8 <__lxstat64@plt+0x38d4>
   148ac:	sub	r3, r4, #48	; 0x30
   148b0:	cmp	r3, #10
   148b4:	bcc	14890 <__lxstat64@plt+0x38ac>
   148b8:	add	r1, r1, r2
   148bc:	add	r0, r0, r2
   148c0:	sub	r3, r4, #48	; 0x30
   148c4:	mov	r2, #0
   148c8:	cmp	r3, #9
   148cc:	mov	lr, #0
   148d0:	bhi	148f0 <__lxstat64@plt+0x390c>
   148d4:	add	r0, r0, #1
   148d8:	mov	lr, #0
   148dc:	ldrb	r3, [r0, lr]
   148e0:	sub	r3, r3, #48	; 0x30
   148e4:	add	lr, lr, #1
   148e8:	cmp	r3, #10
   148ec:	bcc	148dc <__lxstat64@plt+0x38f8>
   148f0:	sub	r0, ip, #48	; 0x30
   148f4:	cmp	r0, #9
   148f8:	bhi	14918 <__lxstat64@plt+0x3934>
   148fc:	add	r0, r1, #1
   14900:	mov	r2, #0
   14904:	ldrb	r1, [r0, r2]
   14908:	sub	r1, r1, #48	; 0x30
   1490c:	add	r2, r2, #1
   14910:	cmp	r1, #10
   14914:	bcc	14904 <__lxstat64@plt+0x3920>
   14918:	cmp	lr, r2
   1491c:	bne	14a54 <__lxstat64@plt+0x3a70>
   14920:	cmp	lr, #0
   14924:	subne	lr, ip, r4
   14928:	mov	r0, lr
   1492c:	pop	{r4, sl, fp, pc}
   14930:	cmp	ip, #45	; 0x2d
   14934:	bne	14984 <__lxstat64@plt+0x39a0>
   14938:	add	r1, r1, #1
   1493c:	ldrb	r2, [r1], #1
   14940:	cmp	r2, #48	; 0x30
   14944:	beq	1493c <__lxstat64@plt+0x3958>
   14948:	sub	r1, r2, #48	; 0x30
   1494c:	mov	lr, #1
   14950:	cmp	r1, #10
   14954:	bcc	14a4c <__lxstat64@plt+0x3a68>
   14958:	cmp	r3, #48	; 0x30
   1495c:	bne	14970 <__lxstat64@plt+0x398c>
   14960:	add	r0, r0, #1
   14964:	ldrb	r3, [r0], #1
   14968:	cmp	r3, #48	; 0x30
   1496c:	beq	14964 <__lxstat64@plt+0x3980>
   14970:	sub	r0, r3, #48	; 0x30
   14974:	mov	lr, #0
   14978:	cmp	r0, #10
   1497c:	b	14a58 <__lxstat64@plt+0x3a74>
   14980:	ldrb	r3, [r0, #1]!
   14984:	cmp	r3, #48	; 0x30
   14988:	beq	14980 <__lxstat64@plt+0x399c>
   1498c:	b	14994 <__lxstat64@plt+0x39b0>
   14990:	ldrb	ip, [r1, #1]!
   14994:	cmp	ip, #48	; 0x30
   14998:	beq	14990 <__lxstat64@plt+0x39ac>
   1499c:	cmp	r3, ip
   149a0:	bne	149cc <__lxstat64@plt+0x39e8>
   149a4:	sub	r2, r3, #48	; 0x30
   149a8:	cmp	r2, #9
   149ac:	bhi	149cc <__lxstat64@plt+0x39e8>
   149b0:	ldrb	ip, [r1, #1]!
   149b4:	ldrb	r3, [r0, #1]!
   149b8:	cmp	r3, ip
   149bc:	bne	149cc <__lxstat64@plt+0x39e8>
   149c0:	sub	r2, r3, #48	; 0x30
   149c4:	cmp	r2, #10
   149c8:	bcc	149b0 <__lxstat64@plt+0x39cc>
   149cc:	sub	r4, r3, #48	; 0x30
   149d0:	mov	r2, #0
   149d4:	cmp	r4, #9
   149d8:	mov	lr, #0
   149dc:	bhi	149fc <__lxstat64@plt+0x3a18>
   149e0:	add	r0, r0, #1
   149e4:	mov	lr, #0
   149e8:	ldrb	r4, [r0, lr]
   149ec:	sub	r4, r4, #48	; 0x30
   149f0:	add	lr, lr, #1
   149f4:	cmp	r4, #10
   149f8:	bcc	149e8 <__lxstat64@plt+0x3a04>
   149fc:	sub	r0, ip, #48	; 0x30
   14a00:	cmp	r0, #9
   14a04:	bhi	14a24 <__lxstat64@plt+0x3a40>
   14a08:	add	r0, r1, #1
   14a0c:	mov	r2, #0
   14a10:	ldrb	r1, [r0, r2]
   14a14:	sub	r1, r1, #48	; 0x30
   14a18:	add	r2, r2, #1
   14a1c:	cmp	r1, #10
   14a20:	bcc	14a10 <__lxstat64@plt+0x3a2c>
   14a24:	cmp	lr, r2
   14a28:	bne	14a64 <__lxstat64@plt+0x3a80>
   14a2c:	cmp	lr, #0
   14a30:	subne	lr, r3, ip
   14a34:	mov	r0, lr
   14a38:	pop	{r4, sl, fp, pc}
   14a3c:	sub	r0, r4, #48	; 0x30
   14a40:	mvn	lr, #0
   14a44:	cmp	r0, #10
   14a48:	bcs	14a6c <__lxstat64@plt+0x3a88>
   14a4c:	mov	r0, lr
   14a50:	pop	{r4, sl, fp, pc}
   14a54:	mvn	lr, #0
   14a58:	movwcc	lr, #1
   14a5c:	mov	r0, lr
   14a60:	pop	{r4, sl, fp, pc}
   14a64:	mov	lr, #1
   14a68:	b	14a90 <__lxstat64@plt+0x3aac>
   14a6c:	cmp	ip, #48	; 0x30
   14a70:	bne	14a84 <__lxstat64@plt+0x3aa0>
   14a74:	add	r0, r1, #1
   14a78:	ldrb	ip, [r0], #1
   14a7c:	cmp	ip, #48	; 0x30
   14a80:	beq	14a78 <__lxstat64@plt+0x3a94>
   14a84:	sub	r0, ip, #48	; 0x30
   14a88:	mov	lr, #0
   14a8c:	cmp	r0, #10
   14a90:	mvncc	lr, #0
   14a94:	mov	r0, lr
   14a98:	pop	{r4, sl, fp, pc}
   14a9c:	andeq	r0, r0, r0
   14aa0:	stm	r0, {r1, r2}
   14aa4:	bx	lr
   14aa8:	mov	ip, #0
   14aac:	cmp	r0, r2
   14ab0:	mov	r0, #0
   14ab4:	movwgt	r0, #1
   14ab8:	sublt	r0, r0, #1
   14abc:	cmp	r1, r3
   14ac0:	movwgt	ip, #1
   14ac4:	sublt	ip, ip, #1
   14ac8:	add	r0, ip, r0, lsl #1
   14acc:	bx	lr
   14ad0:	mov	r2, #1
   14ad4:	asr	r3, r0, #31
   14ad8:	cmp	r0, #0
   14adc:	addgt	r3, r2, r0, asr #31
   14ae0:	cmp	r1, #0
   14ae4:	movwne	r1, #1
   14ae8:	clz	r0, r0
   14aec:	lsr	r0, r0, #5
   14af0:	and	r0, r0, r1
   14af4:	add	r0, r3, r0
   14af8:	bx	lr
   14afc:	nop	{0}
   14b00:	vldr	d16, [pc, #24]	; 14b20 <__lxstat64@plt+0x3b3c>
   14b04:	vmov	s0, r1
   14b08:	vcvt.f64.s32	d17, s0
   14b0c:	vmov	s0, r0
   14b10:	vcvt.f64.s32	d18, s0
   14b14:	vdiv.f64	d16, d17, d16
   14b18:	vadd.f64	d0, d16, d18
   14b1c:	bx	lr
   14b20:	andeq	r0, r0, r0
   14b24:	bicmi	ip, sp, r5, ror #26
   14b28:	push	{fp, lr}
   14b2c:	mov	fp, sp
   14b30:	push	{r2, r3}
   14b34:	mov	r2, #0
   14b38:	mov	r3, #0
   14b3c:	bl	14b48 <__lxstat64@plt+0x3b64>
   14b40:	mov	sp, fp
   14b44:	pop	{fp, pc}
   14b48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b4c:	add	fp, sp, #24
   14b50:	sub	sp, sp, #8
   14b54:	mov	r8, r3
   14b58:	mov	r7, r2
   14b5c:	mov	r5, r1
   14b60:	mov	r6, r0
   14b64:	ldr	r0, [fp, #8]
   14b68:	ldr	r1, [fp, #12]
   14b6c:	bl	15034 <__lxstat64@plt+0x4050>
   14b70:	cmp	r0, #0
   14b74:	beq	14bd0 <__lxstat64@plt+0x3bec>
   14b78:	mov	r4, r0
   14b7c:	cmp	r7, #0
   14b80:	beq	14ba8 <__lxstat64@plt+0x3bc4>
   14b84:	movw	r0, #27712	; 0x6c40
   14b88:	movt	r0, #1
   14b8c:	stm	sp, {r0, r4}
   14b90:	mov	r0, r6
   14b94:	mov	r1, r5
   14b98:	mov	r2, r7
   14b9c:	mov	r3, r8
   14ba0:	bl	10eb8 <error_at_line@plt>
   14ba4:	b	14bc0 <__lxstat64@plt+0x3bdc>
   14ba8:	movw	r2, #27712	; 0x6c40
   14bac:	movt	r2, #1
   14bb0:	mov	r0, r6
   14bb4:	mov	r1, r5
   14bb8:	mov	r3, r4
   14bbc:	bl	10ea0 <error@plt>
   14bc0:	mov	r0, r4
   14bc4:	sub	sp, fp, #24
   14bc8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14bcc:	b	15748 <__lxstat64@plt+0x4764>
   14bd0:	bl	10f0c <__errno_location@plt>
   14bd4:	ldr	r4, [r0]
   14bd8:	movw	r1, #27968	; 0x6d40
   14bdc:	movt	r1, #1
   14be0:	mov	r0, #0
   14be4:	mov	r2, #5
   14be8:	bl	10e10 <dcgettext@plt>
   14bec:	mov	r2, r0
   14bf0:	mov	r0, #0
   14bf4:	mov	r1, r4
   14bf8:	bl	10ea0 <error@plt>
   14bfc:	bl	10fd8 <abort@plt>
   14c00:	b	14c04 <__lxstat64@plt+0x3c20>
   14c04:	push	{r4, r5, r6, sl, fp, lr}
   14c08:	add	fp, sp, #16
   14c0c:	mov	r4, r2
   14c10:	mov	r5, r1
   14c14:	mov	r6, r0
   14c18:	bl	158fc <__lxstat64@plt+0x4918>
   14c1c:	cmp	r0, #0
   14c20:	popne	{r4, r5, r6, sl, fp, pc}
   14c24:	cmp	r6, #0
   14c28:	beq	14c3c <__lxstat64@plt+0x3c58>
   14c2c:	cmp	r5, #0
   14c30:	cmpne	r4, #0
   14c34:	bne	14c3c <__lxstat64@plt+0x3c58>
   14c38:	pop	{r4, r5, r6, sl, fp, pc}
   14c3c:	bl	14ff0 <__lxstat64@plt+0x400c>
   14c40:	push	{fp, lr}
   14c44:	mov	fp, sp
   14c48:	bl	15210 <__lxstat64@plt+0x422c>
   14c4c:	bl	14c54 <__lxstat64@plt+0x3c70>
   14c50:	pop	{fp, pc}
   14c54:	cmp	r0, #0
   14c58:	bxne	lr
   14c5c:	push	{fp, lr}
   14c60:	mov	fp, sp
   14c64:	bl	14ff0 <__lxstat64@plt+0x400c>
   14c68:	push	{fp, lr}
   14c6c:	mov	fp, sp
   14c70:	bl	15830 <__lxstat64@plt+0x484c>
   14c74:	bl	14c54 <__lxstat64@plt+0x3c70>
   14c78:	pop	{fp, pc}
   14c7c:	b	14c40 <__lxstat64@plt+0x3c5c>
   14c80:	push	{r4, r5, fp, lr}
   14c84:	add	fp, sp, #8
   14c88:	mov	r4, r1
   14c8c:	mov	r5, r0
   14c90:	bl	15240 <__lxstat64@plt+0x425c>
   14c94:	cmp	r0, #0
   14c98:	popne	{r4, r5, fp, pc}
   14c9c:	cmp	r5, #0
   14ca0:	beq	14cb0 <__lxstat64@plt+0x3ccc>
   14ca4:	cmp	r4, #0
   14ca8:	bne	14cb0 <__lxstat64@plt+0x3ccc>
   14cac:	pop	{r4, r5, fp, pc}
   14cb0:	bl	14ff0 <__lxstat64@plt+0x400c>
   14cb4:	push	{fp, lr}
   14cb8:	mov	fp, sp
   14cbc:	bl	15834 <__lxstat64@plt+0x4850>
   14cc0:	bl	14c54 <__lxstat64@plt+0x3c70>
   14cc4:	pop	{fp, pc}
   14cc8:	push	{fp, lr}
   14ccc:	mov	fp, sp
   14cd0:	bl	15844 <__lxstat64@plt+0x4860>
   14cd4:	bl	14c54 <__lxstat64@plt+0x3c70>
   14cd8:	pop	{fp, pc}
   14cdc:	push	{fp, lr}
   14ce0:	mov	fp, sp
   14ce4:	mov	r2, r1
   14ce8:	mov	r1, r0
   14cec:	mov	r0, #0
   14cf0:	bl	14c04 <__lxstat64@plt+0x3c20>
   14cf4:	pop	{fp, pc}
   14cf8:	mov	r2, r1
   14cfc:	mov	r1, r0
   14d00:	mov	r0, #0
   14d04:	b	14cc8 <__lxstat64@plt+0x3ce4>
   14d08:	mov	r2, #1
   14d0c:	b	14d10 <__lxstat64@plt+0x3d2c>
   14d10:	push	{r4, r5, fp, lr}
   14d14:	add	fp, sp, #8
   14d18:	mov	r4, r1
   14d1c:	ldr	r5, [r1]
   14d20:	cmp	r0, #0
   14d24:	beq	14d3c <__lxstat64@plt+0x3d58>
   14d28:	mov	r1, #1
   14d2c:	add	r1, r1, r5, lsr #1
   14d30:	adds	r5, r5, r1
   14d34:	bcc	14d54 <__lxstat64@plt+0x3d70>
   14d38:	bl	14ff0 <__lxstat64@plt+0x400c>
   14d3c:	cmp	r5, #0
   14d40:	bne	14d54 <__lxstat64@plt+0x3d70>
   14d44:	mov	r1, #64	; 0x40
   14d48:	udiv	r5, r1, r2
   14d4c:	cmp	r2, #64	; 0x40
   14d50:	addhi	r5, r5, #1
   14d54:	mov	r1, r5
   14d58:	bl	14c04 <__lxstat64@plt+0x3c20>
   14d5c:	str	r5, [r4]
   14d60:	pop	{r4, r5, fp, pc}
   14d64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d68:	add	fp, sp, #24
   14d6c:	mov	r8, r1
   14d70:	ldr	r6, [r1]
   14d74:	add	r1, r6, r6, asr #1
   14d78:	cmp	r1, r6
   14d7c:	mvnvs	r1, #-2147483648	; 0x80000000
   14d80:	cmp	r1, r3
   14d84:	mov	r5, r1
   14d88:	movgt	r5, r3
   14d8c:	cmn	r3, #1
   14d90:	movle	r5, r1
   14d94:	ldr	r4, [fp, #8]
   14d98:	cmn	r4, #1
   14d9c:	ble	14dc4 <__lxstat64@plt+0x3de0>
   14da0:	cmp	r4, #0
   14da4:	beq	14e18 <__lxstat64@plt+0x3e34>
   14da8:	cmn	r5, #1
   14dac:	ble	14dec <__lxstat64@plt+0x3e08>
   14db0:	mvn	r7, #-2147483648	; 0x80000000
   14db4:	udiv	r1, r7, r4
   14db8:	cmp	r1, r5
   14dbc:	bge	14e18 <__lxstat64@plt+0x3e34>
   14dc0:	b	14e28 <__lxstat64@plt+0x3e44>
   14dc4:	cmn	r5, #1
   14dc8:	ble	14e08 <__lxstat64@plt+0x3e24>
   14dcc:	cmn	r4, #1
   14dd0:	beq	14e18 <__lxstat64@plt+0x3e34>
   14dd4:	mov	r1, #-2147483648	; 0x80000000
   14dd8:	sdiv	r1, r1, r4
   14ddc:	mvn	r7, #-2147483648	; 0x80000000
   14de0:	cmp	r1, r5
   14de4:	bge	14e18 <__lxstat64@plt+0x3e34>
   14de8:	b	14e28 <__lxstat64@plt+0x3e44>
   14dec:	beq	14e18 <__lxstat64@plt+0x3e34>
   14df0:	mov	r1, #-2147483648	; 0x80000000
   14df4:	sdiv	r1, r1, r5
   14df8:	mvn	r7, #-2147483648	; 0x80000000
   14dfc:	cmp	r1, r4
   14e00:	bge	14e18 <__lxstat64@plt+0x3e34>
   14e04:	b	14e28 <__lxstat64@plt+0x3e44>
   14e08:	mvn	r7, #-2147483648	; 0x80000000
   14e0c:	sdiv	r1, r7, r4
   14e10:	cmp	r5, r1
   14e14:	blt	14e28 <__lxstat64@plt+0x3e44>
   14e18:	mul	r1, r5, r4
   14e1c:	mov	r7, #64	; 0x40
   14e20:	cmp	r1, #63	; 0x3f
   14e24:	bgt	14e30 <__lxstat64@plt+0x3e4c>
   14e28:	sdiv	r5, r7, r4
   14e2c:	mul	r1, r5, r4
   14e30:	cmp	r0, #0
   14e34:	moveq	r7, #0
   14e38:	streq	r7, [r8]
   14e3c:	sub	r7, r5, r6
   14e40:	cmp	r7, r2
   14e44:	bge	14ef0 <__lxstat64@plt+0x3f0c>
   14e48:	add	r5, r6, r2
   14e4c:	mov	r1, #0
   14e50:	cmp	r5, r3
   14e54:	mov	r2, #0
   14e58:	movwgt	r2, #1
   14e5c:	cmn	r3, #1
   14e60:	movwgt	r1, #1
   14e64:	cmp	r5, r6
   14e68:	bvs	14ed8 <__lxstat64@plt+0x3ef4>
   14e6c:	ands	r1, r1, r2
   14e70:	bne	14ed8 <__lxstat64@plt+0x3ef4>
   14e74:	cmn	r4, #1
   14e78:	ble	14ea0 <__lxstat64@plt+0x3ebc>
   14e7c:	cmp	r4, #0
   14e80:	beq	14eec <__lxstat64@plt+0x3f08>
   14e84:	cmn	r5, #1
   14e88:	ble	14ec4 <__lxstat64@plt+0x3ee0>
   14e8c:	mvn	r1, #-2147483648	; 0x80000000
   14e90:	udiv	r1, r1, r4
   14e94:	cmp	r1, r5
   14e98:	bge	14eec <__lxstat64@plt+0x3f08>
   14e9c:	b	14ed8 <__lxstat64@plt+0x3ef4>
   14ea0:	cmn	r5, #1
   14ea4:	ble	14edc <__lxstat64@plt+0x3ef8>
   14ea8:	cmn	r4, #1
   14eac:	beq	14eec <__lxstat64@plt+0x3f08>
   14eb0:	mov	r1, #-2147483648	; 0x80000000
   14eb4:	sdiv	r1, r1, r4
   14eb8:	cmp	r1, r5
   14ebc:	bge	14eec <__lxstat64@plt+0x3f08>
   14ec0:	b	14ed8 <__lxstat64@plt+0x3ef4>
   14ec4:	beq	14eec <__lxstat64@plt+0x3f08>
   14ec8:	mov	r1, #-2147483648	; 0x80000000
   14ecc:	sdiv	r1, r1, r5
   14ed0:	cmp	r1, r4
   14ed4:	bge	14eec <__lxstat64@plt+0x3f08>
   14ed8:	bl	14ff0 <__lxstat64@plt+0x400c>
   14edc:	mvn	r1, #-2147483648	; 0x80000000
   14ee0:	sdiv	r1, r1, r4
   14ee4:	cmp	r5, r1
   14ee8:	blt	14ed8 <__lxstat64@plt+0x3ef4>
   14eec:	mul	r1, r5, r4
   14ef0:	bl	14c80 <__lxstat64@plt+0x3c9c>
   14ef4:	str	r5, [r8]
   14ef8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14efc:	mov	r1, #1
   14f00:	b	14f04 <__lxstat64@plt+0x3f20>
   14f04:	push	{fp, lr}
   14f08:	mov	fp, sp
   14f0c:	bl	151bc <__lxstat64@plt+0x41d8>
   14f10:	bl	14c54 <__lxstat64@plt+0x3c70>
   14f14:	pop	{fp, pc}
   14f18:	mov	r1, #1
   14f1c:	b	14f20 <__lxstat64@plt+0x3f3c>
   14f20:	push	{fp, lr}
   14f24:	mov	fp, sp
   14f28:	bl	15840 <__lxstat64@plt+0x485c>
   14f2c:	bl	14c54 <__lxstat64@plt+0x3c70>
   14f30:	pop	{fp, pc}
   14f34:	push	{r4, r5, r6, sl, fp, lr}
   14f38:	add	fp, sp, #16
   14f3c:	mov	r4, r1
   14f40:	mov	r5, r0
   14f44:	mov	r0, r1
   14f48:	bl	14c40 <__lxstat64@plt+0x3c5c>
   14f4c:	mov	r6, r0
   14f50:	mov	r1, r5
   14f54:	mov	r2, r4
   14f58:	bl	10dec <memcpy@plt>
   14f5c:	mov	r0, r6
   14f60:	pop	{r4, r5, r6, sl, fp, pc}
   14f64:	push	{r4, r5, r6, sl, fp, lr}
   14f68:	add	fp, sp, #16
   14f6c:	mov	r4, r1
   14f70:	mov	r5, r0
   14f74:	mov	r0, r1
   14f78:	bl	14c68 <__lxstat64@plt+0x3c84>
   14f7c:	mov	r6, r0
   14f80:	mov	r1, r5
   14f84:	mov	r2, r4
   14f88:	bl	10dec <memcpy@plt>
   14f8c:	mov	r0, r6
   14f90:	pop	{r4, r5, r6, sl, fp, pc}
   14f94:	push	{r4, r5, r6, sl, fp, lr}
   14f98:	add	fp, sp, #16
   14f9c:	mov	r4, r1
   14fa0:	mov	r5, r0
   14fa4:	add	r0, r1, #1
   14fa8:	bl	14c68 <__lxstat64@plt+0x3c84>
   14fac:	mov	r6, r0
   14fb0:	mov	r0, #0
   14fb4:	strb	r0, [r6, r4]
   14fb8:	mov	r0, r6
   14fbc:	mov	r1, r5
   14fc0:	mov	r2, r4
   14fc4:	bl	10dec <memcpy@plt>
   14fc8:	mov	r0, r6
   14fcc:	pop	{r4, r5, r6, sl, fp, pc}
   14fd0:	push	{r4, sl, fp, lr}
   14fd4:	add	fp, sp, #8
   14fd8:	mov	r4, r0
   14fdc:	bl	10f00 <strlen@plt>
   14fe0:	add	r1, r0, #1
   14fe4:	mov	r0, r4
   14fe8:	pop	{r4, sl, fp, lr}
   14fec:	b	14f34 <__lxstat64@plt+0x3f50>
   14ff0:	push	{fp, lr}
   14ff4:	mov	fp, sp
   14ff8:	movw	r0, #28904	; 0x70e8
   14ffc:	movt	r0, #2
   15000:	ldr	r4, [r0]
   15004:	movw	r1, #28000	; 0x6d60
   15008:	movt	r1, #1
   1500c:	mov	r0, #0
   15010:	mov	r2, #5
   15014:	bl	10e10 <dcgettext@plt>
   15018:	mov	r3, r0
   1501c:	movw	r2, #27712	; 0x6c40
   15020:	movt	r2, #1
   15024:	mov	r0, r4
   15028:	mov	r1, #0
   1502c:	bl	10ea0 <error@plt>
   15030:	bl	10fd8 <abort@plt>
   15034:	push	{fp, lr}
   15038:	mov	fp, sp
   1503c:	sub	sp, sp, #8
   15040:	mov	ip, r1
   15044:	mov	r2, r0
   15048:	mov	r0, #0
   1504c:	b	15054 <__lxstat64@plt+0x4070>
   15050:	add	r0, r0, #1
   15054:	mov	r1, r2
   15058:	ldrb	r3, [r1, r0, lsl #1]!
   1505c:	cmp	r3, #37	; 0x25
   15060:	bne	15074 <__lxstat64@plt+0x4090>
   15064:	ldrb	r1, [r1, #1]
   15068:	cmp	r1, #115	; 0x73
   1506c:	beq	15050 <__lxstat64@plt+0x406c>
   15070:	b	1508c <__lxstat64@plt+0x40a8>
   15074:	cmp	r3, #0
   15078:	bne	1508c <__lxstat64@plt+0x40a8>
   1507c:	mov	r1, ip
   15080:	bl	150d0 <__lxstat64@plt+0x40ec>
   15084:	mov	sp, fp
   15088:	pop	{fp, pc}
   1508c:	add	r0, sp, #4
   15090:	mov	r1, #1
   15094:	mov	r3, ip
   15098:	bl	10f24 <__vasprintf_chk@plt>
   1509c:	cmn	r0, #1
   150a0:	ble	150b0 <__lxstat64@plt+0x40cc>
   150a4:	ldr	r0, [sp, #4]
   150a8:	mov	sp, fp
   150ac:	pop	{fp, pc}
   150b0:	bl	10f0c <__errno_location@plt>
   150b4:	ldr	r1, [r0]
   150b8:	mov	r0, #0
   150bc:	cmp	r1, #12
   150c0:	beq	150cc <__lxstat64@plt+0x40e8>
   150c4:	mov	sp, fp
   150c8:	pop	{fp, pc}
   150cc:	bl	14ff0 <__lxstat64@plt+0x400c>
   150d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   150d4:	add	fp, sp, #24
   150d8:	sub	sp, sp, #8
   150dc:	mov	r4, r0
   150e0:	str	r1, [sp, #4]
   150e4:	ldr	r0, [sp, #4]
   150e8:	str	r0, [sp]
   150ec:	cmp	r4, #0
   150f0:	beq	15184 <__lxstat64@plt+0x41a0>
   150f4:	mov	r5, #0
   150f8:	mov	r6, r4
   150fc:	ldr	r0, [sp]
   15100:	add	r1, r0, #4
   15104:	str	r1, [sp]
   15108:	ldr	r0, [r0]
   1510c:	bl	10f00 <strlen@plt>
   15110:	mov	r1, r0
   15114:	mov	r0, r5
   15118:	bl	15938 <__lxstat64@plt+0x4954>
   1511c:	mov	r5, r0
   15120:	subs	r6, r6, #1
   15124:	bne	150fc <__lxstat64@plt+0x4118>
   15128:	cmn	r5, #1
   1512c:	ble	151a0 <__lxstat64@plt+0x41bc>
   15130:	add	r0, r5, #1
   15134:	bl	14c40 <__lxstat64@plt+0x3c5c>
   15138:	mov	r8, r0
   1513c:	mov	r6, r0
   15140:	cmp	r4, #0
   15144:	beq	15194 <__lxstat64@plt+0x41b0>
   15148:	ldr	r0, [sp, #4]
   1514c:	add	r1, r0, #4
   15150:	str	r1, [sp, #4]
   15154:	ldr	r7, [r0]
   15158:	mov	r0, r7
   1515c:	bl	10f00 <strlen@plt>
   15160:	mov	r5, r0
   15164:	mov	r0, r6
   15168:	mov	r1, r7
   1516c:	mov	r2, r5
   15170:	bl	10dec <memcpy@plt>
   15174:	add	r6, r6, r5
   15178:	subs	r4, r4, #1
   1517c:	bne	15148 <__lxstat64@plt+0x4164>
   15180:	b	15194 <__lxstat64@plt+0x41b0>
   15184:	mov	r0, #1
   15188:	bl	14c40 <__lxstat64@plt+0x3c5c>
   1518c:	mov	r8, r0
   15190:	mov	r6, r0
   15194:	mov	r0, #0
   15198:	strb	r0, [r6]
   1519c:	b	151b0 <__lxstat64@plt+0x41cc>
   151a0:	bl	10f0c <__errno_location@plt>
   151a4:	mov	r1, #75	; 0x4b
   151a8:	str	r1, [r0]
   151ac:	mov	r8, #0
   151b0:	mov	r0, r8
   151b4:	sub	sp, fp, #24
   151b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   151bc:	clz	r2, r1
   151c0:	lsr	r2, r2, #5
   151c4:	clz	r3, r0
   151c8:	lsr	r3, r3, #5
   151cc:	orrs	r2, r3, r2
   151d0:	movwne	r1, #1
   151d4:	movwne	r0, #1
   151d8:	cmp	r1, #0
   151dc:	beq	1520c <__lxstat64@plt+0x4228>
   151e0:	mvn	r2, #-2147483648	; 0x80000000
   151e4:	udiv	r2, r2, r1
   151e8:	cmp	r2, r0
   151ec:	bcs	1520c <__lxstat64@plt+0x4228>
   151f0:	push	{fp, lr}
   151f4:	mov	fp, sp
   151f8:	bl	10f0c <__errno_location@plt>
   151fc:	mov	r1, #12
   15200:	str	r1, [r0]
   15204:	mov	r0, #0
   15208:	pop	{fp, pc}
   1520c:	b	10d8c <calloc@plt>
   15210:	cmp	r0, #0
   15214:	movweq	r0, #1
   15218:	cmn	r0, #1
   1521c:	ble	15224 <__lxstat64@plt+0x4240>
   15220:	b	10eac <malloc@plt>
   15224:	push	{fp, lr}
   15228:	mov	fp, sp
   1522c:	bl	10f0c <__errno_location@plt>
   15230:	mov	r1, #12
   15234:	str	r1, [r0]
   15238:	mov	r0, #0
   1523c:	pop	{fp, pc}
   15240:	push	{fp, lr}
   15244:	mov	fp, sp
   15248:	cmp	r0, #0
   1524c:	beq	15268 <__lxstat64@plt+0x4284>
   15250:	cmp	r1, #0
   15254:	beq	15274 <__lxstat64@plt+0x4290>
   15258:	cmn	r1, #1
   1525c:	ble	15280 <__lxstat64@plt+0x429c>
   15260:	pop	{fp, lr}
   15264:	b	10e1c <realloc@plt>
   15268:	mov	r0, r1
   1526c:	pop	{fp, lr}
   15270:	b	15210 <__lxstat64@plt+0x422c>
   15274:	bl	15748 <__lxstat64@plt+0x4764>
   15278:	mov	r0, #0
   1527c:	pop	{fp, pc}
   15280:	bl	10f0c <__errno_location@plt>
   15284:	mov	r1, #12
   15288:	str	r1, [r0]
   1528c:	mov	r0, #0
   15290:	pop	{fp, pc}
   15294:	mov	r1, r0
   15298:	sub	r2, r0, #65	; 0x41
   1529c:	mov	r0, #1
   152a0:	cmp	r2, #26
   152a4:	subcs	r2, r1, #97	; 0x61
   152a8:	cmpcs	r2, #26
   152ac:	bcs	152b4 <__lxstat64@plt+0x42d0>
   152b0:	bx	lr
   152b4:	sub	r1, r1, #48	; 0x30
   152b8:	cmp	r1, #10
   152bc:	movcs	r0, #0
   152c0:	bx	lr
   152c4:	mov	r1, r0
   152c8:	sub	r2, r0, #65	; 0x41
   152cc:	mov	r0, #1
   152d0:	cmp	r2, #26
   152d4:	subcs	r1, r1, #97	; 0x61
   152d8:	cmpcs	r1, #26
   152dc:	movcs	r0, #0
   152e0:	bx	lr
   152e4:	mov	r1, #0
   152e8:	cmp	r0, #128	; 0x80
   152ec:	movwcc	r1, #1
   152f0:	mov	r0, r1
   152f4:	bx	lr
   152f8:	sub	r1, r0, #9
   152fc:	clz	r1, r1
   15300:	lsr	r1, r1, #5
   15304:	sub	r0, r0, #32
   15308:	clz	r0, r0
   1530c:	lsr	r0, r0, #5
   15310:	orr	r0, r0, r1
   15314:	bx	lr
   15318:	mov	r1, r0
   1531c:	mov	r0, #1
   15320:	cmp	r1, #32
   15324:	bxcc	lr
   15328:	cmp	r1, #127	; 0x7f
   1532c:	movne	r0, #0
   15330:	bx	lr
   15334:	sub	r1, r0, #48	; 0x30
   15338:	mov	r0, #0
   1533c:	cmp	r1, #10
   15340:	movwcc	r0, #1
   15344:	bx	lr
   15348:	sub	r1, r0, #33	; 0x21
   1534c:	mov	r0, #0
   15350:	cmp	r1, #94	; 0x5e
   15354:	movwcc	r0, #1
   15358:	bx	lr
   1535c:	sub	r1, r0, #97	; 0x61
   15360:	mov	r0, #0
   15364:	cmp	r1, #26
   15368:	movwcc	r0, #1
   1536c:	bx	lr
   15370:	sub	r1, r0, #32
   15374:	mov	r0, #0
   15378:	cmp	r1, #95	; 0x5f
   1537c:	movwcc	r0, #1
   15380:	bx	lr
   15384:	sub	r1, r0, #33	; 0x21
   15388:	cmp	r1, #93	; 0x5d
   1538c:	bhi	15518 <__lxstat64@plt+0x4534>
   15390:	mov	r0, #1
   15394:	add	r2, pc, #0
   15398:	ldr	pc, [r2, r1, lsl #2]
   1539c:	andeq	r5, r1, r4, lsl r5
   153a0:	andeq	r5, r1, r4, lsl r5
   153a4:	andeq	r5, r1, r4, lsl r5
   153a8:	andeq	r5, r1, r4, lsl r5
   153ac:	andeq	r5, r1, r4, lsl r5
   153b0:	andeq	r5, r1, r4, lsl r5
   153b4:	andeq	r5, r1, r4, lsl r5
   153b8:	andeq	r5, r1, r4, lsl r5
   153bc:	andeq	r5, r1, r4, lsl r5
   153c0:	andeq	r5, r1, r4, lsl r5
   153c4:	andeq	r5, r1, r4, lsl r5
   153c8:	andeq	r5, r1, r4, lsl r5
   153cc:	andeq	r5, r1, r4, lsl r5
   153d0:	andeq	r5, r1, r4, lsl r5
   153d4:	andeq	r5, r1, r4, lsl r5
   153d8:	andeq	r5, r1, r8, lsl r5
   153dc:	andeq	r5, r1, r8, lsl r5
   153e0:	andeq	r5, r1, r8, lsl r5
   153e4:	andeq	r5, r1, r8, lsl r5
   153e8:	andeq	r5, r1, r8, lsl r5
   153ec:	andeq	r5, r1, r8, lsl r5
   153f0:	andeq	r5, r1, r8, lsl r5
   153f4:	andeq	r5, r1, r8, lsl r5
   153f8:	andeq	r5, r1, r8, lsl r5
   153fc:	andeq	r5, r1, r8, lsl r5
   15400:	andeq	r5, r1, r4, lsl r5
   15404:	andeq	r5, r1, r4, lsl r5
   15408:	andeq	r5, r1, r4, lsl r5
   1540c:	andeq	r5, r1, r4, lsl r5
   15410:	andeq	r5, r1, r4, lsl r5
   15414:	andeq	r5, r1, r4, lsl r5
   15418:	andeq	r5, r1, r4, lsl r5
   1541c:	andeq	r5, r1, r8, lsl r5
   15420:	andeq	r5, r1, r8, lsl r5
   15424:	andeq	r5, r1, r8, lsl r5
   15428:	andeq	r5, r1, r8, lsl r5
   1542c:	andeq	r5, r1, r8, lsl r5
   15430:	andeq	r5, r1, r8, lsl r5
   15434:	andeq	r5, r1, r8, lsl r5
   15438:	andeq	r5, r1, r8, lsl r5
   1543c:	andeq	r5, r1, r8, lsl r5
   15440:	andeq	r5, r1, r8, lsl r5
   15444:	andeq	r5, r1, r8, lsl r5
   15448:	andeq	r5, r1, r8, lsl r5
   1544c:	andeq	r5, r1, r8, lsl r5
   15450:	andeq	r5, r1, r8, lsl r5
   15454:	andeq	r5, r1, r8, lsl r5
   15458:	andeq	r5, r1, r8, lsl r5
   1545c:	andeq	r5, r1, r8, lsl r5
   15460:	andeq	r5, r1, r8, lsl r5
   15464:	andeq	r5, r1, r8, lsl r5
   15468:	andeq	r5, r1, r8, lsl r5
   1546c:	andeq	r5, r1, r8, lsl r5
   15470:	andeq	r5, r1, r8, lsl r5
   15474:	andeq	r5, r1, r8, lsl r5
   15478:	andeq	r5, r1, r8, lsl r5
   1547c:	andeq	r5, r1, r8, lsl r5
   15480:	andeq	r5, r1, r8, lsl r5
   15484:	andeq	r5, r1, r4, lsl r5
   15488:	andeq	r5, r1, r4, lsl r5
   1548c:	andeq	r5, r1, r4, lsl r5
   15490:	andeq	r5, r1, r4, lsl r5
   15494:	andeq	r5, r1, r4, lsl r5
   15498:	andeq	r5, r1, r4, lsl r5
   1549c:	andeq	r5, r1, r8, lsl r5
   154a0:	andeq	r5, r1, r8, lsl r5
   154a4:	andeq	r5, r1, r8, lsl r5
   154a8:	andeq	r5, r1, r8, lsl r5
   154ac:	andeq	r5, r1, r8, lsl r5
   154b0:	andeq	r5, r1, r8, lsl r5
   154b4:	andeq	r5, r1, r8, lsl r5
   154b8:	andeq	r5, r1, r8, lsl r5
   154bc:	andeq	r5, r1, r8, lsl r5
   154c0:	andeq	r5, r1, r8, lsl r5
   154c4:	andeq	r5, r1, r8, lsl r5
   154c8:	andeq	r5, r1, r8, lsl r5
   154cc:	andeq	r5, r1, r8, lsl r5
   154d0:	andeq	r5, r1, r8, lsl r5
   154d4:	andeq	r5, r1, r8, lsl r5
   154d8:	andeq	r5, r1, r8, lsl r5
   154dc:	andeq	r5, r1, r8, lsl r5
   154e0:	andeq	r5, r1, r8, lsl r5
   154e4:	andeq	r5, r1, r8, lsl r5
   154e8:	andeq	r5, r1, r8, lsl r5
   154ec:	andeq	r5, r1, r8, lsl r5
   154f0:	andeq	r5, r1, r8, lsl r5
   154f4:	andeq	r5, r1, r8, lsl r5
   154f8:	andeq	r5, r1, r8, lsl r5
   154fc:	andeq	r5, r1, r8, lsl r5
   15500:	andeq	r5, r1, r8, lsl r5
   15504:	andeq	r5, r1, r4, lsl r5
   15508:	andeq	r5, r1, r4, lsl r5
   1550c:	andeq	r5, r1, r4, lsl r5
   15510:	andeq	r5, r1, r4, lsl r5
   15514:	bx	lr
   15518:	mov	r0, #0
   1551c:	bx	lr
   15520:	sub	r0, r0, #9
   15524:	cmp	r0, #23
   15528:	movhi	r0, #0
   1552c:	bxhi	lr
   15530:	bic	r0, r0, #-16777216	; 0xff000000
   15534:	movw	r1, #31
   15538:	movt	r1, #128	; 0x80
   1553c:	mov	r2, #1
   15540:	and	r0, r2, r1, lsr r0
   15544:	bx	lr
   15548:	sub	r1, r0, #65	; 0x41
   1554c:	mov	r0, #0
   15550:	cmp	r1, #26
   15554:	movwcc	r0, #1
   15558:	bx	lr
   1555c:	mov	r1, r0
   15560:	sub	r2, r0, #48	; 0x30
   15564:	mov	r0, #1
   15568:	cmp	r2, #22
   1556c:	bhi	15584 <__lxstat64@plt+0x45a0>
   15570:	mov	ip, #1
   15574:	movw	r3, #1023	; 0x3ff
   15578:	movt	r3, #126	; 0x7e
   1557c:	tst	r3, ip, lsl r2
   15580:	bxne	lr
   15584:	sub	r1, r1, #97	; 0x61
   15588:	cmp	r1, #6
   1558c:	movcs	r0, #0
   15590:	bxcs	lr
   15594:	bx	lr
   15598:	sub	r1, r0, #65	; 0x41
   1559c:	cmp	r1, #26
   155a0:	addcc	r0, r0, #32
   155a4:	bx	lr
   155a8:	sub	r1, r0, #97	; 0x61
   155ac:	cmp	r1, #26
   155b0:	subcc	r0, r0, #32
   155b4:	bx	lr
   155b8:	push	{r4, r5, r6, sl, fp, lr}
   155bc:	add	fp, sp, #16
   155c0:	mov	r4, r0
   155c4:	bl	10e7c <__fpending@plt>
   155c8:	mov	r5, r0
   155cc:	mov	r0, r4
   155d0:	bl	10e88 <ferror_unlocked@plt>
   155d4:	mov	r6, r0
   155d8:	mov	r0, r4
   155dc:	bl	15640 <__lxstat64@plt+0x465c>
   155e0:	cmp	r6, #0
   155e4:	beq	15604 <__lxstat64@plt+0x4620>
   155e8:	mvn	r4, #0
   155ec:	cmp	r0, #0
   155f0:	bne	15638 <__lxstat64@plt+0x4654>
   155f4:	bl	10f0c <__errno_location@plt>
   155f8:	mov	r1, #0
   155fc:	str	r1, [r0]
   15600:	b	15638 <__lxstat64@plt+0x4654>
   15604:	cmp	r0, #0
   15608:	mov	r4, r0
   1560c:	mvnne	r4, #0
   15610:	cmp	r5, #0
   15614:	bne	15638 <__lxstat64@plt+0x4654>
   15618:	cmp	r0, #0
   1561c:	beq	15638 <__lxstat64@plt+0x4654>
   15620:	bl	10f0c <__errno_location@plt>
   15624:	ldr	r0, [r0]
   15628:	subs	r4, r0, #9
   1562c:	mvnne	r4, #0
   15630:	mov	r0, r4
   15634:	pop	{r4, r5, r6, sl, fp, pc}
   15638:	mov	r0, r4
   1563c:	pop	{r4, r5, r6, sl, fp, pc}
   15640:	push	{r4, r5, fp, lr}
   15644:	add	fp, sp, #8
   15648:	sub	sp, sp, #8
   1564c:	mov	r4, r0
   15650:	bl	10f48 <fileno@plt>
   15654:	cmn	r0, #1
   15658:	ble	156d0 <__lxstat64@plt+0x46ec>
   1565c:	mov	r0, r4
   15660:	bl	10ed0 <__freading@plt>
   15664:	cmp	r0, #0
   15668:	beq	15694 <__lxstat64@plt+0x46b0>
   1566c:	mov	r0, r4
   15670:	bl	10f48 <fileno@plt>
   15674:	mov	r1, #1
   15678:	str	r1, [sp]
   1567c:	mov	r2, #0
   15680:	mov	r3, #0
   15684:	bl	10e64 <lseek64@plt>
   15688:	and	r0, r0, r1
   1568c:	cmn	r0, #1
   15690:	beq	156d0 <__lxstat64@plt+0x46ec>
   15694:	mov	r0, r4
   15698:	bl	156e0 <__lxstat64@plt+0x46fc>
   1569c:	cmp	r0, #0
   156a0:	beq	156d0 <__lxstat64@plt+0x46ec>
   156a4:	bl	10f0c <__errno_location@plt>
   156a8:	ldr	r5, [r0]
   156ac:	mov	r0, r4
   156b0:	bl	10f60 <fclose@plt>
   156b4:	cmp	r5, #0
   156b8:	beq	156c8 <__lxstat64@plt+0x46e4>
   156bc:	bl	10f0c <__errno_location@plt>
   156c0:	str	r5, [r0]
   156c4:	mvn	r0, #0
   156c8:	sub	sp, fp, #8
   156cc:	pop	{r4, r5, fp, pc}
   156d0:	mov	r0, r4
   156d4:	sub	sp, fp, #8
   156d8:	pop	{r4, r5, fp, lr}
   156dc:	b	10f60 <fclose@plt>
   156e0:	push	{r4, sl, fp, lr}
   156e4:	add	fp, sp, #8
   156e8:	mov	r4, r0
   156ec:	cmp	r0, #0
   156f0:	beq	15708 <__lxstat64@plt+0x4724>
   156f4:	mov	r0, r4
   156f8:	bl	10ed0 <__freading@plt>
   156fc:	cmp	r0, #0
   15700:	movne	r0, r4
   15704:	blne	15714 <__lxstat64@plt+0x4730>
   15708:	mov	r0, r4
   1570c:	pop	{r4, sl, fp, lr}
   15710:	b	10dc8 <fflush@plt>
   15714:	ldrb	r1, [r0, #1]
   15718:	tst	r1, #1
   1571c:	bxeq	lr
   15720:	push	{fp, lr}
   15724:	mov	fp, sp
   15728:	sub	sp, sp, #8
   1572c:	mov	r1, #1
   15730:	str	r1, [sp]
   15734:	mov	r2, #0
   15738:	mov	r3, #0
   1573c:	bl	15770 <__lxstat64@plt+0x478c>
   15740:	mov	sp, fp
   15744:	pop	{fp, pc}
   15748:	push	{r4, r5, r6, sl, fp, lr}
   1574c:	add	fp, sp, #16
   15750:	mov	r4, r0
   15754:	bl	10f0c <__errno_location@plt>
   15758:	mov	r5, r0
   1575c:	ldr	r6, [r0]
   15760:	mov	r0, r4
   15764:	bl	10dd4 <free@plt>
   15768:	str	r6, [r5]
   1576c:	pop	{r4, r5, r6, sl, fp, pc}
   15770:	push	{r4, r5, r6, r7, fp, lr}
   15774:	add	fp, sp, #16
   15778:	sub	sp, sp, #8
   1577c:	mov	r5, r3
   15780:	mov	r6, r2
   15784:	mov	r4, r0
   15788:	ldr	r0, [r0, #4]
   1578c:	ldr	r1, [r4, #8]
   15790:	cmp	r1, r0
   15794:	bne	157b0 <__lxstat64@plt+0x47cc>
   15798:	ldrd	r0, [r4, #16]
   1579c:	cmp	r1, r0
   157a0:	bne	157b0 <__lxstat64@plt+0x47cc>
   157a4:	ldr	r0, [r4, #36]	; 0x24
   157a8:	cmp	r0, #0
   157ac:	beq	157c8 <__lxstat64@plt+0x47e4>
   157b0:	mov	r0, r4
   157b4:	mov	r2, r6
   157b8:	mov	r3, r5
   157bc:	sub	sp, fp, #16
   157c0:	pop	{r4, r5, r6, r7, fp, lr}
   157c4:	b	10f6c <fseeko64@plt>
   157c8:	ldr	r7, [fp, #8]
   157cc:	mov	r0, r4
   157d0:	bl	10f48 <fileno@plt>
   157d4:	str	r7, [sp]
   157d8:	mov	r2, r6
   157dc:	mov	r3, r5
   157e0:	bl	10e64 <lseek64@plt>
   157e4:	and	r2, r0, r1
   157e8:	cmn	r2, #1
   157ec:	mvneq	r0, #0
   157f0:	subeq	sp, fp, #16
   157f4:	popeq	{r4, r5, r6, r7, fp, pc}
   157f8:	strd	r0, [r4, #80]	; 0x50
   157fc:	ldr	r0, [r4]
   15800:	bic	r0, r0, #16
   15804:	str	r0, [r4]
   15808:	mov	r0, #0
   1580c:	sub	sp, fp, #16
   15810:	pop	{r4, r5, r6, r7, fp, pc}
   15814:	push	{fp, lr}
   15818:	mov	fp, sp
   1581c:	bl	10f0c <__errno_location@plt>
   15820:	mov	r1, #12
   15824:	str	r1, [r0]
   15828:	mov	r0, #0
   1582c:	pop	{fp, pc}
   15830:	b	15210 <__lxstat64@plt+0x422c>
   15834:	cmp	r1, #0
   15838:	orreq	r1, r1, #1
   1583c:	b	15240 <__lxstat64@plt+0x425c>
   15840:	b	151bc <__lxstat64@plt+0x41d8>
   15844:	clz	r3, r2
   15848:	lsr	ip, r3, #5
   1584c:	clz	r3, r1
   15850:	lsr	r3, r3, #5
   15854:	orrs	r3, r3, ip
   15858:	movwne	r1, #1
   1585c:	movwne	r2, #1
   15860:	b	158fc <__lxstat64@plt+0x4918>
   15864:	push	{fp, lr}
   15868:	mov	fp, sp
   1586c:	mov	r0, #14
   15870:	bl	10f90 <nl_langinfo@plt>
   15874:	movw	r1, #23912	; 0x5d68
   15878:	movt	r1, #1
   1587c:	cmp	r0, #0
   15880:	movne	r1, r0
   15884:	ldrb	r2, [r1]
   15888:	movw	r0, #28017	; 0x6d71
   1588c:	movt	r0, #1
   15890:	cmp	r2, #0
   15894:	movne	r0, r1
   15898:	pop	{fp, pc}
   1589c:	push	{r4, r5, r6, r7, fp, lr}
   158a0:	add	fp, sp, #16
   158a4:	sub	sp, sp, #8
   158a8:	mov	r7, r2
   158ac:	mov	r4, r1
   158b0:	add	r5, sp, #4
   158b4:	cmp	r0, #0
   158b8:	movne	r5, r0
   158bc:	mov	r0, r5
   158c0:	bl	10e94 <mbrtowc@plt>
   158c4:	mov	r6, r0
   158c8:	cmp	r7, #0
   158cc:	beq	158f0 <__lxstat64@plt+0x490c>
   158d0:	cmn	r6, #2
   158d4:	bcc	158f0 <__lxstat64@plt+0x490c>
   158d8:	mov	r0, #0
   158dc:	bl	15994 <__lxstat64@plt+0x49b0>
   158e0:	cmp	r0, #0
   158e4:	ldrbeq	r0, [r4]
   158e8:	streq	r0, [r5]
   158ec:	moveq	r6, #1
   158f0:	mov	r0, r6
   158f4:	sub	sp, fp, #16
   158f8:	pop	{r4, r5, r6, r7, fp, pc}
   158fc:	cmp	r2, #0
   15900:	beq	15930 <__lxstat64@plt+0x494c>
   15904:	mvn	r3, #0
   15908:	udiv	r3, r3, r2
   1590c:	cmp	r3, r1
   15910:	bcs	15930 <__lxstat64@plt+0x494c>
   15914:	push	{fp, lr}
   15918:	mov	fp, sp
   1591c:	bl	10f0c <__errno_location@plt>
   15920:	mov	r1, #12
   15924:	str	r1, [r0]
   15928:	mov	r0, #0
   1592c:	pop	{fp, pc}
   15930:	mul	r1, r2, r1
   15934:	b	15240 <__lxstat64@plt+0x425c>
   15938:	adds	r0, r1, r0
   1593c:	mvncs	r0, #0
   15940:	bx	lr
   15944:	push	{r4, sl, fp, lr}
   15948:	add	fp, sp, #8
   1594c:	mov	r4, r2
   15950:	bl	15938 <__lxstat64@plt+0x4954>
   15954:	mov	r1, r4
   15958:	pop	{r4, sl, fp, lr}
   1595c:	b	15938 <__lxstat64@plt+0x4954>
   15960:	push	{r4, r5, fp, lr}
   15964:	add	fp, sp, #8
   15968:	mov	r4, r3
   1596c:	mov	r5, r2
   15970:	bl	15938 <__lxstat64@plt+0x4954>
   15974:	mov	r1, r5
   15978:	bl	15938 <__lxstat64@plt+0x4954>
   1597c:	mov	r1, r4
   15980:	pop	{r4, r5, fp, lr}
   15984:	b	15938 <__lxstat64@plt+0x4954>
   15988:	cmp	r0, r1
   1598c:	movcc	r0, r1
   15990:	bx	lr
   15994:	push	{r4, sl, fp, lr}
   15998:	add	fp, sp, #8
   1599c:	sub	sp, sp, #264	; 0x108
   159a0:	add	r1, sp, #7
   159a4:	movw	r2, #257	; 0x101
   159a8:	bl	159f8 <__lxstat64@plt+0x4a14>
   159ac:	mov	r4, #0
   159b0:	cmp	r0, #0
   159b4:	bne	159ec <__lxstat64@plt+0x4a08>
   159b8:	add	r0, sp, #7
   159bc:	movw	r1, #28023	; 0x6d77
   159c0:	movt	r1, #1
   159c4:	bl	10db0 <strcmp@plt>
   159c8:	cmp	r0, #0
   159cc:	beq	159ec <__lxstat64@plt+0x4a08>
   159d0:	add	r0, sp, #7
   159d4:	movw	r1, #28025	; 0x6d79
   159d8:	movt	r1, #1
   159dc:	bl	10db0 <strcmp@plt>
   159e0:	mov	r4, r0
   159e4:	cmp	r0, #0
   159e8:	movwne	r4, #1
   159ec:	mov	r0, r4
   159f0:	sub	sp, fp, #8
   159f4:	pop	{r4, sl, fp, pc}
   159f8:	b	159fc <__lxstat64@plt+0x4a18>
   159fc:	push	{r4, r5, r6, r7, fp, lr}
   15a00:	add	fp, sp, #16
   15a04:	mov	r6, r2
   15a08:	mov	r4, r1
   15a0c:	bl	15a98 <__lxstat64@plt+0x4ab4>
   15a10:	cmp	r0, #0
   15a14:	beq	15a44 <__lxstat64@plt+0x4a60>
   15a18:	mov	r7, r0
   15a1c:	bl	10f00 <strlen@plt>
   15a20:	cmp	r0, r6
   15a24:	bcs	15a64 <__lxstat64@plt+0x4a80>
   15a28:	add	r2, r0, #1
   15a2c:	mov	r0, r4
   15a30:	mov	r1, r7
   15a34:	bl	10dec <memcpy@plt>
   15a38:	mov	r5, #0
   15a3c:	mov	r0, r5
   15a40:	pop	{r4, r5, r6, r7, fp, pc}
   15a44:	mov	r5, #22
   15a48:	cmp	r6, #0
   15a4c:	movne	r0, #0
   15a50:	strbne	r0, [r4]
   15a54:	movne	r0, r5
   15a58:	popne	{r4, r5, r6, r7, fp, pc}
   15a5c:	mov	r0, r5
   15a60:	pop	{r4, r5, r6, r7, fp, pc}
   15a64:	mov	r5, #34	; 0x22
   15a68:	cmp	r6, #0
   15a6c:	beq	15a8c <__lxstat64@plt+0x4aa8>
   15a70:	sub	r6, r6, #1
   15a74:	mov	r0, r4
   15a78:	mov	r1, r7
   15a7c:	mov	r2, r6
   15a80:	bl	10dec <memcpy@plt>
   15a84:	mov	r0, #0
   15a88:	strb	r0, [r4, r6]
   15a8c:	mov	r0, r5
   15a90:	pop	{r4, r5, r6, r7, fp, pc}
   15a94:	b	15a98 <__lxstat64@plt+0x4ab4>
   15a98:	mov	r1, #0
   15a9c:	b	10f78 <setlocale@plt>
   15aa0:	cmp	r3, #0
   15aa4:	cmpeq	r2, #0
   15aa8:	bne	15ac0 <__lxstat64@plt+0x4adc>
   15aac:	cmp	r1, #0
   15ab0:	cmpeq	r0, #0
   15ab4:	mvnne	r1, #0
   15ab8:	mvnne	r0, #0
   15abc:	b	15adc <__lxstat64@plt+0x4af8>
   15ac0:	sub	sp, sp, #8
   15ac4:	push	{sp, lr}
   15ac8:	bl	15aec <__lxstat64@plt+0x4b08>
   15acc:	ldr	lr, [sp, #4]
   15ad0:	add	sp, sp, #8
   15ad4:	pop	{r2, r3}
   15ad8:	bx	lr
   15adc:	push	{r1, lr}
   15ae0:	mov	r0, #8
   15ae4:	bl	10da4 <raise@plt>
   15ae8:	pop	{r1, pc}
   15aec:	cmp	r1, r3
   15af0:	cmpeq	r0, r2
   15af4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15af8:	mov	r4, r0
   15afc:	movcc	r0, #0
   15b00:	mov	r5, r1
   15b04:	ldr	lr, [sp, #36]	; 0x24
   15b08:	movcc	r1, r0
   15b0c:	bcc	15c08 <__lxstat64@plt+0x4c24>
   15b10:	cmp	r3, #0
   15b14:	clzeq	ip, r2
   15b18:	clzne	ip, r3
   15b1c:	addeq	ip, ip, #32
   15b20:	cmp	r5, #0
   15b24:	clzeq	r1, r4
   15b28:	addeq	r1, r1, #32
   15b2c:	clzne	r1, r5
   15b30:	sub	ip, ip, r1
   15b34:	sub	sl, ip, #32
   15b38:	lsl	r9, r3, ip
   15b3c:	rsb	fp, ip, #32
   15b40:	orr	r9, r9, r2, lsl sl
   15b44:	orr	r9, r9, r2, lsr fp
   15b48:	lsl	r8, r2, ip
   15b4c:	cmp	r5, r9
   15b50:	cmpeq	r4, r8
   15b54:	movcc	r0, #0
   15b58:	movcc	r1, r0
   15b5c:	bcc	15b78 <__lxstat64@plt+0x4b94>
   15b60:	mov	r0, #1
   15b64:	subs	r4, r4, r8
   15b68:	lsl	r1, r0, sl
   15b6c:	orr	r1, r1, r0, lsr fp
   15b70:	lsl	r0, r0, ip
   15b74:	sbc	r5, r5, r9
   15b78:	cmp	ip, #0
   15b7c:	beq	15c08 <__lxstat64@plt+0x4c24>
   15b80:	lsr	r6, r8, #1
   15b84:	orr	r6, r6, r9, lsl #31
   15b88:	lsr	r7, r9, #1
   15b8c:	mov	r2, ip
   15b90:	b	15bb4 <__lxstat64@plt+0x4bd0>
   15b94:	subs	r3, r4, r6
   15b98:	sbc	r8, r5, r7
   15b9c:	adds	r3, r3, r3
   15ba0:	adc	r8, r8, r8
   15ba4:	adds	r4, r3, #1
   15ba8:	adc	r5, r8, #0
   15bac:	subs	r2, r2, #1
   15bb0:	beq	15bd0 <__lxstat64@plt+0x4bec>
   15bb4:	cmp	r5, r7
   15bb8:	cmpeq	r4, r6
   15bbc:	bcs	15b94 <__lxstat64@plt+0x4bb0>
   15bc0:	adds	r4, r4, r4
   15bc4:	adc	r5, r5, r5
   15bc8:	subs	r2, r2, #1
   15bcc:	bne	15bb4 <__lxstat64@plt+0x4bd0>
   15bd0:	lsr	r3, r4, ip
   15bd4:	orr	r3, r3, r5, lsl fp
   15bd8:	lsr	r2, r5, ip
   15bdc:	orr	r3, r3, r5, lsr sl
   15be0:	adds	r0, r0, r4
   15be4:	mov	r4, r3
   15be8:	lsl	r3, r2, ip
   15bec:	orr	r3, r3, r4, lsl sl
   15bf0:	lsl	ip, r4, ip
   15bf4:	orr	r3, r3, r4, lsr fp
   15bf8:	adc	r1, r1, r5
   15bfc:	subs	r0, r0, ip
   15c00:	mov	r5, r2
   15c04:	sbc	r1, r1, r3
   15c08:	cmp	lr, #0
   15c0c:	strdne	r4, [lr]
   15c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15c18:	mov	r7, r0
   15c1c:	ldr	r6, [pc, #72]	; 15c6c <__lxstat64@plt+0x4c88>
   15c20:	ldr	r5, [pc, #72]	; 15c70 <__lxstat64@plt+0x4c8c>
   15c24:	add	r6, pc, r6
   15c28:	add	r5, pc, r5
   15c2c:	sub	r6, r6, r5
   15c30:	mov	r8, r1
   15c34:	mov	r9, r2
   15c38:	bl	10d6c <calloc@plt-0x20>
   15c3c:	asrs	r6, r6, #2
   15c40:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c44:	mov	r4, #0
   15c48:	add	r4, r4, #1
   15c4c:	ldr	r3, [r5], #4
   15c50:	mov	r2, r9
   15c54:	mov	r1, r8
   15c58:	mov	r0, r7
   15c5c:	blx	r3
   15c60:	cmp	r6, r4
   15c64:	bne	15c48 <__lxstat64@plt+0x4c64>
   15c68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c6c:	andeq	r1, r1, r0, ror #5
   15c70:	ldrdeq	r1, [r1], -r8
   15c74:	bx	lr
   15c78:	ldr	r3, [pc, #12]	; 15c8c <__lxstat64@plt+0x4ca8>
   15c7c:	mov	r1, #0
   15c80:	add	r3, pc, r3
   15c84:	ldr	r2, [r3]
   15c88:	b	10f18 <__cxa_atexit@plt>
   15c8c:	andeq	r1, r1, ip, asr r4
   15c90:	mov	r2, r1
   15c94:	mov	r1, r0
   15c98:	mov	r0, #3
   15c9c:	b	10fb4 <__xstat64@plt>
   15ca0:	mov	r2, r1
   15ca4:	mov	r1, r0
   15ca8:	mov	r0, #3
   15cac:	b	10fe4 <__lxstat64@plt>

Disassembly of section .fini:

00015cb0 <.fini>:
   15cb0:	push	{r3, lr}
   15cb4:	pop	{r3, pc}
