--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 23 09:57:59 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topContador
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets oscdiv0_c]
            76 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.136ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \contador0/q1_171  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \contador0/j7_186  (to oscdiv0_c +)

   Delay:                   6.704ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.704ns data_path \contador0/q1_171 to \contador0/j7_186 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.136ns

 Path Details: \contador0/q1_171 to \contador0/j7_186

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \contador0/q1_171 (from oscdiv0_c)
Route         7   e 1.559                                  q1t_c
LUT4        ---     0.493              A to Z              \contador0/i2_3_lut_rep_17
Route         4   e 1.340                                  \contador0/n808
LUT4        ---     0.493              B to Z              \contador0/i1_2_lut_rep_11_3_lut_4_lut
Route         1   e 0.941                                  \contador0/n802
LUT4        ---     0.493              D to Z              \contador0/i226_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \contador0/j7_N_277
                  --------
                    6.704  (28.7% logic, 71.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.136ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \contador0/q1_171  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \contador0/j7_186  (to oscdiv0_c +)

   Delay:                   6.704ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.704ns data_path \contador0/q1_171 to \contador0/j7_186 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.136ns

 Path Details: \contador0/q1_171 to \contador0/j7_186

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \contador0/q1_171 (from oscdiv0_c)
Route         7   e 1.559                                  q1t_c
LUT4        ---     0.493              A to Z              \contador0/i2_3_lut_rep_22
Route         4   e 1.340                                  \contador0/n813
LUT4        ---     0.493              B to Z              \contador0/i1_2_lut_rep_12_3_lut_4_lut
Route         1   e 0.941                                  \contador0/n803
LUT4        ---     0.493              B to Z              \contador0/i226_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \contador0/j7_N_277
                  --------
                    6.704  (28.7% logic, 71.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.180ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \contador0/q2_172  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \contador0/j7_186  (to oscdiv0_c +)

   Delay:                   6.660ns  (28.9% logic, 71.1% route), 4 logic levels.

 Constraint Details:

      6.660ns data_path \contador0/q2_172 to \contador0/j7_186 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.180ns

 Path Details: \contador0/q2_172 to \contador0/j7_186

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \contador0/q2_172 (from oscdiv0_c)
Route         6   e 1.515                                  q2t_c
LUT4        ---     0.493              B to Z              \contador0/i2_3_lut_rep_22
Route         4   e 1.340                                  \contador0/n813
LUT4        ---     0.493              B to Z              \contador0/i1_2_lut_rep_12_3_lut_4_lut
Route         1   e 0.941                                  \contador0/n803
LUT4        ---     0.493              B to Z              \contador0/i226_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \contador0/j7_N_277
                  --------
                    6.660  (28.9% logic, 71.1% route), 4 logic levels.

Report: 6.864 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets oscraw0_c]
            658 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_60__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_60__i15  (to oscraw0_c -)

   Delay:                  10.283ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.283ns data_path \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i15 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.557ns

 Path Details: \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \OS00/OS01/sdiv_60__i19 (from oscraw0_c)
Route         5   e 1.462                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.493              B to Z              \OS00/OS01/i1_2_lut_rep_21
Route         3   e 1.258                                  \OS00/OS01/n812
LUT4        ---     0.493              C to Z              \OS00/OS01/i4_3_lut_4_lut
Route         1   e 0.941                                  \OS00/OS01/n61
LUT4        ---     0.493              A to Z              \OS00/OS01/indiv0_c_3_bdd_4_lut_681
Route         1   e 0.941                                  \OS00/OS01/n765
LUT4        ---     0.493              A to Z              \OS00/OS01/n195_bdd_2_lut_673
Route         1   e 0.941                                  \OS00/OS01/n766
LUT4        ---     0.493              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.831                                  \OS00/OS01/n464
                  --------
                   10.283  (28.3% logic, 71.7% route), 6 logic levels.


Passed:  The following path meets requirements by 989.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_60__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_60__i16  (to oscraw0_c -)

   Delay:                  10.283ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.283ns data_path \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i16 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.557ns

 Path Details: \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \OS00/OS01/sdiv_60__i19 (from oscraw0_c)
Route         5   e 1.462                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.493              B to Z              \OS00/OS01/i1_2_lut_rep_21
Route         3   e 1.258                                  \OS00/OS01/n812
LUT4        ---     0.493              C to Z              \OS00/OS01/i4_3_lut_4_lut
Route         1   e 0.941                                  \OS00/OS01/n61
LUT4        ---     0.493              A to Z              \OS00/OS01/indiv0_c_3_bdd_4_lut_681
Route         1   e 0.941                                  \OS00/OS01/n765
LUT4        ---     0.493              A to Z              \OS00/OS01/n195_bdd_2_lut_673
Route         1   e 0.941                                  \OS00/OS01/n766
LUT4        ---     0.493              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.831                                  \OS00/OS01/n464
                  --------
                   10.283  (28.3% logic, 71.7% route), 6 logic levels.


Passed:  The following path meets requirements by 989.557ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_60__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_60__i17  (to oscraw0_c -)

   Delay:                  10.283ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.283ns data_path \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i17 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.557ns

 Path Details: \OS00/OS01/sdiv_60__i19 to \OS00/OS01/sdiv_60__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \OS00/OS01/sdiv_60__i19 (from oscraw0_c)
Route         5   e 1.462                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.493              B to Z              \OS00/OS01/i1_2_lut_rep_21
Route         3   e 1.258                                  \OS00/OS01/n812
LUT4        ---     0.493              C to Z              \OS00/OS01/i4_3_lut_4_lut
Route         1   e 0.941                                  \OS00/OS01/n61
LUT4        ---     0.493              A to Z              \OS00/OS01/indiv0_c_3_bdd_4_lut_681
Route         1   e 0.941                                  \OS00/OS01/n765
LUT4        ---     0.493              A to Z              \OS00/OS01/n195_bdd_2_lut_673
Route         1   e 0.941                                  \OS00/OS01/n766
LUT4        ---     0.493              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.831                                  \OS00/OS01/n464
                  --------
                   10.283  (28.3% logic, 71.7% route), 6 logic levels.

Report: 10.443 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscdiv0_c]               |  1000.000 ns|     6.864 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscraw0_c]               |  1000.000 ns|    10.443 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  734 paths, 119 nets, and 256 connections (76.6% coverage)


Peak memory: 57327616 bytes, TRCE: 1331200 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
