--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17729 paths analyzed, 1149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.736ns.
--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_3_6 (SLICE_X16Y19.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_3_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.231 - 0.328)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.XQ      Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.G2      net (fanout=14)       0.950   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y20.G3      net (fanout=4)        0.347   N14
    SLICE_X17Y20.Y       Tilo                  0.561   Inst_control_i2c/cargador_3_7_not0001
                                                       Inst_control_i2c/cargador_3_0_not000121
    SLICE_X11Y23.G2      net (fanout=8)        0.983   N22
    SLICE_X11Y23.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_3_6_not00011
    SLICE_X16Y19.CE      net (fanout=1)        1.427   Inst_control_i2c/cargador_3_6_not0001
    SLICE_X16Y19.CLK     Tceck                 0.155   Inst_control_i2c/cargador_3<6>
                                                       Inst_control_i2c/cargador_3_6
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (3.566ns logic, 4.073ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd14 (FF)
  Destination:          Inst_control_i2c/cargador_3_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.590ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.231 - 0.310)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd14 to Inst_control_i2c/cargador_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd14
                                                       Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.G4      net (fanout=5)        0.875   Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y20.G3      net (fanout=4)        0.347   N14
    SLICE_X17Y20.Y       Tilo                  0.561   Inst_control_i2c/cargador_3_7_not0001
                                                       Inst_control_i2c/cargador_3_0_not000121
    SLICE_X11Y23.G2      net (fanout=8)        0.983   N22
    SLICE_X11Y23.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_3_6_not00011
    SLICE_X16Y19.CE      net (fanout=1)        1.427   Inst_control_i2c/cargador_3_6_not0001
    SLICE_X16Y19.CLK     Tceck                 0.155   Inst_control_i2c/cargador_3<6>
                                                       Inst_control_i2c/cargador_3_6
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (3.592ns logic, 3.998ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_3_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.231 - 0.277)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.YQ      Tcko                  0.596   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.G4      net (fanout=14)       0.946   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.Y       Tilo                  0.561   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X21Y22.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y20.G3      net (fanout=4)        0.347   N14
    SLICE_X17Y20.Y       Tilo                  0.561   Inst_control_i2c/cargador_3_7_not0001
                                                       Inst_control_i2c/cargador_3_0_not000121
    SLICE_X11Y23.G2      net (fanout=8)        0.983   N22
    SLICE_X11Y23.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_3_6_not00011
    SLICE_X16Y19.CE      net (fanout=1)        1.427   Inst_control_i2c/cargador_3_6_not0001
    SLICE_X16Y19.CLK     Tceck                 0.155   Inst_control_i2c/cargador_3<6>
                                                       Inst_control_i2c/cargador_3_6
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (3.612ns logic, 4.003ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_5 (SLICE_X14Y22.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.411 - 0.555)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.XQ      Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.G2      net (fanout=14)       0.950   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y20.G2      net (fanout=4)        0.390   N14
    SLICE_X16Y20.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y23.F1      net (fanout=8)        0.807   N21
    SLICE_X15Y23.X       Tilo                  0.562   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_5_not00011
    SLICE_X14Y22.CE      net (fanout=1)        1.332   Inst_control_i2c/cargador_1_5_not0001
    SLICE_X14Y22.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<5>
                                                       Inst_control_i2c/cargador_1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (3.622ns logic, 3.845ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd14 (FF)
  Destination:          Inst_control_i2c/cargador_1_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.418ns (Levels of Logic = 5)
  Clock Path Skew:      -0.126ns (0.411 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd14 to Inst_control_i2c/cargador_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd14
                                                       Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.G4      net (fanout=5)        0.875   Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y20.G2      net (fanout=4)        0.390   N14
    SLICE_X16Y20.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y23.F1      net (fanout=8)        0.807   N21
    SLICE_X15Y23.X       Tilo                  0.562   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_5_not00011
    SLICE_X14Y22.CE      net (fanout=1)        1.332   Inst_control_i2c/cargador_1_5_not0001
    SLICE_X14Y22.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<5>
                                                       Inst_control_i2c/cargador_1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (3.648ns logic, 3.770ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.443ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.411 - 0.504)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.YQ      Tcko                  0.596   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.G4      net (fanout=14)       0.946   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.Y       Tilo                  0.561   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X21Y22.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y20.G2      net (fanout=4)        0.390   N14
    SLICE_X16Y20.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y23.F1      net (fanout=8)        0.807   N21
    SLICE_X15Y23.X       Tilo                  0.562   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_5_not00011
    SLICE_X14Y22.CE      net (fanout=1)        1.332   Inst_control_i2c/cargador_1_5_not0001
    SLICE_X14Y22.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<5>
                                                       Inst_control_i2c/cargador_1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (3.668ns logic, 3.775ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_4_5 (SLICE_X15Y21.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_4_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.148ns (0.407 - 0.555)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.XQ      Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.G2      net (fanout=14)       0.950   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y23.F1      net (fanout=4)        0.401   N14
    SLICE_X16Y23.X       Tilo                  0.601   N20
                                                       Inst_control_i2c/cargador_4_0_not000111
    SLICE_X14Y20.F2      net (fanout=8)        0.906   N20
    SLICE_X14Y20.X       Tilo                  0.601   Inst_control_i2c/cargador_4_5_not0001
                                                       Inst_control_i2c/cargador_4_5_not00011
    SLICE_X15Y21.CE      net (fanout=1)        1.137   Inst_control_i2c/cargador_4_5_not0001
    SLICE_X15Y21.CLK     Tceck                 0.155   Inst_control_i2c/cargador_4<5>
                                                       Inst_control_i2c/cargador_4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (3.646ns logic, 3.760ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd14 (FF)
  Destination:          Inst_control_i2c/cargador_4_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.407 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd14 to Inst_control_i2c/cargador_4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd14
                                                       Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.G4      net (fanout=5)        0.875   Inst_control_i2c/estado_FSM_FFd14
    SLICE_X20Y23.Y       Tilo                  0.616   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.F2      net (fanout=1)        0.087   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y23.F1      net (fanout=4)        0.401   N14
    SLICE_X16Y23.X       Tilo                  0.601   N20
                                                       Inst_control_i2c/cargador_4_0_not000111
    SLICE_X14Y20.F2      net (fanout=8)        0.906   N20
    SLICE_X14Y20.X       Tilo                  0.601   Inst_control_i2c/cargador_4_5_not0001
                                                       Inst_control_i2c/cargador_4_5_not00011
    SLICE_X15Y21.CE      net (fanout=1)        1.137   Inst_control_i2c/cargador_4_5_not0001
    SLICE_X15Y21.CLK     Tceck                 0.155   Inst_control_i2c/cargador_4<5>
                                                       Inst_control_i2c/cargador_4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (3.672ns logic, 3.685ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_4_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.382ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.407 - 0.504)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.YQ      Tcko                  0.596   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.G4      net (fanout=14)       0.946   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X21Y22.Y       Tilo                  0.561   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X21Y22.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X21Y22.X       Tilo                  0.562   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y23.G3      net (fanout=3)        0.279   N16
    SLICE_X16Y23.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y23.F1      net (fanout=4)        0.401   N14
    SLICE_X16Y23.X       Tilo                  0.601   N20
                                                       Inst_control_i2c/cargador_4_0_not000111
    SLICE_X14Y20.F2      net (fanout=8)        0.906   N20
    SLICE_X14Y20.X       Tilo                  0.601   Inst_control_i2c/cargador_4_5_not0001
                                                       Inst_control_i2c/cargador_4_5_not00011
    SLICE_X15Y21.CE      net (fanout=1)        1.137   Inst_control_i2c/cargador_4_5_not0001
    SLICE_X15Y21.CLK     Tceck                 0.155   Inst_control_i2c/cargador_4<5>
                                                       Inst_control_i2c/cargador_4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (3.692ns logic, 3.690ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_transmiso_tx/cargador_4_3 (SLICE_X11Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_i2c/datos_2_3 (FF)
  Destination:          Inst_transmiso_tx/cargador_4_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.287 - 0.238)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_i2c/datos_2_3 to Inst_transmiso_tx/cargador_4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.XQ       Tcko                  0.417   Inst_control_i2c/datos_2<3>
                                                       Inst_control_i2c/datos_2_3
    SLICE_X11Y22.BX      net (fanout=1)        0.287   Inst_control_i2c/datos_2<3>
    SLICE_X11Y22.CLK     Tckdi       (-Th)    -0.062   Inst_transmiso_tx/cargador_4<3>
                                                       Inst_transmiso_tx/cargador_4_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/datos_4_5 (SLICE_X13Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_i2c/cargador_4_5 (FF)
  Destination:          Inst_control_i2c/datos_4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.272 - 0.215)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_i2c/cargador_4_5 to Inst_control_i2c/datos_4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.YQ      Tcko                  0.419   Inst_control_i2c/cargador_4<5>
                                                       Inst_control_i2c/cargador_4_5
    SLICE_X13Y21.BX      net (fanout=1)        0.302   Inst_control_i2c/cargador_4<5>
    SLICE_X13Y21.CLK     Tckdi       (-Th)    -0.062   Inst_control_i2c/datos_4<5>
                                                       Inst_control_i2c/datos_4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.481ns logic, 0.302ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_transmiso_tx/cargador_6_5 (SLICE_X13Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_i2c/datos_4_5 (FF)
  Destination:          Inst_transmiso_tx/cargador_6_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_i2c/datos_4_5 to Inst_transmiso_tx/cargador_6_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.XQ      Tcko                  0.396   Inst_control_i2c/datos_4<5>
                                                       Inst_control_i2c/datos_4_5
    SLICE_X13Y20.BX      net (fanout=1)        0.287   Inst_control_i2c/datos_4<5>
    SLICE_X13Y20.CLK     Tckdi       (-Th)    -0.062   Inst_transmiso_tx/cargador_6<5>
                                                       Inst_transmiso_tx/cargador_6_5
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_control_ultrasonico_2/conteo<24>/CLK
  Logical resource: Inst_control_ultrasonico_2/conteo_24/CK
  Location pin: SLICE_X2Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_control_ultrasonico_2/conteo<24>/CLK
  Logical resource: Inst_control_ultrasonico_2/conteo_24/CK
  Location pin: SLICE_X2Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_transmiso_tx/select_senal<0>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_0/CK
  Location pin: SLICE_X14Y6.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.736|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17729 paths, 0 nets, and 2688 connections

Design statistics:
   Minimum period:   7.736ns{1}   (Maximum frequency: 129.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 23 18:47:06 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



