#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008c9610 .scope module, "tb_dogm240" "tb_dogm240" 2 9;
 .timescale -9 -9;
v0090eb30_0 .var "addr", 9 0;
v0090edf0_0 .var "clk", 0 0;
v0090ec90_0 .var "data", 15 0;
v0090eb88_0 .var "reset", 0 0;
v0090f000_0 .var "write", 0 0;
S_008cbaf8 .scope module, "alru" "display_dogm240" 2 20, 3 10 0, S_008c9610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "reset_in"
    .port_info 2 /INPUT 10 "addr_in"
    .port_info 3 /INPUT 16 "data_in"
    .port_info 4 /INPUT 1 "we_in"
    .port_info 5 /OUTPUT 1 "disp_cs_n_o"
    .port_info 6 /OUTPUT 1 "disp_res_n_o"
    .port_info 7 /OUTPUT 1 "disp_data_o"
    .port_info 8 /OUTPUT 1 "disp_addr_o"
    .port_info 9 /OUTPUT 1 "disp_sck_o"
L_008d5710 .functor BUFZ 1, v0090ed98_0, C4<0>, C4<0>, C4<0>;
L_008d5998 .functor BUFZ 1, v0090f1b8_0, C4<0>, C4<0>, C4<0>;
L_008d5ab8 .functor BUFZ 1, v0090eb88_0, C4<0>, C4<0>, C4<0>;
v008c44c8_0 .net *"_s13", 0 0, L_0090ec38;  1 drivers
v008c46d8_0 .net *"_s14", 7 0, L_0090ee48;  1 drivers
v008c45d0_0 .net *"_s17", 6 0, L_0090eea0;  1 drivers
v008c4730_0 .net *"_s18", 9 0, L_0090e920;  1 drivers
v008c4628_0 .net *"_s20", 11 0, L_0090eef8;  1 drivers
L_0090f878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v008c4208_0 .net *"_s23", 1 0, L_0090f878;  1 drivers
v008c4260_0 .net *"_s24", 7 0, L_0090f3c8;  1 drivers
v008c4788_0 .net *"_s27", 6 0, L_0090f5d8;  1 drivers
v008c43c0_0 .net *"_s28", 9 0, L_0090f630;  1 drivers
v008c4310_0 .net *"_s30", 11 0, L_0090f688;  1 drivers
L_0090f8a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v008c4520_0 .net *"_s33", 1 0, L_0090f8a0;  1 drivers
L_0090f850 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v008c4368_0 .net/2u *"_s6", 5 0, L_0090f850;  1 drivers
v008c40a8_0 .net "addr_in", 9 0, v0090eb30_0;  1 drivers
v008c4470_0 .net "clk_in", 0 0, v0090edf0_0;  1 drivers
v008c4100_0 .var "clock_active", 0 0;
v008c4578_0 .var "cmddata", 7 0;
v008c42b8_0 .var "curr_bit", 4 0;
v0090f0b0_0 .net "data_in", 15 0, v0090ec90_0;  1 drivers
v0090f210_0 .net "disp_addr_o", 0 0, L_0090e870;  1 drivers
v0090e8c8_0 .net "disp_cs_n_o", 0 0, L_008d5998;  1 drivers
v0090ed40_0 .net "disp_data_o", 0 0, L_0090f318;  1 drivers
v0090ef50_0 .net "disp_res_n_o", 0 0, L_008d5ab8;  1 drivers
v0090ed98_0 .var "disp_sck", 0 0;
v0090ece8_0 .net "disp_sck_o", 0 0, L_008d5710;  1 drivers
v0090efa8_0 .var "dispon", 0 0;
v0090e9d0_0 .var "force_refresh", 0 0;
v0090f108_0 .var "lcd_col", 7 0;
v0090f058_0 .net "lcd_data", 7 0, L_0090f4d0;  1 drivers
v0090e978_0 .var "lcd_page", 2 0;
v0090f160 .array "lcdrame", 0 1023, 7 0;
v0090f268 .array "lcdramo", 0 1023, 7 0;
v0090ea28_0 .var "out_data", 7 0;
v0090ebe0_0 .net "reset_in", 0 0, v0090eb88_0;  1 drivers
v0090ea80_0 .var "send_ready", 0 0;
v0090f1b8_0 .var "ss", 0 0;
v0090ead8_0 .var "state", 5 0;
v0090f2c0_0 .net "we_in", 0 0, v0090f000_0;  1 drivers
E_008c9cd0 .event posedge, v008c4470_0;
E_008c9eb0 .event edge, v0090ead8_0, v0090e978_0, v0090f058_0;
L_0090f318 .part v0090ea28_0, 7, 1;
L_0090e870 .cmp/eq 6, v0090ead8_0, L_0090f850;
L_0090ec38 .part v0090f108_0, 0, 1;
L_0090ee48 .array/port v0090f268, L_0090eef8;
L_0090eea0 .part v0090f108_0, 1, 7;
L_0090e920 .concat [ 7 3 0 0], L_0090eea0, v0090e978_0;
L_0090eef8 .concat [ 10 2 0 0], L_0090e920, L_0090f878;
L_0090f3c8 .array/port v0090f160, L_0090f688;
L_0090f5d8 .part v0090f108_0, 1, 7;
L_0090f630 .concat [ 7 3 0 0], L_0090f5d8, v0090e978_0;
L_0090f688 .concat [ 10 2 0 0], L_0090f630, L_0090f8a0;
L_0090f4d0 .functor MUXZ 8, L_0090f3c8, L_0090ee48, L_0090ec38, C4<>;
    .scope S_008cbaf8;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0090ead8_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_008cbaf8;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v008c42b8_0, 0, 5;
    %end;
    .thread T_1;
    .scope S_008cbaf8;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090f1b8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_008cbaf8;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090efa8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_008cbaf8;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090ea80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_008cbaf8;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090ed98_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_008cbaf8;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c4100_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_008cbaf8;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0090e978_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_008cbaf8;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0090f108_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_008cbaf8;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0090ea28_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_008cbaf8;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_008cbaf8;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090e9d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_008cbaf8;
T_12 ;
    %wait E_008c9eb0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %load/vec4 v0090ead8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.1 ;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.2 ;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.3 ;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.5 ;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.6 ;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.7 ;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.8 ;
    %pushi/vec4 183, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.9 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.10 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.11 ;
    %pushi/vec4 163, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.12 ;
    %pushi/vec4 233, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.13 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.14 ;
    %pushi/vec4 209, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.15 ;
    %pushi/vec4 12, 0, 5;
    %load/vec4 v0090e978_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.17 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v0090f058_0;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008c4578_0, 0, 8;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_008cbaf8;
T_13 ;
    %wait E_008c9cd0;
    %load/vec4 v0090ebe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090f1b8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090ea80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0090e978_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0090f108_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e9d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0090f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0090f0b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v008c40a8_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0090f160, 0, 4;
    %load/vec4 v0090f0b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v008c40a8_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0090f268, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090e9d0_0, 0;
T_13.2 ;
    %load/vec4 v008c4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0090ed98_0;
    %inv;
    %assign/vec4 v0090ed98_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090ed98_0, 0;
T_13.5 ;
    %load/vec4 v0090ead8_0;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %load/vec4 v0090ea80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v0090ead8_0;
    %addi 1, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090ea80_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0090e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0090e978_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0090f108_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e9d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
T_13.13 ;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0090ea80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0090ead8_0;
    %addi 1, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090ea80_0, 0;
T_13.15 ;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0090ea80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090ea80_0, 0;
    %load/vec4 v0090f108_0;
    %cmpi/e 239, 0, 8;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0090e978_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_13.21, 4;
    %pushi/vec4 47, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0090e978_0;
    %addi 1, 0, 3;
    %assign/vec4 v0090e978_0, 0;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0090ead8_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0090f108_0, 0;
T_13.22 ;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0090f108_0;
    %addi 1, 0, 8;
    %assign/vec4 v0090f108_0, 0;
T_13.20 ;
T_13.17 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v0090ea80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v008c42b8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %jmp T_13.36;
T_13.25 ;
    %load/vec4 v008c4578_0;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008c4100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090f1b8_0, 0;
    %jmp T_13.36;
T_13.27 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.28 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.29 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.30 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.31 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.32 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.33 ;
    %load/vec4 v0090ea28_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0090ea28_0, 0;
    %jmp T_13.36;
T_13.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c4100_0, 0;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090f1b8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090ea80_0, 0;
    %jmp T_13.36;
T_13.36 ;
    %pop/vec4 1;
    %load/vec4 v008c42b8_0;
    %addi 1, 0, 5;
    %assign/vec4 v008c42b8_0, 0;
T_13.23 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_008cbaf8;
T_14 ;
    %vpi_call 3 204 "$readmemh", "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/02_Components/lcdrame.hex", v0090f160 {0 0 0};
    %vpi_call 3 205 "$readmemh", "C:/02_Elektronik/041_1LF2/10_Public/06_Implementations/02_Components/lcdramo.hex", v0090f268 {0 0 0};
    %end;
    .thread T_14;
    .scope S_008c9610;
T_15 ;
    %delay 100, 0;
    %load/vec4 v0090edf0_0;
    %inv;
    %store/vec4 v0090edf0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_008c9610;
T_16 ;
    %vpi_call 2 38 "$dumpfile", "tb_llf2_alru.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090edf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090eb88_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0090eb30_0, 0, 10;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0090ec90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090f000_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0090eb88_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_dogm240.v";
    "dogm240.v";
