; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64
; XFAIL: llvm19.1

define i17 @scmpi17(i17 %0, i17 %1) {
; X64-LABEL: <scmpi17>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    shl edi, 0xf
; X64-NEXT:    sar edi, 0xf
; X64-NEXT:    shl esi, 0xf
; X64-NEXT:    sar esi, 0xf
; X64-NEXT:    cmp edi, esi
; X64-NEXT:    setl al
; X64-NEXT:    setg cl
; X64-NEXT:    sub cl, al
; X64-NEXT:    movsx rax, cl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <scmpi17>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    sbfx w0, w0, #0, #17
; ARM64-NEXT:    sbfx w1, w1, #0, #17
; ARM64-NEXT:    cmp w0, w1
; ARM64-NEXT:    cset w0, gt
; ARM64-NEXT:    csinv w0, w0, wzr, ge
; ARM64-NEXT:    sxtw x1, w0
; ARM64-NEXT:    mov w0, w1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  %res = call i17 @llvm.scmp(i17 %0, i17 %1)
  ret i17 %res
}

define i32 @scmpi32(i32 %0, i32 %1) {
; X64-LABEL: <scmpi32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    cmp edi, esi
; X64-NEXT:    setl al
; X64-NEXT:    setg cl
; X64-NEXT:    sub cl, al
; X64-NEXT:    movsx rax, cl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <scmpi32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    cmp w0, w1
; ARM64-NEXT:    cset w0, gt
; ARM64-NEXT:    csinv w0, w0, wzr, ge
; ARM64-NEXT:    sxtw x1, w0
; ARM64-NEXT:    mov w0, w1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  %res = call i32 @llvm.scmp(i32 %0, i32 %1)
  ret i32 %res
}

define i37 @scmpi37(i37 %0, i37 %1) {
; X64-LABEL: <scmpi37>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    shl rdi, 0x1b
; X64-NEXT:    sar rdi, 0x1b
; X64-NEXT:    shl rsi, 0x1b
; X64-NEXT:    sar rsi, 0x1b
; X64-NEXT:    cmp rdi, rsi
; X64-NEXT:    setl al
; X64-NEXT:    setg cl
; X64-NEXT:    sub cl, al
; X64-NEXT:    movsx rax, cl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <scmpi37>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    sbfx x0, x0, #0, #37
; ARM64-NEXT:    sbfx x1, x1, #0, #37
; ARM64-NEXT:    cmp x0, x1
; ARM64-NEXT:    cset w0, gt
; ARM64-NEXT:    csinv w0, w0, wzr, ge
; ARM64-NEXT:    sxtw x1, w0
; ARM64-NEXT:    mov x0, x1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  %res = call i37 @llvm.scmp(i37 %0, i37 %1)
  ret i37 %res
}

define i64 @scmpi64(i64 %0, i64 %1) {
; X64-LABEL: <scmpi64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    cmp rdi, rsi
; X64-NEXT:    setl al
; X64-NEXT:    setg cl
; X64-NEXT:    sub cl, al
; X64-NEXT:    movsx rax, cl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <scmpi64>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    cmp x0, x1
; ARM64-NEXT:    cset w0, gt
; ARM64-NEXT:    csinv w0, w0, wzr, ge
; ARM64-NEXT:    sxtw x1, w0
; ARM64-NEXT:    mov x0, x1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  %res = call i64 @llvm.scmp(i64 %0, i64 %1)
  ret i64 %res
}

define i32 @scmpi64_32(i64 %0, i64 %1) {
; X64-LABEL: <scmpi64_32>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x30
; X64-NEXT:    cmp rdi, rsi
; X64-NEXT:    setl al
; X64-NEXT:    setg cl
; X64-NEXT:    sub cl, al
; X64-NEXT:    movsx rax, cl
; X64-NEXT:    add rsp, 0x30
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <scmpi64_32>:
; ARM64:         sub sp, sp, #0xa0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    cmp x0, x1
; ARM64-NEXT:    cset w0, gt
; ARM64-NEXT:    csinv w0, w0, wzr, ge
; ARM64-NEXT:    sxtw x1, w0
; ARM64-NEXT:    mov w0, w1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xa0
; ARM64-NEXT:    ret
  %res = call i32 @llvm.scmp(i64 %0, i64 %1)
  ret i32 %res
}
