Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Mon Feb 11 21:31:55 2019
| Host         : sieber running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.151      -73.449                     12                  250        0.148        0.000                      0                  250        4.500        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.151      -73.449                     12                  250        0.148        0.000                      0                  250        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -8.151ns,  Total Violation      -73.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.151ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.176ns  (logic 10.687ns (58.797%)  route 7.489ns (41.203%))
  Logic Levels:           35  (CARRY4=23 LUT1=1 LUT2=1 LUT3=7 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.230 f  int_tx/aux0__290_carry/O[2]
                         net (fo=2, routed)           0.658    21.887    int_tx/aux0__290_carry_n_5
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.302    22.189 r  int_tx/aux[7]_i_11/O
                         net (fo=4, routed)           0.596    22.785    int_tx/aux[7]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  int_tx/aux[7]_i_6/O
                         net (fo=1, routed)           0.295    23.204    int_tx/aux[7]_i_6_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124    23.328 r  int_tx/aux[7]_i_3/O
                         net (fo=1, routed)           0.000    23.328    int_tx/aux[7]_i_3_n_0
    SLICE_X6Y46          FDRE                                         r  int_tx/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517    14.858    int_tx/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  int_tx/aux_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.081    15.177    int_tx/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -23.328    
  -------------------------------------------------------------------
                         slack                                 -8.151    

Slack (VIOLATED) :        -8.021ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.995ns  (logic 10.687ns (59.387%)  route 7.308ns (40.613%))
  Logic Levels:           35  (CARRY4=23 LUT1=1 LUT2=1 LUT3=7 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.230 f  int_tx/aux0__290_carry/O[2]
                         net (fo=2, routed)           0.658    21.887    int_tx/aux0__290_carry_n_5
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.302    22.189 r  int_tx/aux[7]_i_11/O
                         net (fo=4, routed)           0.559    22.748    int_tx/aux[7]_i_11_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    22.872 f  int_tx/aux[4]_i_3/O
                         net (fo=1, routed)           0.151    23.024    int_tx/aux[4]_i_3_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    23.148 r  int_tx/aux[4]_i_1/O
                         net (fo=1, routed)           0.000    23.148    int_tx/aux[4]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  int_tx/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517    14.858    int_tx/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  int_tx/aux_reg[4]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.031    15.127    int_tx/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -23.148    
  -------------------------------------------------------------------
                         slack                                 -8.021    

Slack (VIOLATED) :        -7.906ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.928ns  (logic 10.687ns (59.611%)  route 7.241ns (40.389%))
  Logic Levels:           35  (CARRY4=23 LUT1=1 LUT2=1 LUT3=8 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.230 f  int_tx/aux0__290_carry/O[2]
                         net (fo=2, routed)           0.658    21.887    int_tx/aux0__290_carry_n_5
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.302    22.189 r  int_tx/aux[7]_i_11/O
                         net (fo=4, routed)           0.337    22.526    int_tx/aux[7]_i_11_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.124    22.650 r  int_tx/aux[5]_i_4/O
                         net (fo=1, routed)           0.306    22.956    int_tx/aux[5]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    23.080 r  int_tx/aux[5]_i_1/O
                         net (fo=1, routed)           0.000    23.080    int_tx/aux[5]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  int_tx/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.518    14.859    int_tx/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  int_tx/aux_reg[5]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    15.174    int_tx/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -23.080    
  -------------------------------------------------------------------
                         slack                                 -7.906    

Slack (VIOLATED) :        -7.889ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.915ns  (logic 10.687ns (59.655%)  route 7.228ns (40.345%))
  Logic Levels:           35  (CARRY4=23 LUT1=1 LUT2=1 LUT3=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    21.230 f  int_tx/aux0__290_carry/O[2]
                         net (fo=2, routed)           0.658    21.887    int_tx/aux0__290_carry_n_5
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.302    22.189 r  int_tx/aux[7]_i_11/O
                         net (fo=4, routed)           0.468    22.657    int_tx/aux[7]_i_11_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    22.781 r  int_tx/aux[6]_i_4/O
                         net (fo=1, routed)           0.162    22.943    int_tx/aux[6]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    23.067 r  int_tx/aux[6]_i_1__0/O
                         net (fo=1, routed)           0.000    23.067    int_tx/aux[6]_i_1__0_n_0
    SLICE_X6Y47          FDRE                                         r  int_tx/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.518    14.859    int_tx/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  int_tx/aux_reg[6]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.081    15.178    int_tx/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -23.067    
  -------------------------------------------------------------------
                         slack                                 -7.889    

Slack (VIOLATED) :        -7.655ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.600ns  (logic 10.901ns (61.937%)  route 6.699ns (38.063%))
  Logic Levels:           36  (CARRY4=25 LUT1=1 LUT2=1 LUT3=8 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.215 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    21.215    int_tx/aux0__290_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.329    int_tx/aux0__290_carry__0_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.369    21.926    int_tx/aux0__290_carry__1_n_1
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.313    22.239 r  int_tx/aux[1]_i_3/O
                         net (fo=1, routed)           0.389    22.628    int_tx/aux[1]_i_3_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    22.752 r  int_tx/aux[1]_i_1/O
                         net (fo=1, routed)           0.000    22.752    int_tx/aux[1]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  int_tx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.450    14.791    int_tx/clk_IBUF_BUFG
    SLICE_X8Y46          FDRE                                         r  int_tx/aux_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.081    15.097    int_tx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 -7.655    

Slack (VIOLATED) :        -7.529ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.503ns  (logic 10.901ns (62.279%)  route 6.602ns (37.721%))
  Logic Levels:           36  (CARRY4=25 LUT1=1 LUT2=1 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.215 r  int_tx/aux0__290_carry/CO[3]
                         net (fo=1, routed)           0.000    21.215    int_tx/aux0__290_carry_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  int_tx/aux0__290_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.329    int_tx/aux0__290_carry__0_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.557 r  int_tx/aux0__290_carry__1/CO[2]
                         net (fo=7, routed)           0.511    22.067    int_tx/aux0__290_carry__1_n_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.313    22.380 f  int_tx/aux[3]_i_4/O
                         net (fo=1, routed)           0.151    22.532    int_rx/div_reg[4]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.124    22.656 r  int_rx/aux[3]_i_1__0/O
                         net (fo=1, routed)           0.000    22.656    int_tx/op_reg[5]_0
    SLICE_X7Y44          FDRE                                         r  int_tx/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517    14.858    int_tx/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  int_tx/aux_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.031    15.127    int_tx/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -22.656    
  -------------------------------------------------------------------
                         slack                                 -7.529    

Slack (VIOLATED) :        -7.102ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.122ns  (logic 10.260ns (59.922%)  route 6.862ns (40.078%))
  Logic Levels:           34  (CARRY4=23 LUT1=1 LUT2=2 LUT3=7 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          0.435     6.105    int_tx/div_reg_n_0_[2]
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  int_tx/aux[5]_i_10/O
                         net (fo=1, routed)           0.000     6.229    int_tx/aux[5]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  int_tx/aux_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.779    int_tx/aux_reg[5]_i_3_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  int_tx/aux_reg[6]_i_3/O[1]
                         net (fo=10, routed)          0.613     7.727    int_tx/aux_reg[6]_i_3_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.303     8.030 r  int_tx/aux0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.030    int_tx/aux0_carry__0_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.431 r  int_tx/aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    int_tx/aux0_carry__0_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  int_tx/aux0_carry__1/CO[3]
                         net (fo=13, routed)          0.989     9.534    int_tx/aux0_carry__1_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  int_tx/aux0__32_carry_i_4/O
                         net (fo=1, routed)           0.000     9.658    int_tx/aux0__32_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.171 r  int_tx/aux0__32_carry/CO[3]
                         net (fo=1, routed)           0.000    10.171    int_tx/aux0__32_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.288 r  int_tx/aux0__32_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.288    int_tx/aux0__32_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.517 r  int_tx/aux0__32_carry__1/CO[2]
                         net (fo=13, routed)          0.786    11.303    int_tx/aux0__32_carry__1_n_1
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.310    11.613 r  int_tx/aux0__75_carry_i_5/O
                         net (fo=1, routed)           0.000    11.613    int_tx/aux0__75_carry_i_5_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.145 r  int_tx/aux0__75_carry/CO[3]
                         net (fo=1, routed)           0.000    12.145    int_tx/aux0__75_carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  int_tx/aux0__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.259    int_tx/aux0__75_carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.487 r  int_tx/aux0__75_carry__1/CO[2]
                         net (fo=13, routed)          0.656    13.143    int_tx/aux0__75_carry__1_n_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.313    13.456 r  int_tx/aux0__118_carry_i_5/O
                         net (fo=1, routed)           0.000    13.456    int_tx/aux0__118_carry_i_5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.988 r  int_tx/aux0__118_carry/CO[3]
                         net (fo=1, routed)           0.000    13.988    int_tx/aux0__118_carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  int_tx/aux0__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.102    int_tx/aux0__118_carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.330 r  int_tx/aux0__118_carry__1/CO[2]
                         net (fo=13, routed)          0.775    15.105    int_tx/aux0__118_carry__1_n_1
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.313    15.418 r  int_tx/aux0__161_carry_i_4/O
                         net (fo=1, routed)           0.000    15.418    int_tx/aux0__161_carry_i_4_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.968 r  int_tx/aux0__161_carry/CO[3]
                         net (fo=1, routed)           0.000    15.968    int_tx/aux0__161_carry_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.082 r  int_tx/aux0__161_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.082    int_tx/aux0__161_carry__0_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.310 r  int_tx/aux0__161_carry__1/CO[2]
                         net (fo=13, routed)          0.520    16.830    int_tx/aux0__161_carry__1_n_1
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.313    17.143 r  int_tx/aux0__204_carry_i_4/O
                         net (fo=1, routed)           0.000    17.143    int_tx/aux0__204_carry_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.693 r  int_tx/aux0__204_carry/CO[3]
                         net (fo=1, routed)           0.000    17.693    int_tx/aux0__204_carry_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  int_tx/aux0__204_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.807    int_tx/aux0__204_carry__0_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.035 r  int_tx/aux0__204_carry__1/CO[2]
                         net (fo=13, routed)          0.608    18.644    int_tx/aux0__204_carry__1_n_1
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.313    18.957 r  int_tx/aux0__247_carry_i_5/O
                         net (fo=1, routed)           0.000    18.957    int_tx/aux0__247_carry_i_5_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.470 r  int_tx/aux0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    19.470    int_tx/aux0__247_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.587 r  int_tx/aux0__247_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.587    int_tx/aux0__247_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.816 r  int_tx/aux0__247_carry__1/CO[2]
                         net (fo=13, routed)          0.557    20.373    int_tx/aux0__247_carry__1_n_1
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.310    20.683 r  int_tx/aux0__290_carry_i_5/O
                         net (fo=1, routed)           0.000    20.683    int_tx/aux0__290_carry_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.930 f  int_tx/aux0__290_carry/O[0]
                         net (fo=4, routed)           0.506    21.435    int_tx/aux0__290_carry_n_7
    SLICE_X6Y47          LUT2 (Prop_lut2_I1_O)        0.299    21.734 r  int_tx/aux[2]_i_3/O
                         net (fo=1, routed)           0.416    22.151    int_tx/aux[2]_i_3_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124    22.275 r  int_tx/aux[2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.275    int_tx/aux[2]_i_1__0_n_0
    SLICE_X6Y46          FDRE                                         r  int_tx/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.517    14.858    int_tx/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  int_tx/aux_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.077    15.173    int_tx/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -22.275    
  -------------------------------------------------------------------
                         slack                                 -7.102    

Slack (VIOLATED) :        -5.530ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.502ns  (logic 8.533ns (55.046%)  route 6.969ns (44.954%))
  Logic Levels:           25  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          1.024     6.695    int_tx/div_reg_n_0_[2]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.819 f  int_tx/dig[7]_i_4/O
                         net (fo=5, routed)           0.174     6.993    int_tx/dig[7]_i_4_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  int_tx/dig[7]_i_3/O
                         net (fo=14, routed)          1.003     8.119    int_tx/dig[7]_i_3_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.154     8.273 r  int_tx/state_reg2__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.273    int_tx/state_reg2__5_carry__0_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     8.626 r  int_tx/state_reg2__5_carry__0/CO[3]
                         net (fo=12, routed)          0.920     9.546    int_tx/state_reg2__5_carry__0_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.141 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.141    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.539 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=12, routed)          0.578    11.117    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.940 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.940    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.054    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.347 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=12, routed)          0.534    12.881    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.373    13.254 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.254    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.787    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.904    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.185 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=12, routed)          0.552    14.737    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X3Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.560 r  int_tx/state_reg2__179_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.560    int_tx/state_reg2__179_carry_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.674 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.674    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.967 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=12, routed)          0.776    16.743    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.572 r  int_tx/state_reg2__179_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.572    int_tx/state_reg2__179_carry_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  int_tx/state_reg2__179_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.686    int_tx/state_reg2__179_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.979 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=12, routed)          0.643    18.622    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.373    18.995 r  int_tx/state_reg2__179_carry_i_5/O
                         net (fo=1, routed)           0.000    18.995    int_tx/state_reg2__179_carry_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.527 r  int_tx/state_reg2__179_carry/CO[3]
                         net (fo=1, routed)           0.000    19.527    int_tx/state_reg2__179_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.641 r  int_tx/state_reg2__179_carry__0/CO[3]
                         net (fo=2, routed)           0.600    20.240    int_tx/state_reg2__179_carry__0_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I1_O)        0.124    20.364 f  int_tx/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.166    20.530    int_tx/state_reg[1]_i_2_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.124    20.654 r  int_tx/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.654    int_tx/state_reg[1]_i_1_n_0
    SLICE_X5Y42          FDPE                                         r  int_tx/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.516    14.857    int_tx/clk_IBUF_BUFG
    SLICE_X5Y42          FDPE                                         r  int_tx/state_reg_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y42          FDPE (Setup_fdpe_C_D)        0.029    15.124    int_tx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                 -5.530    

Slack (VIOLATED) :        -5.525ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.499ns  (logic 8.533ns (55.056%)  route 6.966ns (44.944%))
  Logic Levels:           25  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          1.024     6.695    int_tx/div_reg_n_0_[2]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.819 f  int_tx/dig[7]_i_4/O
                         net (fo=5, routed)           0.174     6.993    int_tx/dig[7]_i_4_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  int_tx/dig[7]_i_3/O
                         net (fo=14, routed)          1.003     8.119    int_tx/dig[7]_i_3_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.154     8.273 r  int_tx/state_reg2__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.273    int_tx/state_reg2__5_carry__0_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     8.626 r  int_tx/state_reg2__5_carry__0/CO[3]
                         net (fo=12, routed)          0.920     9.546    int_tx/state_reg2__5_carry__0_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.141 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.141    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.539 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=12, routed)          0.578    11.117    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.940 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.940    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.054    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.347 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=12, routed)          0.534    12.881    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.373    13.254 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.254    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.787    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.904    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.185 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=12, routed)          0.552    14.737    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X3Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.560 r  int_tx/state_reg2__179_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.560    int_tx/state_reg2__179_carry_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.674 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.674    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.967 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=12, routed)          0.776    16.743    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.572 r  int_tx/state_reg2__179_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.572    int_tx/state_reg2__179_carry_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  int_tx/state_reg2__179_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.686    int_tx/state_reg2__179_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.979 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=12, routed)          0.643    18.622    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.373    18.995 r  int_tx/state_reg2__179_carry_i_5/O
                         net (fo=1, routed)           0.000    18.995    int_tx/state_reg2__179_carry_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.527 r  int_tx/state_reg2__179_carry/CO[3]
                         net (fo=1, routed)           0.000    19.527    int_tx/state_reg2__179_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.641 f  int_tx/state_reg2__179_carry__0/CO[3]
                         net (fo=2, routed)           0.600    20.240    int_tx/state_reg2__179_carry__0_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I1_O)        0.124    20.364 r  int_tx/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.163    20.527    int_tx/state_reg[1]_i_2_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124    20.651 r  int_tx/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.651    int_tx/state_reg[0]_i_1_n_0
    SLICE_X5Y42          FDPE                                         r  int_tx/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.516    14.857    int_tx/clk_IBUF_BUFG
    SLICE_X5Y42          FDPE                                         r  int_tx/state_reg_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y42          FDPE (Setup_fdpe_C_D)        0.031    15.126    int_tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -20.651    
  -------------------------------------------------------------------
                         slack                                 -5.525    

Slack (VIOLATED) :        -4.408ns  (required time - arrival time)
  Source:                 int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_tx/dig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 8.285ns (57.183%)  route 6.204ns (42.817%))
  Logic Levels:           23  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.631     5.152    int_tx/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  int_tx/div_reg[2]/Q
                         net (fo=16, routed)          1.024     6.695    int_tx/div_reg_n_0_[2]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.124     6.819 f  int_tx/dig[7]_i_4/O
                         net (fo=5, routed)           0.174     6.993    int_tx/dig[7]_i_4_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  int_tx/dig[7]_i_3/O
                         net (fo=14, routed)          1.003     8.119    int_tx/dig[7]_i_3_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.154     8.273 r  int_tx/state_reg2__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.273    int_tx/state_reg2__5_carry__0_i_2_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     8.626 r  int_tx/state_reg2__5_carry__0/CO[3]
                         net (fo=12, routed)          0.920     9.546    int_tx/state_reg2__5_carry__0_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.141 r  int_tx/dig_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.141    int_tx/dig_reg[5]_i_4_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  int_tx/dig_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.258    int_tx/dig_reg[5]_i_2_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    10.539 r  int_tx/dig_reg[5]_i_1/CO[0]
                         net (fo=12, routed)          0.578    11.117    int_tx/dig_reg[5]_i_1_n_3
    SLICE_X1Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.940 r  int_tx/dig_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.940    int_tx/dig_reg[4]_i_4_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  int_tx/dig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.054    int_tx/dig_reg[4]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    12.347 r  int_tx/dig_reg[4]_i_1/CO[0]
                         net (fo=12, routed)          0.534    12.881    int_tx/dig_reg[4]_i_1_n_3
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.373    13.254 r  int_tx/dig[3]_i_11/O
                         net (fo=1, routed)           0.000    13.254    int_tx/dig[3]_i_11_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  int_tx/dig_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.787    int_tx/dig_reg[3]_i_4_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  int_tx/dig_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.904    int_tx/dig_reg[3]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.185 r  int_tx/dig_reg[3]_i_1/CO[0]
                         net (fo=12, routed)          0.552    14.737    int_tx/dig_reg[3]_i_1_n_3
    SLICE_X3Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.560 r  int_tx/state_reg2__179_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.560    int_tx/state_reg2__179_carry_i_6_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.674 r  int_tx/dig_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.674    int_tx/dig_reg[2]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    15.967 r  int_tx/dig_reg[2]_i_1/CO[0]
                         net (fo=12, routed)          0.776    16.743    int_tx/dig_reg[2]_i_1_n_3
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.572 r  int_tx/state_reg2__179_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.572    int_tx/state_reg2__179_carry_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  int_tx/state_reg2__179_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.686    int_tx/state_reg2__179_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.979 r  int_tx/dig_reg[1]_i_1/CO[0]
                         net (fo=12, routed)          0.643    18.622    int_tx/dig_reg[1]_i_1_n_3
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.373    18.995 r  int_tx/state_reg2__179_carry_i_5/O
                         net (fo=1, routed)           0.000    18.995    int_tx/state_reg2__179_carry_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.527 r  int_tx/state_reg2__179_carry/CO[3]
                         net (fo=1, routed)           0.000    19.527    int_tx/state_reg2__179_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.641 r  int_tx/state_reg2__179_carry__0/CO[3]
                         net (fo=2, routed)           0.000    19.641    int_tx/state_reg2__179_carry__0_n_0
    SLICE_X5Y41          FDRE                                         r  int_tx/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.516    14.857    int_tx/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  int_tx/dig_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)        0.138    15.233    int_tx/dig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -19.641    
  -------------------------------------------------------------------
                         slack                                 -4.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.446    br_g/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.096     1.683    br_g/ciclos[0]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.728    br_g/data0[5]
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.959    br_g/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.121     1.580    br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 int_rx/aux1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/aux2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.595     1.478    int_rx/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  int_rx/aux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  int_rx/aux1_reg[1]/Q
                         net (fo=3, routed)           0.105     1.747    int_rx/aux1[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.048     1.795 r  int_rx/aux2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    int_rx/aux2[1]_i_1_n_0
    SLICE_X3Y46          FDCE                                         r  int_rx/aux2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.866     1.993    int_rx/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  int_rx/aux2_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.107     1.598    int_rx/aux2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 int_rx/second_op_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.478%)  route 0.122ns (39.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.596     1.479    int_rx/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  int_rx/second_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  int_rx/second_op_reg[5]/Q
                         net (fo=6, routed)           0.122     1.742    int_rx/b[5]
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.045     1.787 r  int_rx/show_aux[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    int_rx_n_22
    SLICE_X3Y45          FDRE                                         r  show_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  show_aux_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092     1.586    show_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rx_mod/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/aux_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.594     1.477    rx_mod/clk_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  rx_mod/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  rx_mod/b_reg_reg[5]/Q
                         net (fo=4, routed)           0.133     1.774    int_rx/b_reg_reg[7][0]
    SLICE_X7Y49          FDPE                                         r  int_rx/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.865     1.992    int_rx/clk_IBUF_BUFG
    SLICE_X7Y49          FDPE                                         r  int_rx/aux_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X7Y49          FDPE (Hold_fdpe_C_D)         0.070     1.563    int_rx/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tx_mod/n_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    tx_mod/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  tx_mod/n_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  tx_mod/n_reg_reg[2]/Q
                         net (fo=2, routed)           0.126     1.738    tx_mod/n_reg_reg_n_0_[2]
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    tx_mod/n_reg[2]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.835     1.962    tx_mod/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  tx_mod/n_reg_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 int_rx/aux_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_rx/op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.866%)  route 0.118ns (36.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.594     1.477    int_rx/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  int_rx/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  int_rx/aux_reg[6]/Q
                         net (fo=10, routed)          0.118     1.759    int_rx/aux[6]
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  int_rx/op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    int_rx/op[0]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  int_rx/op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.865     1.992    int_rx/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  int_rx/op_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.091     1.584    int_rx/op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_g/ciclos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.477%)  route 0.137ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.446    br_g/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  br_g/ciclos_reg[5]/Q
                         net (fo=3, routed)           0.137     1.747    br_g/ciclos[5]
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  br_g/ciclos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    br_g/data0[6]
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.959    br_g/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.121     1.567    br_g/ciclos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_g/ciclos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.187ns (50.362%)  route 0.184ns (49.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.446    br_g/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.184     1.771    br_g/ciclos[0]
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.046     1.817 r  br_g/ciclos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    br_g/data0[4]
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.959    br_g/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  br_g/ciclos_reg[4]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.131     1.590    br_g/ciclos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    tx_mod/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  tx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  tx_mod/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.127     1.739    tx_mod/s_reg[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  tx_mod/s_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    tx_mod/s_reg[1]_i_1__0_n_0
    SLICE_X13Y41         FDCE                                         r  tx_mod/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.835     1.962    tx_mod/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  tx_mod/s_reg_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091     1.552    tx_mod/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tx_mod/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_mod/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    tx_mod/clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  tx_mod/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  tx_mod/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.128     1.740    tx_mod/s_reg[0]
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  tx_mod/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    tx_mod/s_reg[2]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  tx_mod/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.835     1.962    tx_mod/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  tx_mod/s_reg_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092     1.553    tx_mod/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y46    int_rx/aux2_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    int_rx/aux_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    int_rx/aux_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y46    int_rx/first_op_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    int_rx/first_op_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    int_rx/first_op_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    int_rx/first_op_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    int_rx/first_op_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47    int_rx/first_op_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   br_g/ciclos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   br_g/ciclos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   br_g/ciclos_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    int_rx/first_op_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    int_rx/first_op_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    int_rx/aux2_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    int_rx/first_op_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    int_tx/dig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    int_tx/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    show_aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    show_aux_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   tx_mod/s_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   tx_mod/s_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   tx_mod/s_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   tx_mod/tx_reg_reg/C



