Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
WARNING:HDLParsers:3350 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" Line 112. Null range: -1 downto 0
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Entity <ov7670_registers> compiled.
Entity <ov7670_registers> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 307200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 307200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 20


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20
    Set user-defined property "IOB =  TRUE" for signal <ov7670_vsync1> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_vsync2> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_vsync3> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_vsync4> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_href1> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_href2> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_href3> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_href4> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_data1> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_data2> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_data3> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <ov7670_data4> in unit <Top>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 251: Instantiating black box module <frame_buffer>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  32" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  32" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_vga> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  41.6670000000000016" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  41.6670000000000016" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_pclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk2_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk2_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk2_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk2_bufa> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  41.6670000000000016" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_pclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk3_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk3_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk3_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk3_bufa> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  41.6670000000000016" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_pclk4> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk4_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk4_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk4_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk4_bufa> in unit <Top>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	PIXELS = 307200
INFO:Xst:1561 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 77: Mux is complete : default of case is discarded
WARNING:Xst:2096 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 112: Use of null array slice on signal <href_last> is not supported.
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	PIXELS = 307200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 20
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
WARNING:Xst:646 - Signal <d_latch<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <address>.
    Found 19-bit adder for signal <address$addsub0000> created at line 65.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 1-bit register for signal <href_last<0>>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <row<0>>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found 19-bit register for signal <addr>.
    Found 19-bit adder for signal <addr$addsub0000> created at line 34.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
    Found 8-bit register for signal <RGB_out>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 8-bit register for signal <d3>.
    Found 8-bit register for signal <d4>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <v120> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ph> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <display_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkdv_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activeh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0000> created at line 302.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0001> created at line 302.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 71.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 71.
    Found 10-bit up counter for signal <hcnt>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 83.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 83.
    Found 10-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 58x16-bit ROM for signal <cmd_reg$rom0000> created at line 105.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 20-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
WARNING:Xst:647 - Input <ov7670_data2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_data3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_data4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wren4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_d4<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rd_d3<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rd_d2<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <rd_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ov7670_pclk4buf1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ov7670_pclk3buf1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ov7670_pclk2buf1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1011 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clkcambuf                 (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <resetdcm>.
    Found 1-bit register for signal <resetdcm1>.
    Found 1-bit register for signal <send>.
    Found 20-bit register for signal <w4dcmcnt>.
    Found 20-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 58x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 19-bit adder                                          : 2
 20-bit adder                                          : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 31
 1-bit register                                        : 17
 13-bit register                                       : 1
 16-bit register                                       : 2
 19-bit register                                       : 2
 20-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 6
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
 0101  | unreached
 0110  | unreached
 0111  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1011  | unreached
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
INFO:Xst:2261 - The FF/Latch <d1_0> in Unit <inst_imagegen> is equivalent to the following 4 FFs/Latches, which will be removed : <d1_2> <d1_3> <d1_5> <d1_6> 
INFO:Xst:2261 - The FF/Latch <d1_1> in Unit <inst_imagegen> is equivalent to the following 2 FFs/Latches, which will be removed : <d1_4> <d1_7> 
WARNING:Xst:1710 - FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d1_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <ov7670_capture>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 58x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 19-bit adder                                          : 2
 20-bit adder                                          : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 211
 Flip-Flops                                            : 211
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d4_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <camera4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <d1_1> in Unit <vga_imagegenerator> is equivalent to the following 2 FFs/Latches, which will be removed : <d1_4> <d1_7> 
INFO:Xst:2261 - The FF/Latch <d2_1> in Unit <vga_imagegenerator> is equivalent to the following 2 FFs/Latches, which will be removed : <d2_4> <d2_7> 
INFO:Xst:2261 - The FF/Latch <d3_1> in Unit <vga_imagegenerator> is equivalent to the following 2 FFs/Latches, which will be removed : <d3_4> <d3_7> 
INFO:Xst:2261 - The FF/Latch <d4_1> in Unit <vga_imagegenerator> is equivalent to the following 2 FFs/Latches, which will be removed : <d4_4> <d4_7> 
INFO:Xst:2261 - The FF/Latch <RGB_out_1> in Unit <vga_imagegenerator> is equivalent to the following 2 FFs/Latches, which will be removed : <RGB_out_4> <RGB_out_7> 
INFO:Xst:2261 - The FF/Latch <inst_imagegen/d4_1> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imagegen/d3_1> <inst_imagegen/d2_1> 
WARNING:Xst:1710 - FF/Latch <inst_imagegen/d4_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_vga in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_cam in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_pclk1 in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_pclk2 in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_pclk3 in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_pclk4 in unit Top of type DCM has been replaced by DCM_SP
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.
INFO:Xst:2261 - The FF/Latch <SCCB/data_sr_1> in Unit <Top> is equivalent to the following 26 FFs/Latches, which will be removed : <SCCB/busy_sr_28_BRB0> <SCCB/busy_sr_27_BRB0> <SCCB/busy_sr_26_BRB0> <SCCB/busy_sr_25_BRB0> <SCCB/busy_sr_24_BRB0> <SCCB/busy_sr_23_BRB0> <SCCB/busy_sr_22_BRB0> <SCCB/busy_sr_21_BRB0> <SCCB/busy_sr_20_BRB0> <SCCB/busy_sr_19_BRB0> <SCCB/busy_sr_18_BRB0> <SCCB/busy_sr_17_BRB0> <SCCB/busy_sr_16_BRB0> <SCCB/busy_sr_15_BRB0> <SCCB/busy_sr_14_BRB0> <SCCB/busy_sr_13_BRB0> <SCCB/busy_sr_12_BRB0> <SCCB/busy_sr_11_BRB0> <SCCB/busy_sr_10_BRB0> <SCCB/busy_sr_9_BRB0> <SCCB/busy_sr_8_BRB0> <SCCB/busy_sr_7_BRB0> <SCCB/busy_sr_6_BRB0> <SCCB/busy_sr_5_BRB0> <SCCB/busy_sr_4_BRB0> <SCCB/busy_sr_3_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <Top> :
	Register(s) SCCB/busy_sr_10 has(ve) been backward balanced into : SCCB/busy_sr_10_BRB1 .
	Register(s) SCCB/busy_sr_11 has(ve) been backward balanced into : SCCB/busy_sr_11_BRB2.
	Register(s) SCCB/busy_sr_12 has(ve) been backward balanced into : SCCB/busy_sr_12_BRB2.
	Register(s) SCCB/busy_sr_13 has(ve) been backward balanced into : SCCB/busy_sr_13_BRB2.
	Register(s) SCCB/busy_sr_14 has(ve) been backward balanced into : SCCB/busy_sr_14_BRB2.
	Register(s) SCCB/busy_sr_15 has(ve) been backward balanced into : SCCB/busy_sr_15_BRB2.
	Register(s) SCCB/busy_sr_16 has(ve) been backward balanced into : SCCB/busy_sr_16_BRB2.
	Register(s) SCCB/busy_sr_17 has(ve) been backward balanced into : SCCB/busy_sr_17_BRB2.
	Register(s) SCCB/busy_sr_18 has(ve) been backward balanced into : SCCB/busy_sr_18_BRB2.
	Register(s) SCCB/busy_sr_19 has(ve) been backward balanced into : SCCB/busy_sr_19_BRB2.
	Register(s) SCCB/busy_sr_20 has(ve) been backward balanced into : SCCB/busy_sr_20_BRB2.
	Register(s) SCCB/busy_sr_21 has(ve) been backward balanced into : SCCB/busy_sr_21_BRB2.
	Register(s) SCCB/busy_sr_22 has(ve) been backward balanced into : SCCB/busy_sr_22_BRB2.
	Register(s) SCCB/busy_sr_23 has(ve) been backward balanced into : SCCB/busy_sr_23_BRB2.
	Register(s) SCCB/busy_sr_24 has(ve) been backward balanced into : SCCB/busy_sr_24_BRB2.
	Register(s) SCCB/busy_sr_25 has(ve) been backward balanced into : SCCB/busy_sr_25_BRB2.
	Register(s) SCCB/busy_sr_26 has(ve) been backward balanced into : SCCB/busy_sr_26_BRB2.
	Register(s) SCCB/busy_sr_27 has(ve) been backward balanced into : SCCB/busy_sr_27_BRB2.
	Register(s) SCCB/busy_sr_28 has(ve) been backward balanced into : SCCB/busy_sr_28_BRB2.
	Register(s) SCCB/busy_sr_3 has(ve) been backward balanced into : SCCB/busy_sr_3_BRB2.
	Register(s) SCCB/busy_sr_4 has(ve) been backward balanced into : SCCB/busy_sr_4_BRB1 .
	Register(s) SCCB/busy_sr_5 has(ve) been backward balanced into : SCCB/busy_sr_5_BRB1 .
	Register(s) SCCB/busy_sr_6 has(ve) been backward balanced into : SCCB/busy_sr_6_BRB1 .
	Register(s) SCCB/busy_sr_7 has(ve) been backward balanced into : SCCB/busy_sr_7_BRB1 .
	Register(s) SCCB/busy_sr_8 has(ve) been backward balanced into : SCCB/busy_sr_8_BRB1 .
	Register(s) SCCB/busy_sr_9 has(ve) been backward balanced into : SCCB/busy_sr_9_BRB1 .
	Register(s) SCCB/counter_15 has(ve) been backward balanced into : SCCB/counter_15_BRB1.
	Register(s) SCCB/counter_16 has(ve) been backward balanced into : SCCB/counter_16_BRB1.
	Register(s) SCCB/counter_17 has(ve) been backward balanced into : SCCB/counter_17_BRB1.
	Register(s) SCCB/counter_18 has(ve) been backward balanced into : SCCB/counter_18_BRB1.
	Register(s) SCCB/counter_19 has(ve) been backward balanced into : SCCB/counter_19_BRB0 SCCB/counter_19_BRB1.
	Register(s) SCCB/data_sr_10 has(ve) been backward balanced into : SCCB/data_sr_10_BRB1 SCCB/data_sr_10_BRB2.
	Register(s) SCCB/data_sr_11 has(ve) been backward balanced into : SCCB/data_sr_11_BRB1 .
	Register(s) SCCB/data_sr_12 has(ve) been backward balanced into : SCCB/data_sr_12_BRB1 SCCB/data_sr_12_BRB2.
	Register(s) SCCB/data_sr_13 has(ve) been backward balanced into : SCCB/data_sr_13_BRB1 SCCB/data_sr_13_BRB2.
	Register(s) SCCB/data_sr_14 has(ve) been backward balanced into : SCCB/data_sr_14_BRB1 SCCB/data_sr_14_BRB2.
	Register(s) SCCB/data_sr_15 has(ve) been backward balanced into : SCCB/data_sr_15_BRB1 SCCB/data_sr_15_BRB2.
	Register(s) SCCB/data_sr_16 has(ve) been backward balanced into : SCCB/data_sr_16_BRB1 SCCB/data_sr_16_BRB2.
	Register(s) SCCB/data_sr_17 has(ve) been backward balanced into : SCCB/data_sr_17_BRB1 SCCB/data_sr_17_BRB2.
	Register(s) SCCB/data_sr_18 has(ve) been backward balanced into : SCCB/data_sr_18_BRB1 SCCB/data_sr_18_BRB2.
	Register(s) SCCB/data_sr_19 has(ve) been backward balanced into : SCCB/data_sr_19_BRB1 SCCB/data_sr_19_BRB2.
	Register(s) SCCB/data_sr_2 has(ve) been backward balanced into : SCCB/data_sr_2_BRB1 .
	Register(s) SCCB/data_sr_20 has(ve) been backward balanced into : SCCB/data_sr_20_BRB1 .
	Register(s) SCCB/data_sr_21 has(ve) been backward balanced into : SCCB/data_sr_21_BRB1 .
	Register(s) SCCB/data_sr_22 has(ve) been backward balanced into : SCCB/data_sr_22_BRB1.
	Register(s) SCCB/data_sr_23 has(ve) been backward balanced into : SCCB/data_sr_23_BRB1 .
	Register(s) SCCB/data_sr_24 has(ve) been backward balanced into : SCCB/data_sr_24_BRB1 .
	Register(s) SCCB/data_sr_25 has(ve) been backward balanced into : SCCB/data_sr_25_BRB1 .
	Register(s) SCCB/data_sr_26 has(ve) been backward balanced into : SCCB/data_sr_26_BRB1 .
	Register(s) SCCB/data_sr_27 has(ve) been backward balanced into : SCCB/data_sr_27_BRB1.
	Register(s) SCCB/data_sr_28 has(ve) been backward balanced into : SCCB/data_sr_28_BRB1 .
	Register(s) SCCB/data_sr_29 has(ve) been backward balanced into : SCCB/data_sr_29_BRB1 .
	Register(s) SCCB/data_sr_3 has(ve) been backward balanced into : SCCB/data_sr_3_BRB0 SCCB/data_sr_3_BRB1 SCCB/data_sr_3_BRB2 SCCB/data_sr_3_BRB3.
	Register(s) SCCB/data_sr_30 has(ve) been backward balanced into : SCCB/data_sr_30_BRB0 SCCB/data_sr_30_BRB1 SCCB/data_sr_30_BRB4.
	Register(s) SCCB/data_sr_31 has(ve) been backward balanced into : SCCB/data_sr_31_BRB0 SCCB/data_sr_31_BRB1.
	Register(s) SCCB/data_sr_4 has(ve) been backward balanced into : SCCB/data_sr_4_BRB1 SCCB/data_sr_4_BRB2.
	Register(s) SCCB/data_sr_5 has(ve) been backward balanced into : SCCB/data_sr_5_BRB1 SCCB/data_sr_5_BRB2.
	Register(s) SCCB/data_sr_6 has(ve) been backward balanced into : SCCB/data_sr_6_BRB1 SCCB/data_sr_6_BRB2.
	Register(s) SCCB/data_sr_7 has(ve) been backward balanced into : SCCB/data_sr_7_BRB1 SCCB/data_sr_7_BRB2.
	Register(s) SCCB/data_sr_8 has(ve) been backward balanced into : SCCB/data_sr_8_BRB1 SCCB/data_sr_8_BRB2.
	Register(s) SCCB/data_sr_9 has(ve) been backward balanced into : SCCB/data_sr_9_BRB1 SCCB/data_sr_9_BRB2.
	Register(s) SCCB/taken has(ve) been backward balanced into : SCCB/taken_BRB0 SCCB/taken_BRB1 SCCB/taken_BRB2.
	Register(s) inst_ov7670capt1/address_11 has(ve) been backward balanced into : inst_ov7670capt1/address_11_BRB0 .
	Register(s) inst_ov7670capt1/address_12 has(ve) been backward balanced into : inst_ov7670capt1/address_12_BRB0 .
	Register(s) inst_ov7670capt1/address_13 has(ve) been backward balanced into : inst_ov7670capt1/address_13_BRB0 .
	Register(s) inst_ov7670capt1/address_14 has(ve) been backward balanced into : inst_ov7670capt1/address_14_BRB1 .
	Register(s) inst_ov7670capt1/address_15 has(ve) been backward balanced into : inst_ov7670capt1/address_15_BRB1 .
	Register(s) inst_ov7670capt1/address_16 has(ve) been backward balanced into : inst_ov7670capt1/address_16_BRB1 .
	Register(s) inst_ov7670capt1/address_17 has(ve) been backward balanced into : inst_ov7670capt1/address_17_BRB0 inst_ov7670capt1/address_17_BRB1 inst_ov7670capt1/address_17_BRB2 inst_ov7670capt1/address_17_BRB3.
	Register(s) inst_ov7670capt1/address_18 has(ve) been backward balanced into : inst_ov7670capt1/address_18_BRB0 inst_ov7670capt1/address_18_BRB1.
	Register(s) resend2 has(ve) been backward balanced into : resend2_BRB0 resend2_BRB1 resend2_BRB2 resend2_BRB3.
	Register(s) resetdcm1 has(ve) been backward balanced into : resetdcm1_BRB0 resetdcm1_BRB1 resetdcm1_BRB2 resetdcm1_BRB3.
	Register(s) send has(ve) been backward balanced into : send_BRB1 send_BRB2 send_BRB3.
Unit <Top> processed.
Replicating register resetdcm to handle IOB=TRUE attribute
Replicating register inst_vgatiming/v to handle IOB=TRUE attribute
Replicating register inst_imagegen/RGB_out_1 to handle IOB=TRUE attribute


Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 289
 Flip-Flops                                            : 289

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 919
#      GND                         : 2
#      INV                         : 11
#      LUT1                        : 134
#      LUT2                        : 89
#      LUT3                        : 89
#      LUT4                        : 239
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 150
#      MUXF5                       : 35
#      MUXF6                       : 19
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 143
# FlipFlops/Latches                : 294
#      FD                          : 6
#      FDC                         : 80
#      FDC_1                       : 4
#      FDCE                        : 90
#      FDE                         : 66
#      FDP                         : 2
#      FDPE                        : 21
#      FDR                         : 25
# RAMS                             : 19
#      RAMB16_S1_S1                : 19
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 54
#      IBUF                        : 11
#      IBUFG                       : 5
#      OBUF                        : 38
# DCMs                             : 6
#      DCM_SP                      : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      304  out of   8672     3%  
 Number of Slice Flip Flops:            288  out of  17344     1%  
 Number of 4 input LUTs:                565  out of  17344     3%  
 Number of IOs:                          86
 Number of bonded IOBs:                  54  out of    250    21%  
    IOB Flip Flops:                       6
 Number of BRAMs:                        19  out of     28    67%  
 Number of GCLKs:                         9  out of     24    37%  
 Number of DCMs:                          6  out of      8    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkcam                             | DCM_vga:CLKDV          | 69    |
ov7670_pclk1                       | DCM_pclk1:CLK0         | 49    |
clkcam                             | IBUFG+BUFG             | 214   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 197   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.330ns (Maximum Frequency: 120.048MHz)
   Minimum input arrival time before clock: 4.707ns
   Maximum output required time after clock: 8.856ns
   Maximum combinational path delay: 7.508ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.747ns (frequency: 148.214MHz)
  Total number of paths / destination ports: 7849 / 722
-------------------------------------------------------------------------
Delay:               6.747ns (Levels of Logic = 8)
  Source:            w4dcmcnt_7 (FF)
  Destination:       resetdcm (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: w4dcmcnt_7 to resetdcm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  w4dcmcnt_7 (w4dcmcnt_7)
     LUT4:I0->O            1   0.704   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           4   0.459   0.762  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000)
     LUT2:I0->O           22   0.704   1.168  send_mux000011 (N2)
     LUT4:I3->O            1   0.704   0.000  w4dcmcnt_mux0000<19>1 (w4dcmcnt_mux0000<19>)
     FDC:D                     0.308          w4dcmcnt_0
    ----------------------------------------
    Total                      6.747ns (4.111ns logic, 2.636ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 8.330ns (frequency: 120.048MHz)
  Total number of paths / destination ports: 1480 / 373
-------------------------------------------------------------------------
Delay:               4.165ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_10 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           16   0.591   1.113  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT2:I1->O           23   0.704   1.202  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      4.165ns (1.850ns logic, 2.315ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.707ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clkcam rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  pb_IBUF (pb_IBUF)
     LUT2:I0->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.707ns (2.833ns logic, 1.874ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            ov7670_data1<0> (PAD)
  Destination:       inst_ov7670capt1/latched_d_0 (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_data1<0> to inst_ov7670capt1/latched_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  ov7670_data1_0_IBUF (ov7670_data1_0_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_d_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 33 / 15
-------------------------------------------------------------------------
Offset:              8.856ns (Levels of Logic = 4)
  Source:            SCCB/data_sr_1 (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clkcam rising

  Data Path: SCCB/data_sr_1 to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            28   0.591   1.436  SCCB/data_sr_1 (SCCB/data_sr_1)
     LUT3:I0->O            2   0.704   0.526  SCCB/Mmux_busy_sr_mux0001261 (SCCB/busy_sr_28)
     LUT4:I1->O            1   0.704   0.499  ov7670_siod125 (ov7670_siod125)
     LUT2:I1->O            1   0.704   0.420  ov7670_siod126 (ov7670_siod1_OBUF)
     OBUF:I->O                 3.272          ov7670_siod1_OBUF (ov7670_siod1)
    ----------------------------------------
    Total                      8.856ns (5.975ns logic, 2.881ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               7.508ns (Levels of Logic = 4)
  Source:            ov7670_data1<3> (PAD)
  Destination:       led1 (PAD)

  Data Path: ov7670_data1<3> to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  ov7670_data1_3_IBUF (ov7670_data1_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  led14 (led14)
     LUT2:I0->O            1   0.704   0.420  led110 (led1_OBUF)
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      7.508ns (5.898ns logic, 1.610ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.13 secs
 
--> 


Total memory usage is 550000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  121 (   0 filtered)
Number of infos    :   24 (   0 filtered)

