/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f sha1_run.openfpga
Reading script file sha1_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/sha1/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml sha1.blif     --route_chan_width 300     --constant_net_method route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/sha1/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml sha1.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/sha1/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: sha1

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.5 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: sha1.net
Circuit placement file: sha1.place
Circuit routing file: sha1.route
Circuit SDC file: sha1.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 20.4 MiB, delta_rss +1.9 MiB)
Circuit file: sha1.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.12 seconds (max_rss 28.0 MiB, delta_rss +7.5 MiB)
# Clean circuit
Absorbed 36 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 28.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 28.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 28.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2558
    .input :      38
    .latch :     893
    .output:      36
    6-LUT  :    1591
  Nets  : 2522
    Avg Fanout:     4.0
    Max Fanout:   893.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 12553
  Timing Graph Edges: 20026
  Timing Graph Levels: 48
# Build Timing Graph took 0.04 seconds (max_rss 29.4 MiB, delta_rss +1.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 893 pins (7.1%), 893 blocks (34.9%)
# Load Timing Constraints

SDC file 'sha1.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 29.4 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'sha1.blif'.

After removing unused inputs...
	total blocks: 2558, total nets: 2522, total inputs: 38, total outputs: 36
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    66/1672      3%                            7     6 x 6     
   132/1672      7%                           14     7 x 7     
   198/1672     11%                           20     7 x 7     
   264/1672     15%                           27     9 x 9     
   330/1672     19%                           33     9 x 9     
   396/1672     23%                           40    10 x 10    
   462/1672     27%                           47    10 x 10    
   528/1672     31%                           53    11 x 11    
   594/1672     35%                           60    11 x 11    
   660/1672     39%                           66    11 x 11    
   726/1672     43%                           73    12 x 12    
   792/1672     47%                           80    13 x 13    
   858/1672     51%                           86    13 x 13    
   924/1672     55%                           93    13 x 13    
   990/1672     59%                           99    14 x 14    
  1056/1672     63%                          106    14 x 14    
  1122/1672     67%                          113    15 x 15    
  1188/1672     71%                          120    15 x 15    
  1254/1672     75%                          127    15 x 15    
  1320/1672     78%                          133    16 x 16    
  1386/1672     82%                          140    16 x 16    
  1452/1672     86%                          146    17 x 17    
  1518/1672     90%                          153    17 x 17    
  1584/1672     94%                          161    17 x 17    
  1650/1672     98%                          219    17 x 17    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1598
  LEs used for logic and registers    : 886
  LEs used for logic only             : 705
  LEs used for registers only         : 7

Incr Slack updates 1 in 0.000267319 sec
Full Max Req/Worst Slack updates 1 in 2.5818e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000420957 sec
FPGA sized to 17 x 17 (auto)
Device Utilization: 0.61 (target 1.00)
	Block Utilization: 0.15 Type: io
	Block Utilization: 0.98 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        168                                19.4762                      6.27976   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1429 out of 2522 nets, 1093 nets not absorbed.

Netlist conversion complete.

# Packing took 1.20 seconds (max_rss 41.5 MiB, delta_rss +12.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sha1.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.320567 seconds).
# Load packing took 0.33 seconds (max_rss 78.5 MiB, delta_rss +37.1 MiB)
Warning 9: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 1093
Netlist num_blocks: 242
Netlist EMPTY blocks: 0.
Netlist io blocks: 74.
Netlist clb blocks: 168.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 36

Pb types usage...
  io         : 74
   inpad     : 38
   outpad    : 36
  clb        : 168
   fle       : 1598
    ble6     : 1598
     lut6    : 1591
      lut    : 1591
     ff      : 893

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		74	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		168	blocks of type: clb
	Architecture
		171	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		4	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		14	blocks of type: memory

Device Utilization: 0.61 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
Warning 10: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 1.61 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 67721
  RR Graph Edges: 785935
# Create Device took 1.65 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 2.58 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 11: Found no more sample locations for SOURCE in clb
Warning 12: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 2.58 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.17 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.17 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)

There are 3146 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 18332

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 61.1052 td_cost: 2.75129e-07
Initial placement estimated Critical Path Delay (CPD): 14.9574 ns
Initial placement estimated setup Total Negative Slack (sTNS): -3031.74 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -14.9574 ns

Initial placement estimated setup slack histogram:
[ -1.5e-08: -1.3e-08)   6 (  0.6%) |
[ -1.3e-08: -1.2e-08)   5 (  0.5%) |
[ -1.2e-08: -1.1e-08)   3 (  0.3%) |
[ -1.1e-08: -9.1e-09)  10 (  1.1%) |*
[ -9.1e-09: -7.7e-09)  30 (  3.2%) |**
[ -7.7e-09: -6.2e-09)  31 (  3.3%) |**
[ -6.2e-09: -4.7e-09)  32 (  3.4%) |**
[ -4.7e-09: -3.3e-09)  45 (  4.8%) |***
[ -3.3e-09: -1.8e-09) 704 ( 75.8%) |***********************************************
[ -1.8e-09: -3.7e-10)  63 (  6.8%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 753
Warning 13: Starting t: 99 of 242 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.8e-04   0.940      50.47 2.386e-07   14.368  -2.82e+03  -14.368   0.432  0.0305   16.0     1.00       753  0.200
   2    0.0 4.6e-04   0.956      45.55 2.1639e-07  13.488  -2.74e+03  -13.488   0.385  0.0216   15.9     1.06      1506  0.950
   3    0.0 4.3e-04   0.976      42.86 1.5795e-07  12.982  -2.73e+03  -12.982   0.375  0.0085   15.0     1.47      2259  0.950
   4    0.0 4.1e-04   0.985      41.75 1.2083e-07  13.018  -2.74e+03  -13.018   0.360  0.0106   14.0     1.93      3012  0.950
   5    0.0 3.9e-04   0.984      40.32 9.9917e-08  12.477  -2.73e+03  -12.477   0.315  0.0061   12.9     2.45      3765  0.950
   6    0.0 3.7e-04   0.985      39.40 7.9345e-08  12.501  -2.71e+03  -12.501   0.328  0.0066   11.3     3.20      4518  0.950
   7    0.0 3.5e-04   0.988      38.88 6.9788e-08  12.453  -2.71e+03  -12.453   0.337  0.0075   10.0     3.79      5271  0.950
   8    0.0 3.4e-04   0.998      38.24 6.4365e-08  12.412  -2.67e+03  -12.412   0.311  0.0027    9.0     4.27      6024  0.950
   9    0.0 3.2e-04   0.997      37.55 6.0112e-08  12.422  -2.68e+03  -12.422   0.252  0.0009    7.8     4.82      6777  0.950
  10    0.0 3.0e-04   0.993      37.16 5.5615e-08  12.420  -2.67e+03  -12.420   0.293  0.0017    6.4     5.50      7530  0.950
  11    0.0 2.9e-04   0.994      36.67 5.4039e-08  12.336  -2.68e+03  -12.336   0.287  0.0026    5.4     5.94      8283  0.950
  12    0.0 2.7e-04   1.000      36.51 5.2148e-08  12.354  -2.67e+03  -12.354   0.270  0.0008    4.6     6.32      9036  0.950
  13    0.0 2.6e-04   0.998      36.40 5.2001e-08  12.217  -2.67e+03  -12.217   0.301  0.0014    3.8     6.69      9789  0.950
  14    0.0 2.5e-04   0.992      35.95 5.1211e-08  12.222  -2.67e+03  -12.222   0.274  0.0049    3.3     6.93     10542  0.950
  15    0.0 2.3e-04   0.995      35.73 4.8928e-08  12.187  -2.66e+03  -12.187   0.303  0.0037    2.7     7.19     11295  0.950
  16    0.0 2.2e-04   0.991      35.04 4.8993e-08  12.036  -2.69e+03  -12.036   0.308  0.0027    2.4     7.36     12048  0.950
  17    0.0 2.1e-04   0.994      34.91 4.7819e-08  12.036  -2.69e+03  -12.036   0.331  0.0024    2.0     7.51     12801  0.950
  18    0.0 2.0e-04   0.998      34.72 4.7431e-08  12.038  -2.63e+03  -12.038   0.308  0.0014    1.8     7.61     13554  0.950
  19    0.0 1.9e-04   0.997      34.61 4.6264e-08  12.081  -2.63e+03  -12.081   0.316  0.0011    1.6     7.73     14307  0.950
  20    0.0 1.8e-04   0.999      34.48 4.6002e-08  12.071  -2.63e+03  -12.071   0.312  0.0008    1.4     7.82     15060  0.950
  21    0.0 1.7e-04   0.999      34.37 4.5181e-08  12.116  -2.63e+03  -12.116   0.301  0.0007    1.2     7.90     15813  0.950
  22    0.0 1.6e-04   1.003      34.51 4.547e-08   12.043  -2.63e+03  -12.043   0.267  0.0010    1.0     7.98     16566  0.950
  23    0.0 1.6e-04   0.998      34.44 4.5606e-08  12.042  -2.63e+03  -12.042   0.263  0.0009    1.0     8.00     17319  0.950
  24    0.0 1.5e-04   0.999      34.42 4.5861e-08  12.035  -2.63e+03  -12.035   0.250  0.0007    1.0     8.00     18072  0.950
  25    0.0 1.4e-04   0.999      34.36 4.5925e-08  12.035  -2.63e+03  -12.035   0.256  0.0005    1.0     8.00     18825  0.950
  26    0.0 1.3e-04   1.000      34.43 4.5757e-08  12.032  -2.63e+03  -12.032   0.263  0.0008    1.0     8.00     19578  0.950
  27    0.0 1.3e-04   0.999      34.40 4.5708e-08  12.032  -2.62e+03  -12.032   0.243  0.0009    1.0     8.00     20331  0.950
  28    0.0 1.2e-04   1.000      34.28 4.568e-08   12.036  -2.63e+03  -12.036   0.236  0.0005    1.0     8.00     21084  0.950
  29    0.0 1.1e-04   1.000      34.28 4.5781e-08  12.036  -2.63e+03  -12.036   0.243  0.0004    1.0     8.00     21837  0.950
  30    0.0 1.1e-04   1.000      34.29 4.5651e-08  12.036  -2.63e+03  -12.036   0.240  0.0002    1.0     8.00     22590  0.950
  31    0.0 1.0e-04   1.000      34.22 4.5646e-08  12.036  -2.63e+03  -12.036   0.222  0.0003    1.0     8.00     23343  0.950
  32    0.0 9.8e-05   0.999      34.14 4.5655e-08  12.036  -2.64e+03  -12.036   0.218  0.0007    1.0     8.00     24096  0.950
  33    0.0 9.3e-05   1.000      34.16 4.5644e-08  12.036  -2.64e+03  -12.036   0.236  0.0004    1.0     8.00     24849  0.950
  34    0.0 8.8e-05   0.999      34.07 4.5693e-08  12.036  -2.64e+03  -12.036   0.224  0.0004    1.0     8.00     25602  0.950
  35    0.0 8.4e-05   1.000      34.02 4.5809e-08  12.036  -2.64e+03  -12.036   0.203  0.0005    1.0     8.00     26355  0.950
  36    0.0 8.0e-05   0.999      34.01 4.579e-08   12.036  -2.63e+03  -12.036   0.174  0.0007    1.0     8.00     27108  0.950
  37    0.0 7.6e-05   0.999      33.86 4.5794e-08  12.036  -2.63e+03  -12.036   0.167  0.0004    1.0     8.00     27861  0.950
  38    0.0 7.2e-05   1.000      33.79 4.5786e-08  12.036  -2.63e+03  -12.036   0.185  0.0003    1.0     8.00     28614  0.950
  39    0.0 6.8e-05   1.000      33.74 4.579e-08   12.036  -2.63e+03  -12.036   0.166  0.0004    1.0     8.00     29367  0.950
  40    0.0 6.5e-05   1.000      33.70 4.579e-08   12.036  -2.64e+03  -12.036   0.165  0.0002    1.0     8.00     30120  0.950
  41    0.0 6.2e-05   1.000      33.72 4.5764e-08  12.036  -2.64e+03  -12.036   0.189  0.0001    1.0     8.00     30873  0.950
  42    0.0 5.9e-05   1.000      33.70 4.5648e-08  12.036  -2.63e+03  -12.036   0.190  0.0002    1.0     8.00     31626  0.950
  43    0.0 5.6e-05   1.000      33.67 4.5643e-08  12.036  -2.63e+03  -12.036   0.154  0.0001    1.0     8.00     32379  0.950
  44    0.0 5.3e-05   1.000      33.70 4.5619e-08  12.036  -2.63e+03  -12.036   0.194  0.0003    1.0     8.00     33132  0.950
  45    0.0 5.0e-05   1.000      33.64 4.5616e-08  12.036  -2.63e+03  -12.036   0.163  0.0002    1.0     8.00     33885  0.950
  46    0.0 4.8e-05   1.000      33.62 4.5625e-08  12.036  -2.63e+03  -12.036   0.154  0.0002    1.0     8.00     34638  0.950
  47    0.0 4.5e-05   1.000      33.60 4.5639e-08  12.036  -2.63e+03  -12.036   0.154  0.0001    1.0     8.00     35391  0.950
  48    0.0 4.3e-05   1.000      33.61 4.5637e-08  12.036  -2.63e+03  -12.036   0.161  0.0001    1.0     8.00     36144  0.950
  49    0.0 4.1e-05   1.000      33.60 4.5637e-08  12.036  -2.63e+03  -12.036   0.163  0.0002    1.0     8.00     36897  0.950
  50    0.0 3.9e-05   1.000      33.58 4.5634e-08  12.036  -2.64e+03  -12.036   0.145  0.0002    1.0     8.00     37650  0.950
  51    0.0 3.1e-05   1.000      33.55 4.563e-08   12.036  -2.64e+03  -12.036   0.147  0.0001    1.0     8.00     38403  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=33.5541, TD costs=4.56246e-08, CPD= 12.036 (ns) 
  52    0.0 2.5e-05   1.000      33.54 4.5623e-08  12.036  -2.64e+03  -12.036   0.096  0.0001    1.0     8.00     39156  0.800
  53    0.0 2.0e-05   0.999      33.50 4.562e-08   12.036  -2.64e+03  -12.036   0.094  0.0005    1.0     8.00     39909  0.800
  54    0.0 1.6e-05   1.000      33.45 4.562e-08   12.036  -2.63e+03  -12.036   0.084  0.0001    1.0     8.00     40662  0.800
  55    0.0 1.3e-05   1.000      33.43 4.562e-08   12.036  -2.63e+03  -12.036   0.052  0.0000    1.0     8.00     41415  0.800
  56    0.0 1.0e-05   1.000      33.43 4.562e-08   12.036  -2.63e+03  -12.036   0.056  0.0001    1.0     8.00     42168  0.800
  57    0.0 8.2e-06   1.000      33.43 4.562e-08   12.036  -2.63e+03  -12.036   0.056  0.0000    1.0     8.00     42921  0.800
  58    0.0 6.5e-06   1.000      33.42 4.562e-08   12.036  -2.63e+03  -12.036   0.057  0.0001    1.0     8.00     43674  0.800
  59    0.0 5.2e-06   1.000      33.42 4.562e-08   12.036  -2.63e+03  -12.036   0.044  0.0000    1.0     8.00     44427  0.800
  60    0.0 0.0e+00   1.000      33.41 4.562e-08   12.036  -2.63e+03  -12.036   0.024  0.0000    1.0     8.00     45180  0.800
## Placement Quench took 0.01 seconds (max_rss 78.5 MiB)
post-quench CPD = 12.0364 (ns) 

BB estimate of min-dist (placement) wire length: 10023

Completed placement consistency check successfully.

Swaps called: 45422

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 12.0364 ns, Fmax: 83.0815 MHz
Placement estimated setup Worst Negative Slack (sWNS): -12.0364 ns
Placement estimated setup Total Negative Slack (sTNS): -2631.04 ns

Placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08)   6 (  0.6%) |
[ -1.1e-08: -9.7e-09)   5 (  0.5%) |
[ -9.7e-09: -8.5e-09)   9 (  1.0%) |*
[ -8.5e-09: -7.4e-09)  26 (  2.8%) |**
[ -7.4e-09: -6.2e-09)  28 (  3.0%) |**
[ -6.2e-09:   -5e-09)  23 (  2.5%) |**
[   -5e-09: -3.9e-09)  28 (  3.0%) |**
[ -3.9e-09: -2.7e-09)  60 (  6.5%) |****
[ -2.7e-09: -1.5e-09) 698 ( 75.1%) |***********************************************
[ -1.5e-09: -3.6e-10)  46 (  5.0%) |***

Placement estimated geomean non-virtual intra-domain period: 12.0364 ns (83.0815 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 12.0364 ns (83.0815 MHz)

Placement cost: 1, bb_cost: 33.4112, td_cost: 4.56196e-08, 

Placement resource usage:
  io  implemented as io : 74
  clb implemented as clb: 168

Placement number of temperatures: 60
Placement total # of swap attempts: 45422
	Swaps accepted: 10111 (22.3 %)
	Swaps rejected: 31629 (69.6 %)
	Swaps aborted :  3682 ( 8.1 %)


Percentage of different move types:
	Uniform move: 33.09 % (acc=23.15 %, rej=74.61 %, aborted=2.24 %)
	Median move: 21.69 % (acc=23.95 %, rej=63.10 %, aborted=12.94 %)
	W. Centroid move: 17.24 % (acc=24.06 %, rej=65.77 %, aborted=10.17 %)
	Centroid move: 22.94 % (acc=22.50 %, rej=66.60 %, aborted=10.90 %)
	W. Median move: 1.78 % (acc=5.31 %, rej=77.65 %, aborted=17.04 %)
	Crit. Uniform move: 1.60 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 1.65 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.00704763 seconds (0.00615202 STA, 0.000895613 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.456215 seconds (0.374152 STA, 0.0820632 slack) (62 full updates: 62 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.99 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  992 ( 30.0%) |*********************************************
[      0.1:      0.2) 1004 ( 30.4%) |**********************************************
[      0.2:      0.3)  317 (  9.6%) |***************
[      0.3:      0.4)  195 (  5.9%) |*********
[      0.4:      0.5)  125 (  3.8%) |******
[      0.5:      0.6)  119 (  3.6%) |*****
[      0.6:      0.7)  116 (  3.5%) |*****
[      0.7:      0.8)   78 (  2.4%) |****
[      0.8:      0.9)   78 (  2.4%) |****
[      0.9:        1)  284 (  8.6%) |*************
## Initializing router criticalities took 0.09 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  227742    1092    3146    1293 ( 1.909%)   14851 (11.1%)   13.185     -2894.    -13.185      0.000      0.000      N/A
Incr Slack updates 62 in 0.0304075 sec
Full Max Req/Worst Slack updates 17 in 0.000597339 sec
Incr Max Req/Worst Slack updates 45 in 0.00348555 sec
Incr Criticality updates 36 in 0.0264209 sec
Full Criticality updates 26 in 0.0179435 sec
   2    0.0     0.5    8  176909     724    2617     364 ( 0.537%)   14944 (11.2%)   13.181     -2851.    -13.181      0.000      0.000      N/A
   3    0.0     0.6    0   85046     336    1164     263 ( 0.388%)   14978 (11.2%)   13.177     -2864.    -13.177      0.000      0.000      N/A
   4    0.0     0.8    0   77772     304     968     211 ( 0.312%)   14969 (11.2%)   13.177     -2871.    -13.177      0.000      0.000      N/A
   5    0.0     1.1    0   71505     242     836     152 ( 0.224%)   15003 (11.2%)   13.177     -2872.    -13.177      0.000      0.000      N/A
   6    0.0     1.4    0   43084     156     499     107 ( 0.158%)   15037 (11.2%)   13.177     -2870.    -13.177      0.000      0.000      N/A
   7    0.0     1.9    0   34098     120     386      63 ( 0.093%)   15117 (11.3%)   13.177     -2873.    -13.177      0.000      0.000      N/A
   8    0.0     2.4    0   19288      76     215      31 ( 0.046%)   15165 (11.3%)   13.177     -2873.    -13.177      0.000      0.000      N/A
   9    0.0     3.1    0    9710      49     112      22 ( 0.032%)   15177 (11.3%)   13.177     -2873.    -13.177      0.000      0.000      N/A
  10    0.0     4.1    0    7475      39      85      16 ( 0.024%)   15190 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       15
  11    0.0     5.3    0    4777      27      56       6 ( 0.009%)   15226 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       15
  12    0.0     6.9    0    2588      11      25       2 ( 0.003%)   15234 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       15
  13    0.0     9.0    0     397       2       6       1 ( 0.001%)   15235 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       14
  14    0.0    11.6    0     764       2       5       1 ( 0.001%)   15235 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       13
  15    0.0    15.1    0    1167       3       8       0 ( 0.000%)   15239 (11.4%)   13.177     -2873.    -13.177      0.000      0.000       14
Restoring best routing
Critical path: 13.1772 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 961 ( 29.1%) |***********************************************
[      0.1:      0.2) 930 ( 28.1%) |*********************************************
[      0.2:      0.3) 418 ( 12.6%) |********************
[      0.3:      0.4) 203 (  6.1%) |**********
[      0.4:      0.5) 132 (  4.0%) |******
[      0.5:      0.6) 118 (  3.6%) |******
[      0.6:      0.7) 102 (  3.1%) |*****
[      0.7:      0.8)  87 (  2.6%) |****
[      0.8:      0.9)  76 (  2.3%) |****
[      0.9:        1) 281 (  8.5%) |**************
Router Stats: total_nets_routed: 3183 total_connections_routed: 10128 total_heap_pushes: 762322 total_heap_pops: 109061
# Routing took 0.55 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1677500501
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
Found 4308 mismatches between routing and packing results.
Fixed 3038 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.08 seconds (max_rss 78.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        168                                19.4762                      6.27976   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1429 out of 2522 nets, 1093 nets not absorbed.


Average number of bends per net: 2.35073  Maximum # of bends: 77

Number of global nets: 1
Number of routed nets (nonglobal): 1092
Wire length results (in units of 1 clb segments)...
	Total wirelength: 15239, average net length: 13.9551
	Maximum net length: 305

Wire length results in terms of physical segments...
	Total wiring segments used: 4377, average wire segments per net: 4.00824
	Maximum segments used by a net: 97
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   8 (  1.6%) |*
[      0.3:      0.4)   2 (  0.4%) |
[      0.2:      0.3)  24 (  4.7%) |***
[      0.1:      0.2) 108 ( 21.1%) |**************
[        0:      0.1) 370 ( 72.3%) |***********************************************
Maximum routing channel utilization:      0.46 at (6,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      73  37.941      300
                         1      16   6.647      300
                         2      43  19.882      300
                         3      22   9.235      300
                         4      67  26.647      300
                         5      19   7.824      300
                         6     139  70.176      300
                         7      21   8.765      300
                         8      49  23.412      300
                         9      18   6.471      300
                        10      48  23.235      300
                        11      12   4.588      300
                        12      61  40.882      300
                        13      39  18.647      300
                        14      45  22.412      300
                        15      16   8.353      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       8   2.353      300
                         1      84  43.353      300
                         2       3   1.235      300
                         3      84  53.294      300
                         4      95  57.765      300
                         5      88  51.235      300
                         6      20   9.059      300
                         7      96  56.294      300
                         8      89  54.412      300
                         9      88  57.588      300
                        10      10   4.824      300
                        11      76  47.824      300
                        12      94  52.765      300
                        13      52  35.353      300
                        14      13   6.059      300
                        15      51  27.882      300

Total tracks in x-direction: 4800, in y-direction: 4800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.84719e+07
	Total used logic block area: 9.05419e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 4.62242e+06, per logic tile: 15994.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  26856
                                                      Y      4  21824

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0667

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.119

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.201

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.7e-10:  3.6e-10) 857 ( 92.2%) |***********************************************
[  3.6e-10:  4.5e-10)   7 (  0.8%) |
[  4.5e-10:  5.4e-10)  29 (  3.1%) |**
[  5.4e-10:  6.4e-10)  18 (  1.9%) |*
[  6.4e-10:  7.3e-10)   3 (  0.3%) |
[  7.3e-10:  8.2e-10)   3 (  0.3%) |
[  8.2e-10:  9.1e-10)   3 (  0.3%) |
[  9.1e-10:    1e-09)   3 (  0.3%) |
[    1e-09:  1.1e-09)   4 (  0.4%) |
[  1.1e-09:  1.2e-09)   2 (  0.2%) |

Final critical path delay (least slack): 13.1772 ns, Fmax: 75.8887 MHz
Final setup Worst Negative Slack (sWNS): -13.1772 ns
Final setup Total Negative Slack (sTNS): -2873.46 ns

Final setup slack histogram:
[ -1.3e-08: -1.2e-08)   6 (  0.6%) |
[ -1.2e-08: -1.1e-08)   6 (  0.6%) |
[ -1.1e-08: -9.3e-09)   4 (  0.4%) |
[ -9.3e-09: -8.1e-09)  18 (  1.9%) |*
[ -8.1e-09: -6.8e-09)  33 (  3.6%) |**
[ -6.8e-09: -5.5e-09)  26 (  2.8%) |**
[ -5.5e-09: -4.2e-09)  30 (  3.2%) |**
[ -4.2e-09: -2.9e-09)  72 (  7.8%) |*****
[ -2.9e-09: -1.7e-09) 689 ( 74.2%) |***********************************************
[ -1.7e-09: -3.7e-10)  45 (  4.8%) |***

Final geomean non-virtual intra-domain period: 13.1772 ns (75.8887 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 13.1772 ns (75.8887 MHz)

Incr Slack updates 1 in 0.000545196 sec
Full Max Req/Worst Slack updates 1 in 0.00011111 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00106819 sec
Flow timing analysis took 0.817694 seconds (0.704543 STA, 0.113151 slack) (80 full updates: 63 setup, 0 hold, 17 combined).
VPR suceeded
The entire flow of VPR took 8.27 seconds (max_rss 79.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 8.14785 seconds

Thank you for using OpenFPGA!
Incr Slack updates 16 in 0.00473099 sec
Full Max Req/Worst Slack updates 3 in 0.000120911 sec
Incr Max Req/Worst Slack updates 13 in 0.000824041 sec
Incr Criticality updates 11 in 0.00585604 sec
Full Criticality updates 5 in 0.00299068 sec
0