module module_0 (
    id_1,
    id_2,
    output id_3,
    id_4,
    id_5,
    id_6,
    output logic id_7,
    input [id_6 : 1] id_8,
    id_9
);
  id_10 id_11 (
      .id_1(1'b0),
      .id_5(1),
      .id_9(id_10)
  );
  always @(posedge 1'b0 or posedge id_7 - id_11) begin
    id_5 <= id_8;
  end
  assign id_12 = id_12;
endmodule
