From: Mike Turquette <mturquette@ti.com>
Date: Thu, 21 Apr 2011 06:01:42 +0000 (-0500)
Subject: populate speculate function pointers & export omap2_clksel_speculate
X-Git-Url: http://git.omapzoom.org/?p=kernel%2Fomap.git;a=commitdiff_plain;h=6f7de8160ff57d1e7543723095b36386f18c234f

populate speculate function pointers & export omap2_clksel_speculate

Change-Id: I5087e3101a8de8e50dd5d31a93c6c81816363b7a
Signed-off-by: Mike Turquette <mturquette@ti.com>
---

Index: kernel/arch/arm/mach-omap2/clock.h
===================================================================
--- kernel.orig/arch/arm/mach-omap2/clock.h	2011-05-21 00:41:00.748347792 +0900
+++ kernel/arch/arm/mach-omap2/clock.h	2011-05-21 00:41:23.909598103 +0900
@@ -83,6 +83,7 @@
 				u32 *new_div);
 void omap2_init_clksel_parent(struct clk *clk);
 unsigned long omap2_clksel_recalc(struct clk *clk);
+unsigned long omap2_clksel_speculate(struct clk *clk, unsigned long parent_rate);
 long omap2_clksel_round_rate(struct clk *clk, unsigned long target_rate);
 int omap2_clksel_set_rate(struct clk *clk, unsigned long rate);
 int omap2_clksel_set_parent(struct clk *clk, struct clk *new_parent);
Index: kernel/arch/arm/mach-omap2/clock44xx_data.c
===================================================================
--- kernel.orig/arch/arm/mach-omap2/clock44xx_data.c	2011-05-21 00:24:21.708347534 +0900
+++ kernel/arch/arm/mach-omap2/clock44xx_data.c	2011-05-21 00:41:23.919628629 +0900
@@ -180,6 +180,7 @@
 	.clksel_mask	= OMAP4430_SYS_CLKSEL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk tie_low_clock_ck = {
@@ -225,6 +226,7 @@
 	.parent		= &sys_clkin_ck,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk abe_dpll_refclk_mux_ck = {
@@ -236,6 +238,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_0_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* DPLL_ABE */
@@ -267,6 +270,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap4_dpll_regm4xen_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap4_dpll_regm4xen_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -276,6 +280,7 @@
 	.parent		= &dpll_abe_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div31_1to31_rates[] = {
@@ -326,6 +331,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -336,6 +342,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 8,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div3_1to4_rates[] = {
@@ -358,6 +365,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_OPP_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -381,6 +389,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_AESS_FCLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -393,6 +402,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUTHIF_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -412,6 +422,7 @@
 	.clksel_mask	= OMAP4430_DPLL_BYP_CLKSEL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* DPLL_CORE */
@@ -443,6 +454,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate     = &omap2_dpll_round_rate,
 	.set_rate       = &omap4_core_dpll_set_rate,
 };
@@ -452,6 +464,7 @@
 	.parent		= &dpll_core_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_core_m6x2_div[] = {
@@ -467,6 +480,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT3_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -482,6 +496,7 @@
 	.parent		= &sys_clkin_ck,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_core_m2_div[] = {
@@ -497,6 +512,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap4_core_dpll_m2_set_rate,
 };
@@ -507,6 +523,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 2,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dpll_core_m5x2_ck = {
@@ -517,6 +534,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -534,6 +552,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_CORE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -559,6 +578,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_1_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -571,6 +591,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_1_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -583,6 +604,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -593,6 +615,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 2,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_abe_m2_div[] = {
@@ -608,6 +631,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -622,6 +646,7 @@
 	.enable_reg	= OMAP4430_CM_DIV_M3_DPLL_CORE,
 	.enable_bit	= OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_SHIFT,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -634,6 +659,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT4_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -653,6 +679,7 @@
 	.clksel_mask	= OMAP4430_DPLL_BYP_CLKSEL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* DPLL_IVA */
@@ -684,6 +711,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_dpll_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -693,6 +721,7 @@
 	.parent		= &dpll_iva_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_iva_m4x2_div[] = {
@@ -708,6 +737,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -720,6 +750,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -753,6 +784,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_dpll_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -770,6 +802,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -779,6 +812,7 @@
 	.parent		= &dpll_mpu_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk per_hs_clk_div_ck = {
@@ -787,6 +821,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 2,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel per_hsd_byp_clk_mux_sel[] = {
@@ -804,6 +839,7 @@
 	.clksel_mask	= OMAP4430_DPLL_BYP_CLKSEL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* DPLL_PER */
@@ -835,6 +871,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_dpll_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -852,6 +889,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -861,6 +899,7 @@
 	.parent		= &dpll_per_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_per_m2x2_div[] = {
@@ -876,6 +915,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -890,6 +930,7 @@
 	.enable_reg	= OMAP4430_CM_DIV_M3_DPLL_PER,
 	.enable_bit	= OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_SHIFT,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -902,6 +943,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -914,6 +956,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -926,6 +969,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT3_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -938,6 +982,7 @@
 	.clksel_mask	= OMAP4430_HSDIVIDER_CLKOUT4_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -970,6 +1015,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_dpll_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -979,6 +1025,7 @@
 	.parent		= &dpll_unipro_ck,
 	.ops		= &clkops_null,
 	.recalc		= &omap3_clkoutx2_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_unipro_m2x2_div[] = {
@@ -994,6 +1041,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1004,6 +1052,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 3,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* DPLL_USB */
@@ -1036,6 +1085,7 @@
 	.init		= &omap2_init_dpll_parent,
 	.ops		= &clkops_omap3_noncore_dpll_ops,
 	.recalc		= &omap3_dpll_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_dpll_round_rate,
 	.set_rate	= &omap3_noncore_dpll_set_rate,
 };
@@ -1045,6 +1095,7 @@
 	.parent		= &dpll_usb_ck,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dpll_usb_m2_div[] = {
@@ -1060,6 +1111,7 @@
 	.clksel_mask	= OMAP4430_DPLL_CLKOUT_DIV_0_6_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1079,6 +1131,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_0_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk func_12m_fclk = {
@@ -1087,6 +1140,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 16,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk func_24m_clk = {
@@ -1095,6 +1149,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 4,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk func_24mc_fclk = {
@@ -1103,6 +1158,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 8,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div2_4to8_rates[] = {
@@ -1124,6 +1180,7 @@
 	.clksel_mask	= OMAP4430_SCALE_FCLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1134,6 +1191,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 4,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div2_2to4_rates[] = {
@@ -1155,6 +1213,7 @@
 	.clksel_mask	= OMAP4430_SCALE_FCLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1172,6 +1231,7 @@
 	.clksel_mask	= OMAP4430_SCALE_FCLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1187,6 +1247,7 @@
 	.parent		= &func_64m_fclk,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div2_1to8_rates[] = {
@@ -1208,6 +1269,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_0_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1225,6 +1287,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_L3_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1242,6 +1305,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_L4_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1252,6 +1316,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 16,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel l4_wkup_clk_mux_sel[] = {
@@ -1269,6 +1334,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_0_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel per_abe_nc_fclk_div[] = {
@@ -1284,6 +1350,7 @@
 	.clksel_mask	= OMAP4430_SCALE_FCLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1299,6 +1366,7 @@
 	.parent		= &func_96m_fclk,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcasp3_fclk = {
@@ -1306,6 +1374,7 @@
 	.parent		= &func_96m_fclk,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk ocp_abe_iclk = {
@@ -1313,6 +1382,7 @@
 	.parent		= &aess_fclk,
 	.ops		= &clkops_null,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk per_abe_24m_fclk = {
@@ -1321,6 +1391,7 @@
 	.ops		= &clkops_null,
 	.fixed_div	= 4,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel pmd_stm_clock_mux_sel[] = {
@@ -1338,6 +1409,7 @@
 	.clksel_mask	= OMAP4430_PMD_STM_MUX_CTRL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1350,6 +1422,7 @@
 	.clksel_mask	= OMAP4430_PMD_TRACE_MUX_CTRL_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1367,6 +1440,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_0_0_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -1381,6 +1455,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk aes2_fck = {
@@ -1391,6 +1466,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk aess_fck = {
@@ -1401,6 +1477,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &aess_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk des3des_fck = {
@@ -1411,6 +1488,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel dmic_sync_mux_sel[] = {
@@ -1429,6 +1507,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel func_dmic_abe_gfclk_sel[] = {
@@ -1448,6 +1527,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_DMIC_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -1461,6 +1541,7 @@
 	.clkdm_name	= "tesla_clkdm",
 	.parent		= &dpll_iva_m4x2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dss_sys_clk = {
@@ -1471,6 +1552,7 @@
 	.clkdm_name	= "l3_dss_clkdm",
 	.parent		= &syc_clk_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dss_tv_clk = {
@@ -1481,6 +1563,7 @@
 	.clkdm_name	= "l3_dss_clkdm",
 	.parent		= &extalt_clkin_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dss_dss_clk = {
@@ -1491,6 +1574,7 @@
 	.clkdm_name	= "l3_dss_clkdm",
 	.parent		= &dpll_per_m5x2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dss_48mhz_clk = {
@@ -1501,6 +1585,7 @@
 	.clkdm_name	= "l3_dss_clkdm",
 	.parent		= &func_48mc_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk dss_fck = {
@@ -1511,6 +1596,7 @@
 	.clkdm_name	= "l3_dss_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk efuse_ctrl_cust_fck = {
@@ -1521,6 +1607,7 @@
 	.clkdm_name	= "l4_cefuse_clkdm",
 	.parent		= &sys_clkin_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk emif1_fck = {
@@ -1532,6 +1619,7 @@
 	.parent		= &ddrphy_ck,
 	.fixed_div	= 2,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk emif2_fck = {
@@ -1543,6 +1631,7 @@
 	.parent		= &ddrphy_ck,
 	.fixed_div	= 2,
 	.recalc		= &omap_fixed_divisor_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel fdif_fclk_div[] = {
@@ -1559,6 +1648,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_FCLK_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 	.enable_reg	= OMAP4430_CM_CAM_FDIF_CLKCTRL,
@@ -1574,6 +1664,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio1_dbclk = {
@@ -1584,6 +1675,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio1_ick = {
@@ -1594,6 +1686,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &l4_wkup_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio2_dbclk = {
@@ -1604,6 +1697,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio2_ick = {
@@ -1614,6 +1708,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio3_dbclk = {
@@ -1624,6 +1719,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio3_ick = {
@@ -1634,6 +1730,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio4_dbclk = {
@@ -1644,6 +1741,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio4_ick = {
@@ -1654,6 +1752,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio5_dbclk = {
@@ -1664,6 +1763,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio5_ick = {
@@ -1674,6 +1774,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio6_dbclk = {
@@ -1684,6 +1785,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpio6_ick = {
@@ -1694,6 +1796,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk gpmc_ick = {
@@ -1704,6 +1807,7 @@
 	.clkdm_name	= "l3_2_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel sgx_clk_mux_sel[] = {
@@ -1722,6 +1826,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SGX_FCLK_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_GFX_GFX_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l3_gfx_clkdm",
@@ -1735,6 +1840,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_12m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel hsi_fclk_div[] = {
@@ -1751,6 +1857,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_24_25_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 	.enable_reg	= OMAP4430_CM_L3INIT_HSI_CLKCTRL,
@@ -1766,6 +1873,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_96m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk i2c2_fck = {
@@ -1776,6 +1884,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_96m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk i2c3_fck = {
@@ -1786,6 +1895,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_96m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk i2c4_fck = {
@@ -1796,6 +1906,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_96m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk ipu_fck = {
@@ -1806,6 +1917,7 @@
 	.clkdm_name	= "ducati_clkdm",
 	.parent		= &ducati_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk iss_ctrlclk = {
@@ -1816,6 +1928,7 @@
 	.clkdm_name	= "iss_clkdm",
 	.parent		= &func_96m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk iss_fck = {
@@ -1826,6 +1939,7 @@
 	.clkdm_name	= "iss_clkdm",
 	.parent		= &ducati_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk iva_fck = {
@@ -1836,6 +1950,7 @@
 	.clkdm_name	= "ivahd_clkdm",
 	.parent		= &dpll_iva_m5x2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk kbd_fck = {
@@ -1846,6 +1961,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk l3_instr_ick = {
@@ -1857,6 +1973,7 @@
 	.flags		= ENABLE_ON_INIT,
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk l3_main_3_ick = {
@@ -1868,6 +1985,7 @@
 	.flags		= ENABLE_ON_INIT,
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcasp_sync_mux_ck = {
@@ -1879,6 +1997,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel func_mcasp_abe_gfclk_sel[] = {
@@ -1898,6 +2017,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_MCASP_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -1912,6 +2032,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel func_mcbsp1_gfclk_sel[] = {
@@ -1931,6 +2052,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_MCBSP1_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -1945,6 +2067,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel func_mcbsp2_gfclk_sel[] = {
@@ -1964,6 +2087,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_MCBSP2_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -1978,6 +2102,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel func_mcbsp3_gfclk_sel[] = {
@@ -1997,6 +2122,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_MCBSP3_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -2011,6 +2137,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel per_mcbsp4_gfclk_sel[] = {
@@ -2029,6 +2156,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_SOURCE_24_24_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_MCBSP4_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2042,6 +2170,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &pad_clks_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcspi1_fck = {
@@ -2052,6 +2181,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcspi2_fck = {
@@ -2062,6 +2192,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcspi3_fck = {
@@ -2072,6 +2203,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mcspi4_fck = {
@@ -2082,6 +2214,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* Merged hsmmc1_fclk into mmc1 */
@@ -2094,6 +2227,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L3INIT_MMC1_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l3_init_clkdm",
@@ -2109,6 +2243,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L3INIT_MMC2_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l3_init_clkdm",
@@ -2122,6 +2257,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mmc4_fck = {
@@ -2132,6 +2268,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk mmc5_fck = {
@@ -2142,6 +2279,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk ocp2scp_usb_phy_phy_48m = {
@@ -2152,6 +2290,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk ocp2scp_usb_phy_ick = {
@@ -2162,6 +2301,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk ocp_wp_noc_ick = {
@@ -2173,6 +2313,7 @@
 	.flags		= ENABLE_ON_INIT,
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk rng_ick = {
@@ -2183,6 +2324,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk sha2md5_fck = {
@@ -2193,6 +2335,7 @@
 	.clkdm_name	= "l4_secure_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk sl2if_ick = {
@@ -2203,6 +2346,7 @@
 	.clkdm_name	= "ivahd_clkdm",
 	.parent		= &dpll_iva_m5x2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus1_fclk_1 = {
@@ -2213,6 +2357,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &func_24m_clk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus1_fclk_0 = {
@@ -2223,6 +2368,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &abe_24m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus1_fclk_2 = {
@@ -2233,6 +2379,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &pad_clks_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus1_slimbus_clk = {
@@ -2243,6 +2390,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &slimbus_clk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus1_fck = {
@@ -2253,6 +2401,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &ocp_abe_iclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus2_fclk_1 = {
@@ -2263,6 +2412,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &per_abe_24m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus2_fclk_0 = {
@@ -2273,6 +2423,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_24mc_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus2_slimbus_clk = {
@@ -2283,6 +2434,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &pad_slimbus_core_clks_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk slimbus2_fck = {
@@ -2293,6 +2445,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk smartreflex_core_fck = {
@@ -2303,6 +2456,7 @@
 	.clkdm_name	= "l4_ao_clkdm",
 	.parent		= &l4_wkup_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk smartreflex_iva_fck = {
@@ -2313,6 +2467,7 @@
 	.clkdm_name	= "l4_ao_clkdm",
 	.parent		= &l4_wkup_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk smartreflex_mpu_fck = {
@@ -2323,6 +2478,7 @@
 	.clkdm_name	= "l4_ao_clkdm",
 	.parent		= &l4_wkup_clk_mux_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* Merged dmt1_clk_mux into timer1 */
@@ -2335,6 +2491,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_WKUP_TIMER1_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_wkup_clkdm",
@@ -2350,6 +2507,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER10_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2365,6 +2523,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER11_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2380,6 +2539,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER2_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2395,6 +2555,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER3_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2410,6 +2571,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER4_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2431,6 +2593,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_TIMER5_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -2446,6 +2609,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_TIMER6_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -2461,6 +2625,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_TIMER7_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -2476,6 +2641,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM1_ABE_TIMER8_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "abe_clkdm",
@@ -2491,6 +2657,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_MASK,
 	.ops		= &clkops_omap4_dflt_wait,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4430_CM_L4PER_DMTIMER9_CLKCTRL,
 	.enable_bit	= OMAP4430_MODULEMODE_SWCTRL,
 	.clkdm_name	= "l4_per_clkdm",
@@ -2504,6 +2671,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk uart2_fck = {
@@ -2514,6 +2682,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk uart3_fck = {
@@ -2524,6 +2693,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk uart4_fck = {
@@ -2534,6 +2704,7 @@
 	.clkdm_name	= "l4_per_clkdm",
 	.parent		= &func_48m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_fs_fck = {
@@ -2544,6 +2715,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &func_48mc_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel utmi_p1_gfclk_sel[] = {
@@ -2561,6 +2733,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_UTMI_P1_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_utmi_p1_clk = {
@@ -2571,6 +2744,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &utmi_p1_gfclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel utmi_p2_gfclk_sel[] = {
@@ -2588,6 +2762,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_UTMI_P2_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_utmi_p2_clk = {
@@ -2598,6 +2773,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &utmi_p2_gfclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_utmi_p3_clk = {
@@ -2608,6 +2784,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_hsic480m_p1_clk = {
@@ -2618,6 +2795,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &dpll_usb_m2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_hsic60m_p1_clk = {
@@ -2628,6 +2806,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_hsic60m_p2_clk = {
@@ -2638,6 +2817,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_hsic480m_p2_clk = {
@@ -2648,6 +2828,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &dpll_usb_m2_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_func48mclk = {
@@ -2658,6 +2839,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &func_48mc_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_host_hs_fck = {
@@ -2668,6 +2850,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel otg_60m_gfclk_sel[] = {
@@ -2685,6 +2868,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_60M_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_otg_hs_xclk = {
@@ -2695,6 +2879,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &otg_60m_gfclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_otg_hs_ick = {
@@ -2705,6 +2890,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &l3_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_phy_cm_clk32k = {
@@ -2715,6 +2901,7 @@
 	.clkdm_name	= "l4_ao_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_tll_hs_usb_ch2_clk = {
@@ -2725,6 +2912,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_tll_hs_usb_ch0_clk = {
@@ -2735,6 +2923,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_tll_hs_usb_ch1_clk = {
@@ -2745,6 +2934,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &init_60m_fclk,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usb_tll_hs_ick = {
@@ -2755,6 +2945,7 @@
 	.clkdm_name	= "l3_init_clkdm",
 	.parent		= &l4_div_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static const struct clksel_rate div2_14to18_rates[] = {
@@ -2776,6 +2967,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_DIV_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -2788,6 +2980,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &usim_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk usim_ick = {
@@ -2798,6 +2991,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk wd_timer2_fck = {
@@ -2808,6 +3002,7 @@
 	.clkdm_name	= "l4_wkup_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk wd_timer3_fck = {
@@ -2818,6 +3013,7 @@
 	.clkdm_name	= "abe_clkdm",
 	.parent		= &sys_32k_ck,
 	.recalc		= &followparent_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /* Remaining optional clocks */
@@ -2834,6 +3030,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_PMD_STM_CLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -2851,6 +3048,7 @@
 	.clksel_mask	= OMAP4430_CLKSEL_PMD_TRACE_CLK_MASK,
 	.ops		= &clkops_null,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.round_rate	= &omap2_clksel_round_rate,
 	.set_rate	= &omap2_clksel_set_rate,
 };
@@ -2873,6 +3071,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK0,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK0,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 };
@@ -2886,6 +3085,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK1,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK1,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 };
@@ -2899,6 +3099,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK2,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK2,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 };
@@ -2911,6 +3112,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK3,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK3,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 	.round_rate	= &omap2_clksel_round_rate,
@@ -2926,6 +3128,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK4,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK4,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 };
@@ -2939,6 +3142,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLK5,
 	.clksel_mask	= OMAP4_SRCSELECT_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 	.enable_reg	= OMAP4_SCRM_AUXCLK5,
 	.enable_bit	= OMAP4_ENABLE_SHIFT,
 };
@@ -2962,6 +3166,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ0,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk auxclkreq1_ck = {
@@ -2973,6 +3178,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ1,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk auxclkreq2_ck = {
@@ -2984,6 +3190,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ2,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk auxclkreq3_ck = {
@@ -2995,6 +3202,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ3,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk auxclkreq4_ck = {
@@ -3006,6 +3214,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ4,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 static struct clk auxclkreq5_ck = {
@@ -3017,6 +3226,7 @@
 	.clksel_reg	= OMAP4_SCRM_AUXCLKREQ5,
 	.clksel_mask	= OMAP4_MAPPING_MASK,
 	.recalc		= &omap2_clksel_recalc,
+	.speculate	= &omap2_clksel_speculate,
 };
 
 /*
