

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Oct 18 21:15:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.987 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|        3|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        3|      74|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done                             |   9|          2|    1|          2|
    |gmem_conv2d_32_feature_map_c_blk_n  |   9|          2|    1|          2|
    |gmem_conv2d_64_feature_map_c_blk_n  |   9|          2|    1|          2|
    |gmem_dense_feature_map_c_blk_n      |   9|          2|    1|          2|
    |gmem_maxp2d_32_feature_map_c_blk_n  |   9|          2|    1|          2|
    |gmem_maxp2d_64_feature_map_c_blk_n  |   9|          2|    1|          2|
    |gmem_softmax_feature_map_c_blk_n    |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  72|         16|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|start_full_n                                 |   in|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_continue                                  |   in|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|start_out                                    |  out|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|start_write                                  |  out|    1|  ap_ctrl_hs|                    entry_proc|  return value|
|gmem_conv2d_32_feature_map                   |   in|   64|     ap_none|    gmem_conv2d_32_feature_map|        scalar|
|gmem_conv2d_32_feature_map_c_din             |  out|   64|     ap_fifo|  gmem_conv2d_32_feature_map_c|       pointer|
|gmem_conv2d_32_feature_map_c_num_data_valid  |   in|    5|     ap_fifo|  gmem_conv2d_32_feature_map_c|       pointer|
|gmem_conv2d_32_feature_map_c_fifo_cap        |   in|    5|     ap_fifo|  gmem_conv2d_32_feature_map_c|       pointer|
|gmem_conv2d_32_feature_map_c_full_n          |   in|    1|     ap_fifo|  gmem_conv2d_32_feature_map_c|       pointer|
|gmem_conv2d_32_feature_map_c_write           |  out|    1|     ap_fifo|  gmem_conv2d_32_feature_map_c|       pointer|
|gmem_maxp2d_32_feature_map                   |   in|   64|     ap_none|    gmem_maxp2d_32_feature_map|        scalar|
|gmem_maxp2d_32_feature_map_c_din             |  out|   64|     ap_fifo|  gmem_maxp2d_32_feature_map_c|       pointer|
|gmem_maxp2d_32_feature_map_c_num_data_valid  |   in|    5|     ap_fifo|  gmem_maxp2d_32_feature_map_c|       pointer|
|gmem_maxp2d_32_feature_map_c_fifo_cap        |   in|    5|     ap_fifo|  gmem_maxp2d_32_feature_map_c|       pointer|
|gmem_maxp2d_32_feature_map_c_full_n          |   in|    1|     ap_fifo|  gmem_maxp2d_32_feature_map_c|       pointer|
|gmem_maxp2d_32_feature_map_c_write           |  out|    1|     ap_fifo|  gmem_maxp2d_32_feature_map_c|       pointer|
|gmem_conv2d_64_feature_map                   |   in|   64|     ap_none|    gmem_conv2d_64_feature_map|        scalar|
|gmem_conv2d_64_feature_map_c_din             |  out|   64|     ap_fifo|  gmem_conv2d_64_feature_map_c|       pointer|
|gmem_conv2d_64_feature_map_c_num_data_valid  |   in|    5|     ap_fifo|  gmem_conv2d_64_feature_map_c|       pointer|
|gmem_conv2d_64_feature_map_c_fifo_cap        |   in|    5|     ap_fifo|  gmem_conv2d_64_feature_map_c|       pointer|
|gmem_conv2d_64_feature_map_c_full_n          |   in|    1|     ap_fifo|  gmem_conv2d_64_feature_map_c|       pointer|
|gmem_conv2d_64_feature_map_c_write           |  out|    1|     ap_fifo|  gmem_conv2d_64_feature_map_c|       pointer|
|gmem_maxp2d_64_feature_map                   |   in|   64|     ap_none|    gmem_maxp2d_64_feature_map|        scalar|
|gmem_maxp2d_64_feature_map_c_din             |  out|   64|     ap_fifo|  gmem_maxp2d_64_feature_map_c|       pointer|
|gmem_maxp2d_64_feature_map_c_num_data_valid  |   in|    5|     ap_fifo|  gmem_maxp2d_64_feature_map_c|       pointer|
|gmem_maxp2d_64_feature_map_c_fifo_cap        |   in|    5|     ap_fifo|  gmem_maxp2d_64_feature_map_c|       pointer|
|gmem_maxp2d_64_feature_map_c_full_n          |   in|    1|     ap_fifo|  gmem_maxp2d_64_feature_map_c|       pointer|
|gmem_maxp2d_64_feature_map_c_write           |  out|    1|     ap_fifo|  gmem_maxp2d_64_feature_map_c|       pointer|
|gmem_dense_feature_map                       |   in|   64|     ap_none|        gmem_dense_feature_map|        scalar|
|gmem_dense_feature_map_c_din                 |  out|   64|     ap_fifo|      gmem_dense_feature_map_c|       pointer|
|gmem_dense_feature_map_c_num_data_valid      |   in|    5|     ap_fifo|      gmem_dense_feature_map_c|       pointer|
|gmem_dense_feature_map_c_fifo_cap            |   in|    5|     ap_fifo|      gmem_dense_feature_map_c|       pointer|
|gmem_dense_feature_map_c_full_n              |   in|    1|     ap_fifo|      gmem_dense_feature_map_c|       pointer|
|gmem_dense_feature_map_c_write               |  out|    1|     ap_fifo|      gmem_dense_feature_map_c|       pointer|
|gmem_softmax_feature_map                     |   in|   64|     ap_none|      gmem_softmax_feature_map|        scalar|
|gmem_softmax_feature_map_c_din               |  out|   64|     ap_fifo|    gmem_softmax_feature_map_c|       pointer|
|gmem_softmax_feature_map_c_num_data_valid    |   in|    5|     ap_fifo|    gmem_softmax_feature_map_c|       pointer|
|gmem_softmax_feature_map_c_fifo_cap          |   in|    5|     ap_fifo|    gmem_softmax_feature_map_c|       pointer|
|gmem_softmax_feature_map_c_full_n            |   in|    1|     ap_fifo|    gmem_softmax_feature_map_c|       pointer|
|gmem_softmax_feature_map_c_write             |  out|    1|     ap_fifo|    gmem_softmax_feature_map_c|       pointer|
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%gmem_softmax_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_softmax_feature_map"   --->   Operation 3 'read' 'gmem_softmax_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%gmem_dense_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_dense_feature_map"   --->   Operation 4 'read' 'gmem_dense_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%gmem_maxp2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_maxp2d_64_feature_map"   --->   Operation 5 'read' 'gmem_maxp2d_64_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%gmem_conv2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_conv2d_64_feature_map"   --->   Operation 6 'read' 'gmem_conv2d_64_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%gmem_maxp2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_maxp2d_32_feature_map"   --->   Operation 7 'read' 'gmem_maxp2d_32_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%gmem_conv2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_conv2d_32_feature_map"   --->   Operation 8 'read' 'gmem_conv2d_32_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_softmax_feature_map_c, i64 %gmem_softmax_feature_map_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_dense_feature_map_c, i64 %gmem_dense_feature_map_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_conv2d_64_feature_map_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.98ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_conv2d_32_feature_map_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_conv2d_32_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_conv2d_32_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_maxp2d_32_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_maxp2d_32_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_conv2d_64_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_conv2d_64_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_maxp2d_64_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_maxp2d_64_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_dense_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_dense_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_softmax_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_softmax_feature_map_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0               (specinterface) [ 00]
gmem_softmax_feature_map_read   (read         ) [ 00]
gmem_dense_feature_map_read     (read         ) [ 00]
gmem_maxp2d_64_feature_map_read (read         ) [ 00]
gmem_conv2d_64_feature_map_read (read         ) [ 00]
gmem_maxp2d_32_feature_map_read (read         ) [ 00]
gmem_conv2d_32_feature_map_read (read         ) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
ret_ln0                         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_conv2d_32_feature_map">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_conv2d_32_feature_map"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_conv2d_32_feature_map_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_conv2d_32_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_maxp2d_32_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_maxp2d_32_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_maxp2d_32_feature_map_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_maxp2d_32_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem_conv2d_64_feature_map">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_conv2d_64_feature_map"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem_conv2d_64_feature_map_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_conv2d_64_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem_maxp2d_64_feature_map">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_maxp2d_64_feature_map"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_maxp2d_64_feature_map_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_maxp2d_64_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_dense_feature_map">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_dense_feature_map"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_dense_feature_map_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_dense_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_softmax_feature_map">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_softmax_feature_map"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_softmax_feature_map_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_softmax_feature_map_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="gmem_softmax_feature_map_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_softmax_feature_map_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="gmem_dense_feature_map_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_dense_feature_map_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="gmem_maxp2d_64_feature_map_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_maxp2d_64_feature_map_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="gmem_conv2d_64_feature_map_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_conv2d_64_feature_map_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="gmem_maxp2d_32_feature_map_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_maxp2d_32_feature_map_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem_conv2d_32_feature_map_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_conv2d_32_feature_map_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="40" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="44" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="50" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="56" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="62" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="68" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_conv2d_32_feature_map_c | {1 }
	Port: gmem_maxp2d_32_feature_map_c | {1 }
	Port: gmem_conv2d_64_feature_map_c | {1 }
	Port: gmem_maxp2d_64_feature_map_c | {1 }
	Port: gmem_dense_feature_map_c | {1 }
	Port: gmem_softmax_feature_map_c | {1 }
 - Input state : 
	Port: entry_proc : gmem_conv2d_32_feature_map | {1 }
	Port: entry_proc : gmem_conv2d_32_feature_map_c | {}
	Port: entry_proc : gmem_maxp2d_32_feature_map | {1 }
	Port: entry_proc : gmem_maxp2d_32_feature_map_c | {}
	Port: entry_proc : gmem_conv2d_64_feature_map | {1 }
	Port: entry_proc : gmem_conv2d_64_feature_map_c | {}
	Port: entry_proc : gmem_maxp2d_64_feature_map | {1 }
	Port: entry_proc : gmem_maxp2d_64_feature_map_c | {}
	Port: entry_proc : gmem_dense_feature_map | {1 }
	Port: entry_proc : gmem_dense_feature_map_c | {}
	Port: entry_proc : gmem_softmax_feature_map | {1 }
	Port: entry_proc : gmem_softmax_feature_map_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|
| Operation|               Functional Unit              |
|----------|--------------------------------------------|
|          |  gmem_softmax_feature_map_read_read_fu_44  |
|          |   gmem_dense_feature_map_read_read_fu_50   |
|   read   | gmem_maxp2d_64_feature_map_read_read_fu_56 |
|          | gmem_conv2d_64_feature_map_read_read_fu_62 |
|          | gmem_maxp2d_32_feature_map_read_read_fu_68 |
|          | gmem_conv2d_32_feature_map_read_read_fu_74 |
|----------|--------------------------------------------|
|          |            write_ln0_write_fu_80           |
|          |            write_ln0_write_fu_88           |
|   write  |            write_ln0_write_fu_96           |
|          |           write_ln0_write_fu_104           |
|          |           write_ln0_write_fu_112           |
|          |           write_ln0_write_fu_120           |
|----------|--------------------------------------------|
|   Total  |                                            |
|----------|--------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
