// Seed: 1069264020
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    input tri1 id_6
    , id_22,
    output logic id_7,
    input uwire id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    inout wor id_12,
    output tri id_13,
    output tri id_14,
    output supply0 id_15,
    output uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    output tri0 id_20
);
  wire id_23;
  ;
  wire id_24;
  assign id_12 = id_22;
  id_25 :
  assert property (@(negedge 1) 1 & -1)
  else if (1) id_7 = id_6;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_25
  );
endmodule
