Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 25 10:28:25 2025
| Host         : IIEzc running 64-bit major release  (build 9200)
| Command      : report_methodology -file kyber_ntt_wrapper_methodology_drc_routed.rpt -pb kyber_ntt_wrapper_methodology_drc_routed.pb -rpx kyber_ntt_wrapper_methodology_drc_routed.rpx
| Design       : kyber_ntt_wrapper
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+--------+----------+---------------------------+------------+
| Rule   | Severity | Description               | Violations |
+--------+----------+---------------------------+------------+
| DPIR-1 | Warning  | Asynchronous driver check | 28         |
+--------+----------+---------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product input pin ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>


