# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../validate_math.ip_user_files/bd/design_1/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../validate_math.srcs/sources_1/bd/design_1/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ipshared/5e66/image_loader_module.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_image_loader_module_0_0/sim/design_1_image_loader_module_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/src/ila_0/sim/ila_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ipshared/1e62/perceptron.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/sim/design_1_perceptron_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_1/sim/design_1_perceptron_0_1.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_2/sim/design_1_perceptron_0_2.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ipshared/c04c/axi4_lite_register_module.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ipshared/9576/axi4_lite_layer_connector.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_layer_conn_0_0/sim/design_1_axi4_lite_layer_conn_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../../validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \
"../../../../validate_math.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../validate_math.srcs/sim_1/new/test_read_write_file_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
