<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p60" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_60{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_60{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_60{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_60{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_60{left:145px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t6_60{left:145px;bottom:850px;}
#t7_60{left:182px;bottom:850px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t8_60{left:145px;bottom:821px;}
#t9_60{left:182px;bottom:821px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#ta_60{left:261px;bottom:821px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tb_60{left:392px;bottom:821px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#tc_60{left:182px;bottom:805px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_60{left:629px;bottom:806px;letter-spacing:-0.01px;}
#te_60{left:182px;bottom:788px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#tf_60{left:182px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tg_60{left:145px;bottom:742px;}
#th_60{left:182px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_60{left:145px;bottom:713px;}
#tj_60{left:182px;bottom:713px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tk_60{left:145px;bottom:685px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tl_60{left:145px;bottom:656px;letter-spacing:-0.1px;}
#tm_60{left:182px;bottom:656px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#tn_60{left:462px;bottom:657px;letter-spacing:-0.24px;}
#to_60{left:524px;bottom:656px;letter-spacing:-0.07px;}
#tp_60{left:539px;bottom:657px;letter-spacing:-0.24px;}
#tq_60{left:598px;bottom:656px;letter-spacing:-0.14px;word-spacing:-0.21px;}
#tr_60{left:182px;bottom:640px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#ts_60{left:182px;bottom:623px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tt_60{left:145px;bottom:594px;letter-spacing:-0.1px;}
#tu_60{left:182px;bottom:594px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tv_60{left:182px;bottom:577px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tw_60{left:182px;bottom:560px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tx_60{left:182px;bottom:537px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ty_60{left:206px;bottom:517px;letter-spacing:-0.24px;word-spacing:0.04px;}
#tz_60{left:182px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_60{left:182px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t11_60{left:182px;bottom:460px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_60{left:145px;bottom:431px;letter-spacing:-0.07px;}
#t13_60{left:182px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t14_60{left:694px;bottom:431px;letter-spacing:-0.09px;}
#t15_60{left:182px;bottom:414px;letter-spacing:-0.14px;}
#t16_60{left:219px;bottom:414px;letter-spacing:-0.11px;}
#t17_60{left:432px;bottom:414px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t18_60{left:509px;bottom:414px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_60{left:145px;bottom:385px;letter-spacing:-0.09px;}
#t1a_60{left:182px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1b_60{left:145px;bottom:356px;letter-spacing:-0.09px;}
#t1c_60{left:182px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_60{left:530px;bottom:357px;letter-spacing:-0.01px;}
#t1e_60{left:624px;bottom:356px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1f_60{left:182px;bottom:339px;letter-spacing:-0.11px;}
#t1g_60{left:145px;bottom:310px;letter-spacing:-0.09px;}
#t1h_60{left:182px;bottom:310px;letter-spacing:-0.1px;}
#t1i_60{left:431px;bottom:311px;letter-spacing:-0.01px;}
#t1j_60{left:525px;bottom:310px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1k_60{left:182px;bottom:293px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_60{left:182px;bottom:276px;letter-spacing:-0.18px;}
#t1m_60{left:145px;bottom:247px;letter-spacing:-0.1px;}
#t1n_60{left:182px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_60{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_60{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_60{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_60{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_60{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_60{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_60{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts60" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg60Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg60" style="-webkit-user-select: none;"><object width="825" height="990" data="60/60.svg" type="image/svg+xml" id="pdf60" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_60" class="t s1_60">Programmers’ Model </span>
<span id="t2_60" class="t s2_60">A2-22 </span><span id="t3_60" class="t s1_60">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_60" class="t s2_60">ARM DDI 0100I </span>
<span id="t5_60" class="t s3_60">Instructions that access data memory can modify registers in the following ways: </span>
<span id="t6_60" class="t s3_60">• </span><span id="t7_60" class="t s3_60">By loading values into one or more of the general-purpose registers, that can include the PC. </span>
<span id="t8_60" class="t s3_60">• </span><span id="t9_60" class="t s3_60">By specifying </span><span id="ta_60" class="t s4_60">base register write-back</span><span id="tb_60" class="t s3_60">, in which the base register used in the address calculation has </span>
<span id="tc_60" class="t s3_60">a modified value written to it. All instructions that allow this to be specified have </span><span id="td_60" class="t s5_60">UNPREDICTABLE </span>
<span id="te_60" class="t s3_60">results if base register write-back is specified and the base register is the PC, so only general-purpose </span>
<span id="tf_60" class="t s3_60">registers other than the PC can legitimately be modified in this way. </span>
<span id="tg_60" class="t s3_60">• </span><span id="th_60" class="t s3_60">By loading values into coprocessor registers. </span>
<span id="ti_60" class="t s3_60">• </span><span id="tj_60" class="t s3_60">By modifying the CPSR. </span>
<span id="tk_60" class="t s3_60">If a Data Abort occurs, the values left in these registers are determined by the following rules: </span>
<span id="tl_60" class="t s3_60">1. </span><span id="tm_60" class="t s3_60">The PC value on entry to the Data Abort handler is </span><span id="tn_60" class="t v0_60 s6_60">0x00000010 </span><span id="to_60" class="t s3_60">or </span><span id="tp_60" class="t v0_60 s6_60">0xFFFF0010</span><span id="tq_60" class="t s3_60">, and the R14_abt value </span>
<span id="tr_60" class="t s3_60">is determined from the address of the aborted instruction. Neither is affected in any way by the results </span>
<span id="ts_60" class="t s3_60">of any PC load specified by the instruction. </span>
<span id="tt_60" class="t s3_60">2. </span><span id="tu_60" class="t s3_60">If base register write-back is not specified, the base register value is unchanged. This applies even if </span>
<span id="tv_60" class="t s3_60">the instruction loaded its own base register and the memory access to load the base register occurred </span>
<span id="tw_60" class="t s3_60">earlier than the aborting access. </span>
<span id="tx_60" class="t s3_60">For example, suppose the instruction is: </span>
<span id="ty_60" class="t v0_60 s6_60">LDMIA R0,{R0,R1,R2} </span>
<span id="tz_60" class="t s3_60">and the implementation loads the new R0 value, then the new R1 value and finally the new R2 value. </span>
<span id="t10_60" class="t s3_60">If a Data Abort occurs on any of the accesses, the value in the base register R0 of the instruction is </span>
<span id="t11_60" class="t s3_60">unchanged. This applies even if it was the load of R1 or R2 that aborted, rather than the load of R0. </span>
<span id="t12_60" class="t s3_60">3. </span><span id="t13_60" class="t s3_60">If base register write-back is specified, the value left in the base register is determined by the </span><span id="t14_60" class="t s4_60">abort </span>
<span id="t15_60" class="t s4_60">model </span><span id="t16_60" class="t s3_60">of the implementation, as described in </span><span id="t17_60" class="t s4_60">Abort models </span><span id="t18_60" class="t s3_60">on page A2-23. </span>
<span id="t19_60" class="t s3_60">4. </span><span id="t1a_60" class="t s3_60">If the instruction only loads one general-purpose register, the value in that register is unchanged. </span>
<span id="t1b_60" class="t s3_60">5. </span><span id="t1c_60" class="t s3_60">If the instruction loads more than one general-purpose register, </span><span id="t1d_60" class="t s5_60">UNPREDICTABLE </span><span id="t1e_60" class="t s3_60">values are left in </span>
<span id="t1f_60" class="t s3_60">destination registers that are neither the PC nor the base register of the instruction. </span>
<span id="t1g_60" class="t s3_60">6. </span><span id="t1h_60" class="t s3_60">If the instruction loads coprocessor registers, </span><span id="t1i_60" class="t s5_60">UNPREDICTABLE </span><span id="t1j_60" class="t s3_60">values are left in the destination </span>
<span id="t1k_60" class="t s3_60">coprocessor registers, unless otherwise specified in the instruction set description of the specific </span>
<span id="t1l_60" class="t s3_60">coprocessor. </span>
<span id="t1m_60" class="t s3_60">7. </span><span id="t1n_60" class="t s3_60">CPSR bits not defined as updated on exception entry maintain their current value. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
