0.6
2018.2
Jun 14 2018
20:07:38
/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.sim/sim_1/synth/timing/xsim/Test_AFC_time_synth.v,1685393705,verilog,,,,ALU;BR;MI;PipeLine;PipeLine_0;PipeLine_1;PipeLine_2;glbl;processor,,,,,,,,
/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.srcs/sim_1/new/Test_AFC.vhd,1685301646,vhdl,,,,test_afc,,,,,,,,
