
12.MQandPIR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009674  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  08009818  08009818  0000a818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009dd4  08009dd4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009dd4  08009dd4  0000add4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ddc  08009ddc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ddc  08009ddc  0000addc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009de0  08009de0  0000ade0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009de4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000758  200001d4  08009fb8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000092c  08009fb8  0000b92c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128d6  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b6  00000000  00000000  0001dada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00020490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1b  00000000  00000000  00021678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194a6  00000000  00000000  00022493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c27  00000000  00000000  0003b939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eaa2  00000000  00000000  00051560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0002  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006060  00000000  00000000  000f0048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000f60a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080097fc 	.word	0x080097fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080097fc 	.word	0x080097fc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <Set_Pin_Mode>:
  * @brief  The internal function is used as gpio pin mode
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Input or Output
  */
static void Set_Pin_Mode(DHTxx_Drv_t *DHT, PinMode Mode)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_INPUT);
	}else{
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_OUTPUT);
	}
#else
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = DHT->DataPin;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	889b      	ldrh	r3, [r3, #4]
 8000fc4:	60fb      	str	r3, [r7, #12]
	if(Mode == Input)
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d102      	bne.n	8000fd2 <Set_Pin_Mode+0x2e>
	{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	e001      	b.n	8000fd6 <Set_Pin_Mode+0x32>
	}else{
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
	}
	HAL_GPIO_Init(DHT->DataPort, &GPIO_InitStruct);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f107 020c 	add.w	r2, r7, #12
 8000fde:	4611      	mov	r1, r2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 f91b 	bl	800321c <HAL_GPIO_Init>
#endif
}
 8000fe6:	bf00      	nop
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <Set_Pin_Level>:
  * @brief  The internal function is used as gpio pin level
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Level: Set/High = 1, Reset/Low = 0
  */
static void Set_Pin_Level(DHTxx_Drv_t *DHT, uint8_t Level)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(DHT->DataPort, DHT->DataPin);
	}else{
		LL_GPIO_ResetOutputPin(DHT->DataPort, DHT->DataPin);
	}
#else
	HAL_GPIO_WritePin(DHT->DataPort, DHT->DataPin, Level);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6818      	ldr	r0, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	889b      	ldrh	r3, [r3, #4]
 8001002:	78fa      	ldrb	r2, [r7, #3]
 8001004:	4619      	mov	r1, r3
 8001006:	f002 faa5 	bl	8003554 <HAL_GPIO_WritePin>
#endif
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <Bus_Read>:
  * @brief  The internal function is used to read data pin
  * @retval Pin level status
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t Bus_Read(DHTxx_Drv_t *DHT)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
#ifdef LL_Driver
	return ((DHT->DataPort->IDR & DHT->DataPin) != 0x00U) ? 1 : 0;
#else
	return HAL_GPIO_ReadPin(DHT->DataPort, DHT->DataPin);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	889b      	ldrh	r3, [r3, #4]
 8001022:	4619      	mov	r1, r3
 8001024:	4610      	mov	r0, r2
 8001026:	f002 fa7d 	bl	8003524 <HAL_GPIO_ReadPin>
 800102a:	4603      	mov	r3, r0
#endif
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <DHT_Check_Response>:
  * @brief  The internal function is used to check sensor response
  * @param  DHT		DHTxx_Drv_t
  * @retval OK = 1, Failed = -1
  */
static uint8_t DHT_Check_Response(DHTxx_Drv_t *DHT)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	uint8_t Response = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]

	/* Set Data pin as Output */
	Set_Pin_Mode(DHT, Output);
 8001040:	2101      	movs	r1, #1
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffae 	bl	8000fa4 <Set_Pin_Mode>
	/* Reset Data Pin */
	Set_Pin_Level(DHT, 0);
 8001048:	2100      	movs	r1, #0
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f7ff ffcf 	bl	8000fee <Set_Pin_Level>

	/* Delay waiting
	 * DHT22 = 1.2ms(give extra delay)
	 * DHT11 = 18ms
	 */
	DwtDelay_us((DHT->Type == DHT22) ? 1500 : 18000);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	799b      	ldrb	r3, [r3, #6]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d102      	bne.n	800105e <DHT_Check_Response+0x2a>
 8001058:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800105c:	e001      	b.n	8001062 <DHT_Check_Response+0x2e>
 800105e:	f244 6350 	movw	r3, #18000	@ 0x4650
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f94a 	bl	80012fc <DwtDelay_us>

	/* Set Data Pin */
	Set_Pin_Level(DHT, 1);
 8001068:	2101      	movs	r1, #1
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffbf 	bl	8000fee <Set_Pin_Level>
	/* Delay 20us */
	DwtDelay_us(20);
 8001070:	2014      	movs	r0, #20
 8001072:	f000 f943 	bl	80012fc <DwtDelay_us>
	/* Set Data pin as Input */
	Set_Pin_Mode(DHT, Input);
 8001076:	2100      	movs	r1, #0
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ff93 	bl	8000fa4 <Set_Pin_Mode>
	/* Delay 40us */
	DwtDelay_us(40);
 800107e:	2028      	movs	r0, #40	@ 0x28
 8001080:	f000 f93c 	bl	80012fc <DwtDelay_us>

	if(!Bus_Read(DHT))
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ffc4 	bl	8001012 <Bus_Read>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d10c      	bne.n	80010aa <DHT_Check_Response+0x76>
	{
		DwtDelay_us(80);
 8001090:	2050      	movs	r0, #80	@ 0x50
 8001092:	f000 f933 	bl	80012fc <DwtDelay_us>
		/* if the pin is high, response is ok */
		Response = (Bus_Read(DHT)) ? 1 : -1;
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ffbb 	bl	8001012 <Bus_Read>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <DHT_Check_Response+0x72>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <DHT_Check_Response+0x74>
 80010a6:	23ff      	movs	r3, #255	@ 0xff
 80010a8:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait for the pin to go reset */
	while(Bus_Read(DHT)) {};
 80010aa:	bf00      	nop
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ffb0 	bl	8001012 <Bus_Read>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1f9      	bne.n	80010ac <DHT_Check_Response+0x78>

	return Response;
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <DHT_Read>:
/**
  * @brief  The internal function is used to read sensor data and return as byte
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t DHT_Read(DHTxx_Drv_t *DHT)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b084      	sub	sp, #16
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
	uint8_t i, j;
	for(j = 0; j < 8; j++)
 80010ca:	2300      	movs	r3, #0
 80010cc:	73bb      	strb	r3, [r7, #14]
 80010ce:	e034      	b.n	800113a <DHT_Read+0x78>
	{
		/* Wait for pin to go high */
		while(!Bus_Read(DHT));
 80010d0:	bf00      	nop
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ff9d 	bl	8001012 <Bus_Read>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d0f9      	beq.n	80010d2 <DHT_Read+0x10>
		/* Delay 40us */
		DwtDelay_us(40);
 80010de:	2028      	movs	r0, #40	@ 0x28
 80010e0:	f000 f90c 	bl	80012fc <DwtDelay_us>

		/* If the pin go reset */
		if(!Bus_Read(DHT))
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff94 	bl	8001012 <Bus_Read>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d10e      	bne.n	800110e <DHT_Read+0x4c>
		{
			i &= ~(1 << (7 - j));   // write 0
 80010f0:	7bbb      	ldrb	r3, [r7, #14]
 80010f2:	f1c3 0307 	rsb	r3, r3, #7
 80010f6:	2201      	movs	r2, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	b25b      	sxtb	r3, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	b25a      	sxtb	r2, r3
 8001102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001106:	4013      	ands	r3, r2
 8001108:	b25b      	sxtb	r3, r3
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	e00b      	b.n	8001126 <DHT_Read+0x64>
		}else{
			i |= (1 << (7 - j));  // if the pin is high, write 1
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	f1c3 0307 	rsb	r3, r3, #7
 8001114:	2201      	movs	r2, #1
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	b25a      	sxtb	r2, r3
 800111c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001120:	4313      	orrs	r3, r2
 8001122:	b25b      	sxtb	r3, r3
 8001124:	73fb      	strb	r3, [r7, #15]
		}

		/* Wait the pin go reset */
		while(Bus_Read(DHT));
 8001126:	bf00      	nop
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ff72 	bl	8001012 <Bus_Read>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1f9      	bne.n	8001128 <DHT_Read+0x66>
	for(j = 0; j < 8; j++)
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	3301      	adds	r3, #1
 8001138:	73bb      	strb	r3, [r7, #14]
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	2b07      	cmp	r3, #7
 800113e:	d9c7      	bls.n	80010d0 <DHT_Read+0xe>
	}
	return i;
 8001140:	7bfb      	ldrb	r3, [r7, #15]
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <DHT_GetData>:
  * @brief  The function is used as get temperature and humidity and return in
  * 		data structure
  * @param  DHT		DHTxx_Drv_t
  */
void DHT_GetData(DHTxx_Drv_t *DHT)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	if(DHT_Check_Response(DHT))
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff6d 	bl	8001034 <DHT_Check_Response>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 8091 	beq.w	8001284 <DHT_GetData+0x138>
	{
		DHT->Data.Rh1 = DHT_Read(DHT);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff ffad 	bl	80010c2 <DHT_Read>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	721a      	strb	r2, [r3, #8]
		DHT->Data.Rh2 = DHT_Read(DHT);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ffa6 	bl	80010c2 <DHT_Read>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	725a      	strb	r2, [r3, #9]
		DHT->Data.Tp1 = DHT_Read(DHT);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff9f 	bl	80010c2 <DHT_Read>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	729a      	strb	r2, [r3, #10]
		DHT->Data.Tp2 = DHT_Read(DHT);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff98 	bl	80010c2 <DHT_Read>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	72da      	strb	r2, [r3, #11]
		DHT->Data.Sum = DHT_Read(DHT);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ff91 	bl	80010c2 <DHT_Read>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	819a      	strh	r2, [r3, #12]

		/* Check if data valid */
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	899b      	ldrh	r3, [r3, #12]
 80011ac:	4619      	mov	r1, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	7a1b      	ldrb	r3, [r3, #8]
 80011b2:	461a      	mov	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	7a5b      	ldrb	r3, [r3, #9]
 80011b8:	4413      	add	r3, r2
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	7a92      	ldrb	r2, [r2, #10]
 80011be:	4413      	add	r3, r2
				+ DHT->Data.Tp2))
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	7ad2      	ldrb	r2, [r2, #11]
 80011c4:	4413      	add	r3, r2
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 80011c6:	4299      	cmp	r1, r3
 80011c8:	d15c      	bne.n	8001284 <DHT_GetData+0x138>
		{
			if (DHT->Type == DHT22) {
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	799b      	ldrb	r3, [r3, #6]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d12e      	bne.n	8001230 <DHT_GetData+0xe4>
				// Cng thc c cho DHT22
				DHT->Temperature = ((DHT->Data.Tp1 << 8) | DHT->Data.Tp2) / 10.0;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	7a9b      	ldrb	r3, [r3, #10]
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	7ad2      	ldrb	r2, [r2, #11]
 80011dc:	4313      	orrs	r3, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f9b8 	bl	8000554 <__aeabi_i2d>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4b28      	ldr	r3, [pc, #160]	@ (800128c <DHT_GetData+0x140>)
 80011ea:	f7ff fb47 	bl	800087c <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f7ff fcef 	bl	8000bd8 <__aeabi_d2f>
 80011fa:	4602      	mov	r2, r0
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	611a      	str	r2, [r3, #16]
				DHT->Humidity = ((DHT->Data.Rh1 << 8) | DHT->Data.Rh2) / 10.0;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7a1b      	ldrb	r3, [r3, #8]
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	7a52      	ldrb	r2, [r2, #9]
 800120a:	4313      	orrs	r3, r2
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f9a1 	bl	8000554 <__aeabi_i2d>
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b1d      	ldr	r3, [pc, #116]	@ (800128c <DHT_GetData+0x140>)
 8001218:	f7ff fb30 	bl	800087c <__aeabi_ddiv>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	f7ff fcd8 	bl	8000bd8 <__aeabi_d2f>
 8001228:	4602      	mov	r2, r0
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	615a      	str	r2, [r3, #20]
				DHT->Temperature = DHT->Data.Tp1 + (DHT->Data.Tp2 * 0.1f);
				DHT->Humidity = DHT->Data.Rh1 + (DHT->Data.Rh2 * 0.1f);
			}
		}
	}
}
 800122e:	e029      	b.n	8001284 <DHT_GetData+0x138>
				DHT->Temperature = DHT->Data.Tp1 + (DHT->Data.Tp2 * 0.1f);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	7a9b      	ldrb	r3, [r3, #10]
 8001234:	ee07 3a90 	vmov	s15, r3
 8001238:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	7adb      	ldrb	r3, [r3, #11]
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001248:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001290 <DHT_GetData+0x144>
 800124c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edc3 7a04 	vstr	s15, [r3, #16]
				DHT->Humidity = DHT->Data.Rh1 + (DHT->Data.Rh2 * 0.1f);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	7a1b      	ldrb	r3, [r3, #8]
 800125e:	ee07 3a90 	vmov	s15, r3
 8001262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7a5b      	ldrb	r3, [r3, #9]
 800126a:	ee07 3a90 	vmov	s15, r3
 800126e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001272:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001290 <DHT_GetData+0x144>
 8001276:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800127a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40240000 	.word	0x40240000
 8001290:	3dcccccd 	.word	0x3dcccccd

08001294 <DwtInit>:

/**
  * @brief  Initialize DWT
  */
void DwtInit(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
	SysCClk 		= (SystemCoreClock / 1000000);	// Calculate in us
 8001298:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <DwtInit+0x48>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a10      	ldr	r2, [pc, #64]	@ (80012e0 <DwtInit+0x4c>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	0c9b      	lsrs	r3, r3, #18
 80012a4:	4a0f      	ldr	r2, [pc, #60]	@ (80012e4 <DwtInit+0x50>)
 80012a6:	6013      	str	r3, [r2, #0]
	DWT_LAR			|= DWT_LAR_UNLOCK;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <DwtInit+0x54>)
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	490e      	ldr	r1, [pc, #56]	@ (80012e8 <DwtInit+0x54>)
 80012ae:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <DwtInit+0x58>)
 80012b0:	4313      	orrs	r3, r2
 80012b2:	600b      	str	r3, [r1, #0]
	DEM_CR			|= (uint32_t)DEM_CR_TRCENA;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <DwtInit+0x5c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0d      	ldr	r2, [pc, #52]	@ (80012f0 <DwtInit+0x5c>)
 80012ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012be:	6013      	str	r3, [r2, #0]
	DWT_CYCCNT		= (uint32_t)0u;					// Reset the clock counter
 80012c0:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <DwtInit+0x60>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
	DWT_CR			|= (uint32_t)DWT_CR_CYCCNTENA;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <DwtInit+0x64>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <DwtInit+0x64>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6013      	str	r3, [r2, #0]
}
 80012d2:	bf00      	nop
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr
 80012dc:	20000000 	.word	0x20000000
 80012e0:	431bde83 	.word	0x431bde83
 80012e4:	200001f0 	.word	0x200001f0
 80012e8:	e0001fb0 	.word	0xe0001fb0
 80012ec:	c5acce55 	.word	0xc5acce55
 80012f0:	e000edfc 	.word	0xe000edfc
 80012f4:	e0001004 	.word	0xe0001004
 80012f8:	e0001000 	.word	0xe0001000

080012fc <DwtDelay_us>:
/**
  * @brief  Function to delay in microsecond
  * @param	usec	Period in microsecond
  */
inline void DwtDelay_us(uint32_t usec)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	start = DWT_CYCCNT;
 8001304:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <DwtDelay_us+0x38>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a0b      	ldr	r2, [pc, #44]	@ (8001338 <DwtDelay_us+0x3c>)
 800130a:	6013      	str	r3, [r2, #0]
	while(((DWT_CYCCNT - start) / SysCClk) < usec) {};
 800130c:	bf00      	nop
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <DwtDelay_us+0x38>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <DwtDelay_us+0x3c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	1ad2      	subs	r2, r2, r3
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <DwtDelay_us+0x40>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	429a      	cmp	r2, r3
 8001324:	d8f3      	bhi.n	800130e <DwtDelay_us+0x12>
}
 8001326:	bf00      	nop
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e0001004 	.word	0xe0001004
 8001338:	200001f4 	.word	0x200001f4
 800133c:	200001f0 	.word	0x200001f0

08001340 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af02      	add	r7, sp, #8
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	f023 030f 	bic.w	r3, r3, #15
 8001352:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	f043 030c 	orr.w	r3, r3, #12
 8001360:	b2db      	uxtb	r3, r3
 8001362:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	f043 0308 	orr.w	r3, r3, #8
 800136a:	b2db      	uxtb	r3, r3
 800136c:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	f043 030c 	orr.w	r3, r3, #12
 8001374:	b2db      	uxtb	r3, r3
 8001376:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8001378:	7bbb      	ldrb	r3, [r7, #14]
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	b2db      	uxtb	r3, r3
 8001380:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	791b      	ldrb	r3, [r3, #4]
 800138a:	4619      	mov	r1, r3
 800138c:	f107 0208 	add.w	r2, r7, #8
 8001390:	2364      	movs	r3, #100	@ 0x64
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	2304      	movs	r3, #4
 8001396:	f002 fa3b 	bl	8003810 <HAL_I2C_Master_Transmit>
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af02      	add	r7, sp, #8
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80013ae:	78fb      	ldrb	r3, [r7, #3]
 80013b0:	f023 030f 	bic.w	r3, r3, #15
 80013b4:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80013b6:	78fb      	ldrb	r3, [r7, #3]
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	f043 030d 	orr.w	r3, r3, #13
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	f043 0309 	orr.w	r3, r3, #9
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	f043 030d 	orr.w	r3, r3, #13
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	f043 0309 	orr.w	r3, r3, #9
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6818      	ldr	r0, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	791b      	ldrb	r3, [r3, #4]
 80013ec:	4619      	mov	r1, r3
 80013ee:	f107 0208 	add.w	r2, r7, #8
 80013f2:	2364      	movs	r3, #100	@ 0x64
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2304      	movs	r3, #4
 80013f8:	f002 fa0a 	bl	8003810 <HAL_I2C_Master_Transmit>
}
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 800140c:	2180      	movs	r1, #128	@ 0x80
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff ff96 	bl	8001340 <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	e006      	b.n	8001428 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 800141a:	2120      	movs	r1, #32
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ffc0 	bl	80013a2 <lcd_send_data>
    for (int i = 0; i < 80; i++)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	3301      	adds	r3, #1
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2b4f      	cmp	r3, #79	@ 0x4f
 800142c:	ddf5      	ble.n	800141a <lcd_clear+0x16>
    }
}
 800142e:	bf00      	nop
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b03      	cmp	r3, #3
 8001448:	d824      	bhi.n	8001494 <lcd_gotoxy+0x5c>
 800144a:	a201      	add	r2, pc, #4	@ (adr r2, 8001450 <lcd_gotoxy+0x18>)
 800144c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001450:	08001461 	.word	0x08001461
 8001454:	0800146b 	.word	0x0800146b
 8001458:	08001475 	.word	0x08001475
 800145c:	0800147f 	.word	0x0800147f
    {
        case 0: address = 0x80 + col; break;  // First row
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	3b80      	subs	r3, #128	@ 0x80
 8001466:	75fb      	strb	r3, [r7, #23]
 8001468:	e00e      	b.n	8001488 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	b2db      	uxtb	r3, r3
 800146e:	3b40      	subs	r3, #64	@ 0x40
 8001470:	75fb      	strb	r3, [r7, #23]
 8001472:	e009      	b.n	8001488 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	3b6c      	subs	r3, #108	@ 0x6c
 800147a:	75fb      	strb	r3, [r7, #23]
 800147c:	e004      	b.n	8001488 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	3b2c      	subs	r3, #44	@ 0x2c
 8001484:	75fb      	strb	r3, [r7, #23]
 8001486:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8001488:	7dfb      	ldrb	r3, [r7, #23]
 800148a:	4619      	mov	r1, r3
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7ff ff57 	bl	8001340 <lcd_send_cmd>
 8001492:	e000      	b.n	8001496 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8001494:	bf00      	nop
}
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80014a4:	2032      	movs	r0, #50	@ 0x32
 80014a6:	f001 f8ff 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80014aa:	2130      	movs	r1, #48	@ 0x30
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff47 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(5);
 80014b2:	2005      	movs	r0, #5
 80014b4:	f001 f8f8 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80014b8:	2130      	movs	r1, #48	@ 0x30
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff ff40 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(1);
 80014c0:	2001      	movs	r0, #1
 80014c2:	f001 f8f1 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80014c6:	2130      	movs	r1, #48	@ 0x30
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ff39 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(10);
 80014ce:	200a      	movs	r0, #10
 80014d0:	f001 f8ea 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80014d4:	2120      	movs	r1, #32
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff32 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(10);
 80014dc:	200a      	movs	r0, #10
 80014de:	f001 f8e3 	bl	80026a8 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80014e2:	2128      	movs	r1, #40	@ 0x28
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ff2b 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(1);
 80014ea:	2001      	movs	r0, #1
 80014ec:	f001 f8dc 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80014f0:	2108      	movs	r1, #8
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff24 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(1);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f001 f8d5 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 80014fe:	2101      	movs	r1, #1
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ff1d 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(2);
 8001506:	2002      	movs	r0, #2
 8001508:	f001 f8ce 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800150c:	2106      	movs	r1, #6
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ff16 	bl	8001340 <lcd_send_cmd>
    HAL_Delay(1);
 8001514:	2001      	movs	r0, #1
 8001516:	f001 f8c7 	bl	80026a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800151a:	210c      	movs	r1, #12
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ff0f 	bl	8001340 <lcd_send_cmd>
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8001534:	e007      	b.n	8001546 <lcd_puts+0x1c>
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	603a      	str	r2, [r7, #0]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4619      	mov	r1, r3
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff ff2e 	bl	80013a2 <lcd_send_data>
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f3      	bne.n	8001536 <lcd_puts+0xc>
}
 800154e:	bf00      	nop
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <main>:
void Process_Command(char* cmd_str); // Hm x l lnh
uint32_t ADC_Read_Channel(uint32_t channel);

/* Main ----------------------------------------------------------------------*/
int main(void)
{
 8001558:	b5b0      	push	{r4, r5, r7, lr}
 800155a:	b0b2      	sub	sp, #200	@ 0xc8
 800155c:	af08      	add	r7, sp, #32
  HAL_Init();
 800155e:	f001 f831 	bl	80025c4 <HAL_Init>
  SystemClock_Config();
 8001562:	f000 fae3 	bl	8001b2c <SystemClock_Config>

  MX_GPIO_Init();
 8001566:	f000 fc59 	bl	8001e1c <MX_GPIO_Init>
  MX_ADC1_Init();
 800156a:	f000 fb3d 	bl	8001be8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800156e:	f000 fb89 	bl	8001c84 <MX_I2C1_Init>
  MX_TIM4_Init();
 8001572:	f000 fbc3 	bl	8001cfc <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8001576:	f000 fc19 	bl	8001dac <MX_USART6_UART_Init>

  DwtInit();
 800157a:	f7ff fe8b 	bl	8001294 <DwtInit>

  // 1. LCD Init (Double Init as requested)
  lcd.hi2c = &hi2c1;
 800157e:	4b71      	ldr	r3, [pc, #452]	@ (8001744 <main+0x1ec>)
 8001580:	4a71      	ldr	r2, [pc, #452]	@ (8001748 <main+0x1f0>)
 8001582:	601a      	str	r2, [r3, #0]
  lcd.address = 0x4E;
 8001584:	4b6f      	ldr	r3, [pc, #444]	@ (8001744 <main+0x1ec>)
 8001586:	224e      	movs	r2, #78	@ 0x4e
 8001588:	711a      	strb	r2, [r3, #4]

  lcd_init(&lcd); // Ln 1
 800158a:	486e      	ldr	r0, [pc, #440]	@ (8001744 <main+0x1ec>)
 800158c:	f7ff ff86 	bl	800149c <lcd_init>
  HAL_Delay(100);
 8001590:	2064      	movs	r0, #100	@ 0x64
 8001592:	f001 f889 	bl	80026a8 <HAL_Delay>
  lcd_init(&lcd); // Ln 2 cho chc n
 8001596:	486b      	ldr	r0, [pc, #428]	@ (8001744 <main+0x1ec>)
 8001598:	f7ff ff80 	bl	800149c <lcd_init>

  lcd_clear(&lcd);
 800159c:	4869      	ldr	r0, [pc, #420]	@ (8001744 <main+0x1ec>)
 800159e:	f7ff ff31 	bl	8001404 <lcd_clear>
  lcd_puts(&lcd, "System Booting...");
 80015a2:	496a      	ldr	r1, [pc, #424]	@ (800174c <main+0x1f4>)
 80015a4:	4867      	ldr	r0, [pc, #412]	@ (8001744 <main+0x1ec>)
 80015a6:	f7ff ffc0 	bl	800152a <lcd_puts>
  HAL_Delay(1000);
 80015aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ae:	f001 f87b 	bl	80026a8 <HAL_Delay>

  // 2. Setup DHT
  dht11.DataPort = DHT22_GPIO_Port;
 80015b2:	4b67      	ldr	r3, [pc, #412]	@ (8001750 <main+0x1f8>)
 80015b4:	4a67      	ldr	r2, [pc, #412]	@ (8001754 <main+0x1fc>)
 80015b6:	601a      	str	r2, [r3, #0]
  dht11.DataPin = DHT22_Pin;
 80015b8:	4b65      	ldr	r3, [pc, #404]	@ (8001750 <main+0x1f8>)
 80015ba:	2220      	movs	r2, #32
 80015bc:	809a      	strh	r2, [r3, #4]
  dht11.Type = DHT11;
 80015be:	4b64      	ldr	r3, [pc, #400]	@ (8001750 <main+0x1f8>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	719a      	strb	r2, [r3, #6]

  // 3. Kt ni WiFi & Server (Ch  tin cy tuyt i)
  WiFi_Connect_Robust();
 80015c4:	f000 f93e 	bl	8001844 <WiFi_Connect_Robust>

  // 4. Setup Non-blocking cho vng lp chnh
  RB_Init(&wifi_rb);
 80015c8:	4863      	ldr	r0, [pc, #396]	@ (8001758 <main+0x200>)
 80015ca:	f000 fd03 	bl	8001fd4 <RB_Init>
  HAL_UART_Receive_IT(&huart6, &rx_data_temp, 1); // Bt u nhn ngt UART
 80015ce:	2201      	movs	r2, #1
 80015d0:	4962      	ldr	r1, [pc, #392]	@ (800175c <main+0x204>)
 80015d2:	4863      	ldr	r0, [pc, #396]	@ (8001760 <main+0x208>)
 80015d4:	f003 fe74 	bl	80052c0 <HAL_UART_Receive_IT>

  if(HAL_TIM_Base_Start_IT(&htim4) != HAL_OK) {
 80015d8:	4862      	ldr	r0, [pc, #392]	@ (8001764 <main+0x20c>)
 80015da:	f003 f91b 	bl	8004814 <HAL_TIM_Base_Start_IT>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <main+0x90>
      Error_Handler();
 80015e4:	f000 fcf0 	bl	8001fc8 <Error_Handler>
  }

  lcd_clear(&lcd);
 80015e8:	4856      	ldr	r0, [pc, #344]	@ (8001744 <main+0x1ec>)
 80015ea:	f7ff ff0b 	bl	8001404 <lcd_clear>
  lcd_puts(&lcd, "Ready: ");
 80015ee:	495e      	ldr	r1, [pc, #376]	@ (8001768 <main+0x210>)
 80015f0:	4854      	ldr	r0, [pc, #336]	@ (8001744 <main+0x1ec>)
 80015f2:	f7ff ff9a 	bl	800152a <lcd_puts>
  lcd_puts(&lcd, DEVICE_NODE_ID);
 80015f6:	495d      	ldr	r1, [pc, #372]	@ (800176c <main+0x214>)
 80015f8:	4852      	ldr	r0, [pc, #328]	@ (8001744 <main+0x1ec>)
 80015fa:	f7ff ff96 	bl	800152a <lcd_puts>

  uint32_t last_send_time = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  /* --- LOOP --- */
  while (1)
  {
      // --- A. X L NHN LNH (DOWNLINK) ---
      // c tng byte t RingBuffer  ghp thnh cu lnh
      while (!RB_IsEmpty(&wifi_rb))
 8001604:	e02d      	b.n	8001662 <main+0x10a>
      {
          uint8_t byte;
          RB_Get(&wifi_rb, &byte);
 8001606:	f107 039a 	add.w	r3, r7, #154	@ 0x9a
 800160a:	4619      	mov	r1, r3
 800160c:	4852      	ldr	r0, [pc, #328]	@ (8001758 <main+0x200>)
 800160e:	f000 fd1f 	bl	8002050 <RB_Get>

          // Nu gp k t xung dng (\n) -> Kt thc 1 lnh -> X l ngay
          if (byte == '\n' || byte == '\r')
 8001612:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8001616:	2b0a      	cmp	r3, #10
 8001618:	d003      	beq.n	8001622 <main+0xca>
 800161a:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 800161e:	2b0d      	cmp	r3, #13
 8001620:	d110      	bne.n	8001644 <main+0xec>
          {
              if (rx_line_index > 0) // Ch x l nu buffer c d liu
 8001622:	4b53      	ldr	r3, [pc, #332]	@ (8001770 <main+0x218>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d01b      	beq.n	8001662 <main+0x10a>
              {
                  rx_line_buffer[rx_line_index] = 0; // Null-terminate string
 800162a:	4b51      	ldr	r3, [pc, #324]	@ (8001770 <main+0x218>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	4b50      	ldr	r3, [pc, #320]	@ (8001774 <main+0x21c>)
 8001632:	2100      	movs	r1, #0
 8001634:	5499      	strb	r1, [r3, r2]
                  Process_Command(rx_line_buffer);   // <--- GI HM X L
 8001636:	484f      	ldr	r0, [pc, #316]	@ (8001774 <main+0x21c>)
 8001638:	f000 f8a4 	bl	8001784 <Process_Command>
                  rx_line_index = 0; // Reset index cho lnh tip theo
 800163c:	4b4c      	ldr	r3, [pc, #304]	@ (8001770 <main+0x218>)
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
              if (rx_line_index > 0) // Ch x l nu buffer c d liu
 8001642:	e00e      	b.n	8001662 <main+0x10a>
              }
          }
          else
          {
              // Gom k t vo buffer
              if (rx_line_index < sizeof(rx_line_buffer) - 1) {
 8001644:	4b4a      	ldr	r3, [pc, #296]	@ (8001770 <main+0x218>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	2b7e      	cmp	r3, #126	@ 0x7e
 800164a:	d80a      	bhi.n	8001662 <main+0x10a>
                  rx_line_buffer[rx_line_index++] = (char)byte;
 800164c:	4b48      	ldr	r3, [pc, #288]	@ (8001770 <main+0x218>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	b291      	uxth	r1, r2
 8001654:	4a46      	ldr	r2, [pc, #280]	@ (8001770 <main+0x218>)
 8001656:	8011      	strh	r1, [r2, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	f897 109a 	ldrb.w	r1, [r7, #154]	@ 0x9a
 800165e:	4b45      	ldr	r3, [pc, #276]	@ (8001774 <main+0x21c>)
 8001660:	5499      	strb	r1, [r3, r2]
      while (!RB_IsEmpty(&wifi_rb))
 8001662:	483d      	ldr	r0, [pc, #244]	@ (8001758 <main+0x200>)
 8001664:	f000 fd25 	bl	80020b2 <RB_IsEmpty>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0cb      	beq.n	8001606 <main+0xae>
              }
          }
      }

      // --- B. GI D LIU NH K (UPLINK) ---
      if (ms_ticks - last_send_time >= SEND_INTERVAL)
 800166e:	4b42      	ldr	r3, [pc, #264]	@ (8001778 <main+0x220>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	f242 720f 	movw	r2, #9999	@ 0x270f
 800167c:	4293      	cmp	r3, r2
 800167e:	d9f0      	bls.n	8001662 <main+0x10a>
      {
          last_send_time = ms_ticks;
 8001680:	4b3d      	ldr	r3, [pc, #244]	@ (8001778 <main+0x220>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

          // c cm bin
          DHT_GetData(&dht11);
 8001688:	4831      	ldr	r0, [pc, #196]	@ (8001750 <main+0x1f8>)
 800168a:	f7ff fd5f 	bl	800114c <DHT_GetData>
          uint32_t mq2_val = ADC_Read_Channel(ADC_CHANNEL_0);
 800168e:	2000      	movs	r0, #0
 8001690:	f000 fc28 	bl	8001ee4 <ADC_Read_Channel>
 8001694:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
          uint32_t mq135_val = ADC_Read_Channel(ADC_CHANNEL_1);
 8001698:	2001      	movs	r0, #1
 800169a:	f000 fc23 	bl	8001ee4 <ADC_Read_Channel>
 800169e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
          uint8_t pir_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 80016a2:	2110      	movs	r1, #16
 80016a4:	482b      	ldr	r0, [pc, #172]	@ (8001754 <main+0x1fc>)
 80016a6:	f001 ff3d 	bl	8003524 <HAL_GPIO_ReadPin>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
          // Gi JSON km ID
          char json_msg[128];
          sprintf(json_msg,
                  "{\"id\":\"%s\",\"t\":%.1f,\"h\":%.1f,\"mq2\":%lu,\"mq135\":%lu,\"pir\":%d}\n",
                  DEVICE_NODE_ID,
                  dht11.Temperature,
 80016b0:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <main+0x1f8>)
 80016b2:	691b      	ldr	r3, [r3, #16]
          sprintf(json_msg,
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe ff5f 	bl	8000578 <__aeabi_f2d>
 80016ba:	4604      	mov	r4, r0
 80016bc:	460d      	mov	r5, r1
                  dht11.Humidity,
 80016be:	4b24      	ldr	r3, [pc, #144]	@ (8001750 <main+0x1f8>)
 80016c0:	695b      	ldr	r3, [r3, #20]
          sprintf(json_msg,
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe ff58 	bl	8000578 <__aeabi_f2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	f897 109b 	ldrb.w	r1, [r7, #155]	@ 0x9b
 80016d0:	1d38      	adds	r0, r7, #4
 80016d2:	9106      	str	r1, [sp, #24]
 80016d4:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80016d8:	9105      	str	r1, [sp, #20]
 80016da:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80016de:	9104      	str	r1, [sp, #16]
 80016e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016e4:	e9cd 4500 	strd	r4, r5, [sp]
 80016e8:	4a20      	ldr	r2, [pc, #128]	@ (800176c <main+0x214>)
 80016ea:	4924      	ldr	r1, [pc, #144]	@ (800177c <main+0x224>)
 80016ec:	f005 fa92 	bl	8006c14 <siprintf>
                  mq2_val,
                  mq135_val,
                  pir_state);

          HAL_UART_Transmit(&huart6, (uint8_t*)json_msg, strlen(json_msg), 100);
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fdd4 	bl	80002a0 <strlen>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	1d39      	adds	r1, r7, #4
 80016fe:	2364      	movs	r3, #100	@ 0x64
 8001700:	4817      	ldr	r0, [pc, #92]	@ (8001760 <main+0x208>)
 8001702:	f003 fcbb 	bl	800507c <HAL_UART_Transmit>

          // Ch update dng 1 LCD  khng  ln thng bo lnh (dng 2)
          char disp[20];
          lcd_gotoxy(&lcd, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	480e      	ldr	r0, [pc, #56]	@ (8001744 <main+0x1ec>)
 800170c:	f7ff fe94 	bl	8001438 <lcd_gotoxy>
          sprintf(disp, "T:%.0f G:%lu P:%d   ", dht11.Temperature, mq2_val, pir_state);
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <main+0x1f8>)
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff2f 	bl	8000578 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	f897 109b 	ldrb.w	r1, [r7, #155]	@ 0x9b
 8001722:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8001726:	9101      	str	r1, [sp, #4]
 8001728:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800172c:	9100      	str	r1, [sp, #0]
 800172e:	4914      	ldr	r1, [pc, #80]	@ (8001780 <main+0x228>)
 8001730:	f005 fa70 	bl	8006c14 <siprintf>
          lcd_puts(&lcd, disp);
 8001734:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001738:	4619      	mov	r1, r3
 800173a:	4802      	ldr	r0, [pc, #8]	@ (8001744 <main+0x1ec>)
 800173c:	f7ff fef5 	bl	800152a <lcd_puts>
      while (!RB_IsEmpty(&wifi_rb))
 8001740:	e78f      	b.n	8001662 <main+0x10a>
 8001742:	bf00      	nop
 8001744:	20000324 	.word	0x20000324
 8001748:	20000240 	.word	0x20000240
 800174c:	08009818 	.word	0x08009818
 8001750:	2000032c 	.word	0x2000032c
 8001754:	40020000 	.word	0x40020000
 8001758:	20000348 	.word	0x20000348
 800175c:	2000054c 	.word	0x2000054c
 8001760:	200002dc 	.word	0x200002dc
 8001764:	20000294 	.word	0x20000294
 8001768:	0800982c 	.word	0x0800982c
 800176c:	08009834 	.word	0x08009834
 8001770:	200005d0 	.word	0x200005d0
 8001774:	20000550 	.word	0x20000550
 8001778:	20000344 	.word	0x20000344
 800177c:	0800983c 	.word	0x0800983c
 8001780:	0800987c 	.word	0x0800987c

08001784 <Process_Command>:
/* ============================================================ */

// Hm phn tch v thc thi lnh t Jetson
// nh dng lnh: CMD:<DEVICE>:<VALUE> (V d: CMD:MQ2:1)
void Process_Command(char* cmd_str)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	@ 0x30
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    char type[10];
    int value;

    // Kim tra xem c phi lnh CMD khng
    if (sscanf(cmd_str, "CMD:%[^:]:%d", type, &value) == 2)
 800178c:	f107 0320 	add.w	r3, r7, #32
 8001790:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001794:	4924      	ldr	r1, [pc, #144]	@ (8001828 <Process_Command+0xa4>)
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f005 fa5e 	bl	8006c58 <siscanf>
 800179c:	4603      	mov	r3, r0
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d13d      	bne.n	800181e <Process_Command+0x9a>
    {
        // Hin th lnh nhn c ln dng 2 LCD
        lcd_gotoxy(&lcd, 0, 1);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2100      	movs	r1, #0
 80017a6:	4821      	ldr	r0, [pc, #132]	@ (800182c <Process_Command+0xa8>)
 80017a8:	f7ff fe46 	bl	8001438 <lcd_gotoxy>
        char lcd_buf[17];
        sprintf(lcd_buf, "Set %s -> %d  ", type, value); // Thm khong trng  xa ch c
 80017ac:	6a3b      	ldr	r3, [r7, #32]
 80017ae:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80017b2:	f107 000c 	add.w	r0, r7, #12
 80017b6:	491e      	ldr	r1, [pc, #120]	@ (8001830 <Process_Command+0xac>)
 80017b8:	f005 fa2c 	bl	8006c14 <siprintf>
        lcd_puts(&lcd, lcd_buf);
 80017bc:	f107 030c 	add.w	r3, r7, #12
 80017c0:	4619      	mov	r1, r3
 80017c2:	481a      	ldr	r0, [pc, #104]	@ (800182c <Process_Command+0xa8>)
 80017c4:	f7ff feb1 	bl	800152a <lcd_puts>

        // --- IU KHIN PHN CNG ---

        // 1. Nu l lnh cho RELAY/LED (Hoc test bng MQ2 nh bn  map)
        // Hin ti bn map Device 18 (MQ2)  test nt bm
        if (strcmp(type, "MQ2") == 0 || strcmp(type, "LED") == 0 || strcmp(type, "RELAY") == 0)
 80017c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017cc:	4919      	ldr	r1, [pc, #100]	@ (8001834 <Process_Command+0xb0>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fd06 	bl	80001e0 <strcmp>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d011      	beq.n	80017fe <Process_Command+0x7a>
 80017da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017de:	4916      	ldr	r1, [pc, #88]	@ (8001838 <Process_Command+0xb4>)
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fcfd 	bl	80001e0 <strcmp>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d008      	beq.n	80017fe <Process_Command+0x7a>
 80017ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f0:	4912      	ldr	r1, [pc, #72]	@ (800183c <Process_Command+0xb8>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe fcf4 	bl	80001e0 <strcmp>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d10f      	bne.n	800181e <Process_Command+0x9a>
        {
            if (value == 1) {
 80017fe:	6a3b      	ldr	r3, [r7, #32]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d106      	bne.n	8001812 <Process_Command+0x8e>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); // Bt LED PA9
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800180a:	480d      	ldr	r0, [pc, #52]	@ (8001840 <Process_Command+0xbc>)
 800180c:	f001 fea2 	bl	8003554 <HAL_GPIO_WritePin>
        else if (strcmp(type, "BUZZER") == 0)
        {
             // Code bt ci  y (nu c chn)
        }
    }
}
 8001810:	e005      	b.n	800181e <Process_Command+0x9a>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Tt LED PA9
 8001812:	2200      	movs	r2, #0
 8001814:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001818:	4809      	ldr	r0, [pc, #36]	@ (8001840 <Process_Command+0xbc>)
 800181a:	f001 fe9b 	bl	8003554 <HAL_GPIO_WritePin>
}
 800181e:	bf00      	nop
 8001820:	3730      	adds	r7, #48	@ 0x30
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	08009894 	.word	0x08009894
 800182c:	20000324 	.word	0x20000324
 8001830:	080098a4 	.word	0x080098a4
 8001834:	080098b4 	.word	0x080098b4
 8001838:	080098b8 	.word	0x080098b8
 800183c:	080098bc 	.word	0x080098bc
 8001840:	40020000 	.word	0x40020000

08001844 <WiFi_Connect_Robust>:

// Hm kt ni WiFi "L n" - Khng xong khng i tip
void WiFi_Connect_Robust(void) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b0c0      	sub	sp, #256	@ 0x100
 8001848:	af00      	add	r7, sp, #0
    // Bc 1: Kim tra AT (Giao tip module)
    lcd_clear(&lcd); lcd_puts(&lcd, "Checking AT...");
 800184a:	4870      	ldr	r0, [pc, #448]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800184c:	f7ff fdda 	bl	8001404 <lcd_clear>
 8001850:	496f      	ldr	r1, [pc, #444]	@ (8001a10 <WiFi_Connect_Robust+0x1cc>)
 8001852:	486e      	ldr	r0, [pc, #440]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001854:	f7ff fe69 	bl	800152a <lcd_puts>
    while(1) {
        if (send_at_command("AT\r\n", "OK", 1000)) {
 8001858:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800185c:	496d      	ldr	r1, [pc, #436]	@ (8001a14 <WiFi_Connect_Robust+0x1d0>)
 800185e:	486e      	ldr	r0, [pc, #440]	@ (8001a18 <WiFi_Connect_Robust+0x1d4>)
 8001860:	f000 f908 	bl	8001a74 <send_at_command>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d025      	beq.n	80018b6 <WiFi_Connect_Robust+0x72>
            lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "AT OK!      ");
 800186a:	2201      	movs	r2, #1
 800186c:	2100      	movs	r1, #0
 800186e:	4867      	ldr	r0, [pc, #412]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001870:	f7ff fde2 	bl	8001438 <lcd_gotoxy>
 8001874:	4969      	ldr	r1, [pc, #420]	@ (8001a1c <WiFi_Connect_Robust+0x1d8>)
 8001876:	4865      	ldr	r0, [pc, #404]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001878:	f7ff fe57 	bl	800152a <lcd_puts>
            HAL_Delay(500);
 800187c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001880:	f000 ff12 	bl	80026a8 <HAL_Delay>
            break; // Thot vng lp  sang bc sau
 8001884:	bf00      	nop
            HAL_Delay(500); // Th li sau 0.5s
        }
    }

    // Bc 2: Cu hnh Mode Station
    lcd_clear(&lcd); lcd_puts(&lcd, "Setting Mode...");
 8001886:	4861      	ldr	r0, [pc, #388]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001888:	f7ff fdbc 	bl	8001404 <lcd_clear>
 800188c:	4964      	ldr	r1, [pc, #400]	@ (8001a20 <WiFi_Connect_Robust+0x1dc>)
 800188e:	485f      	ldr	r0, [pc, #380]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001890:	f7ff fe4b 	bl	800152a <lcd_puts>
    send_at_command("AT+RST\r\n", "ready", 5000);
 8001894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001898:	4962      	ldr	r1, [pc, #392]	@ (8001a24 <WiFi_Connect_Robust+0x1e0>)
 800189a:	4863      	ldr	r0, [pc, #396]	@ (8001a28 <WiFi_Connect_Robust+0x1e4>)
 800189c:	f000 f8ea 	bl	8001a74 <send_at_command>
    HAL_Delay(2000);
 80018a0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018a4:	f000 ff00 	bl	80026a8 <HAL_Delay>
    send_at_command("ATE0\r\n", "OK", 1000);
 80018a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80018ac:	4959      	ldr	r1, [pc, #356]	@ (8001a14 <WiFi_Connect_Robust+0x1d0>)
 80018ae:	485f      	ldr	r0, [pc, #380]	@ (8001a2c <WiFi_Connect_Robust+0x1e8>)
 80018b0:	f000 f8e0 	bl	8001a74 <send_at_command>
 80018b4:	e00d      	b.n	80018d2 <WiFi_Connect_Robust+0x8e>
            lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "Retrying... ");
 80018b6:	2201      	movs	r2, #1
 80018b8:	2100      	movs	r1, #0
 80018ba:	4854      	ldr	r0, [pc, #336]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80018bc:	f7ff fdbc 	bl	8001438 <lcd_gotoxy>
 80018c0:	495b      	ldr	r1, [pc, #364]	@ (8001a30 <WiFi_Connect_Robust+0x1ec>)
 80018c2:	4852      	ldr	r0, [pc, #328]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80018c4:	f7ff fe31 	bl	800152a <lcd_puts>
            HAL_Delay(500); // Th li sau 0.5s
 80018c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018cc:	f000 feec 	bl	80026a8 <HAL_Delay>
        if (send_at_command("AT\r\n", "OK", 1000)) {
 80018d0:	e7c2      	b.n	8001858 <WiFi_Connect_Robust+0x14>

    while(1) {
        if(send_at_command("AT+WMODE=1,1\r\n", "OK", 2000)) {
 80018d2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80018d6:	494f      	ldr	r1, [pc, #316]	@ (8001a14 <WiFi_Connect_Robust+0x1d0>)
 80018d8:	4856      	ldr	r0, [pc, #344]	@ (8001a34 <WiFi_Connect_Robust+0x1f0>)
 80018da:	f000 f8cb 	bl	8001a74 <send_at_command>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d10d      	bne.n	8001900 <WiFi_Connect_Robust+0xbc>
            break;
        }
        lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "Retrying... ");
 80018e4:	2201      	movs	r2, #1
 80018e6:	2100      	movs	r1, #0
 80018e8:	4848      	ldr	r0, [pc, #288]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80018ea:	f7ff fda5 	bl	8001438 <lcd_gotoxy>
 80018ee:	4950      	ldr	r1, [pc, #320]	@ (8001a30 <WiFi_Connect_Robust+0x1ec>)
 80018f0:	4846      	ldr	r0, [pc, #280]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80018f2:	f7ff fe1a 	bl	800152a <lcd_puts>
        HAL_Delay(500);
 80018f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018fa:	f000 fed5 	bl	80026a8 <HAL_Delay>
        if(send_at_command("AT+WMODE=1,1\r\n", "OK", 2000)) {
 80018fe:	e7e8      	b.n	80018d2 <WiFi_Connect_Robust+0x8e>
            break;
 8001900:	bf00      	nop
    }

    // Bc 3: Kt ni WiFi
    lcd_clear(&lcd); lcd_puts(&lcd, "Connecting WiFi");
 8001902:	4842      	ldr	r0, [pc, #264]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001904:	f7ff fd7e 	bl	8001404 <lcd_clear>
 8001908:	494b      	ldr	r1, [pc, #300]	@ (8001a38 <WiFi_Connect_Robust+0x1f4>)
 800190a:	4840      	ldr	r0, [pc, #256]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800190c:	f7ff fe0d 	bl	800152a <lcd_puts>
    char connect_cmd[128];
    sprintf(connect_cmd, "AT+WJAP=%s,%s\r\n", WIFI_SSID, WIFI_PASSWORD);
 8001910:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 8001914:	4b49      	ldr	r3, [pc, #292]	@ (8001a3c <WiFi_Connect_Robust+0x1f8>)
 8001916:	4a4a      	ldr	r2, [pc, #296]	@ (8001a40 <WiFi_Connect_Robust+0x1fc>)
 8001918:	494a      	ldr	r1, [pc, #296]	@ (8001a44 <WiFi_Connect_Robust+0x200>)
 800191a:	f005 f97b 	bl	8006c14 <siprintf>

    while(1) {
        // Th kt ni, timeout di (20s)  ch WiFi
        if (send_at_command(connect_cmd, "+EVENT:WIFI_GOT_IP", 20000)) {
 800191e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001922:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001926:	4948      	ldr	r1, [pc, #288]	@ (8001a48 <WiFi_Connect_Robust+0x204>)
 8001928:	4618      	mov	r0, r3
 800192a:	f000 f8a3 	bl	8001a74 <send_at_command>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01a      	beq.n	800196a <WiFi_Connect_Robust+0x126>
            lcd_clear(&lcd); lcd_puts(&lcd, "WiFi Connected!");
 8001934:	4835      	ldr	r0, [pc, #212]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001936:	f7ff fd65 	bl	8001404 <lcd_clear>
 800193a:	4944      	ldr	r1, [pc, #272]	@ (8001a4c <WiFi_Connect_Robust+0x208>)
 800193c:	4833      	ldr	r0, [pc, #204]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800193e:	f7ff fdf4 	bl	800152a <lcd_puts>
            HAL_Delay(1000);
 8001942:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001946:	f000 feaf 	bl	80026a8 <HAL_Delay>
            break;
 800194a:	bf00      	nop
            HAL_Delay(2000); // i 2s ri th li
        }
    }

    // Bc 4: Kt ni Server (Jetson)
    lcd_clear(&lcd); lcd_puts(&lcd, "Link Server...");
 800194c:	482f      	ldr	r0, [pc, #188]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800194e:	f7ff fd59 	bl	8001404 <lcd_clear>
 8001952:	493f      	ldr	r1, [pc, #252]	@ (8001a50 <WiFi_Connect_Robust+0x20c>)
 8001954:	482d      	ldr	r0, [pc, #180]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001956:	f7ff fde8 	bl	800152a <lcd_puts>
    char sock_cmd[128];
    sprintf(sock_cmd, "AT+SOCKET=4,%s,%d\r\n", SERVER_IP, SERVER_PORT);
 800195a:	4638      	mov	r0, r7
 800195c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001960:	4a3c      	ldr	r2, [pc, #240]	@ (8001a54 <WiFi_Connect_Robust+0x210>)
 8001962:	493d      	ldr	r1, [pc, #244]	@ (8001a58 <WiFi_Connect_Robust+0x214>)
 8001964:	f005 f956 	bl	8006c14 <siprintf>
 8001968:	e014      	b.n	8001994 <WiFi_Connect_Robust+0x150>
            lcd_clear(&lcd); lcd_puts(&lcd, "WiFi Failed!");
 800196a:	4828      	ldr	r0, [pc, #160]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800196c:	f7ff fd4a 	bl	8001404 <lcd_clear>
 8001970:	493a      	ldr	r1, [pc, #232]	@ (8001a5c <WiFi_Connect_Robust+0x218>)
 8001972:	4826      	ldr	r0, [pc, #152]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001974:	f7ff fdd9 	bl	800152a <lcd_puts>
            lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "Retrying... ");
 8001978:	2201      	movs	r2, #1
 800197a:	2100      	movs	r1, #0
 800197c:	4823      	ldr	r0, [pc, #140]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 800197e:	f7ff fd5b 	bl	8001438 <lcd_gotoxy>
 8001982:	492b      	ldr	r1, [pc, #172]	@ (8001a30 <WiFi_Connect_Robust+0x1ec>)
 8001984:	4821      	ldr	r0, [pc, #132]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 8001986:	f7ff fdd0 	bl	800152a <lcd_puts>
            HAL_Delay(2000); // i 2s ri th li
 800198a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800198e:	f000 fe8b 	bl	80026a8 <HAL_Delay>
        if (send_at_command(connect_cmd, "+EVENT:WIFI_GOT_IP", 20000)) {
 8001992:	e7c4      	b.n	800191e <WiFi_Connect_Robust+0xda>

    while(1) {
        if(send_at_command(sock_cmd, "connect success", 5000)) {
 8001994:	463b      	mov	r3, r7
 8001996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199a:	4931      	ldr	r1, [pc, #196]	@ (8001a60 <WiFi_Connect_Robust+0x21c>)
 800199c:	4618      	mov	r0, r3
 800199e:	f000 f869 	bl	8001a74 <send_at_command>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00d      	beq.n	80019c4 <WiFi_Connect_Robust+0x180>
             lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "Socket OK!  ");
 80019a8:	2201      	movs	r2, #1
 80019aa:	2100      	movs	r1, #0
 80019ac:	4817      	ldr	r0, [pc, #92]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019ae:	f7ff fd43 	bl	8001438 <lcd_gotoxy>
 80019b2:	492c      	ldr	r1, [pc, #176]	@ (8001a64 <WiFi_Connect_Robust+0x220>)
 80019b4:	4815      	ldr	r0, [pc, #84]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019b6:	f7ff fdb8 	bl	800152a <lcd_puts>
             HAL_Delay(1000);
 80019ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019be:	f000 fe73 	bl	80026a8 <HAL_Delay>
             break;
 80019c2:	e00d      	b.n	80019e0 <WiFi_Connect_Robust+0x19c>
        } else {
             lcd_gotoxy(&lcd, 0, 1); lcd_puts(&lcd, "Retrying... ");
 80019c4:	2201      	movs	r2, #1
 80019c6:	2100      	movs	r1, #0
 80019c8:	4810      	ldr	r0, [pc, #64]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019ca:	f7ff fd35 	bl	8001438 <lcd_gotoxy>
 80019ce:	4918      	ldr	r1, [pc, #96]	@ (8001a30 <WiFi_Connect_Robust+0x1ec>)
 80019d0:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019d2:	f7ff fdaa 	bl	800152a <lcd_puts>
             HAL_Delay(2000);
 80019d6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019da:	f000 fe65 	bl	80026a8 <HAL_Delay>
        if(send_at_command(sock_cmd, "connect success", 5000)) {
 80019de:	e7d9      	b.n	8001994 <WiFi_Connect_Robust+0x150>
        }
    }

    // Bc 5: Transparent Mode
    lcd_clear(&lcd); lcd_puts(&lcd, "Transparent...");
 80019e0:	480a      	ldr	r0, [pc, #40]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019e2:	f7ff fd0f 	bl	8001404 <lcd_clear>
 80019e6:	4920      	ldr	r1, [pc, #128]	@ (8001a68 <WiFi_Connect_Robust+0x224>)
 80019e8:	4808      	ldr	r0, [pc, #32]	@ (8001a0c <WiFi_Connect_Robust+0x1c8>)
 80019ea:	f7ff fd9e 	bl	800152a <lcd_puts>
    send_at_command("AT+SOCKETTT\r\n", ">", 3000);
 80019ee:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80019f2:	491e      	ldr	r1, [pc, #120]	@ (8001a6c <WiFi_Connect_Robust+0x228>)
 80019f4:	481e      	ldr	r0, [pc, #120]	@ (8001a70 <WiFi_Connect_Robust+0x22c>)
 80019f6:	f000 f83d 	bl	8001a74 <send_at_command>
    HAL_Delay(500);
 80019fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019fe:	f000 fe53 	bl	80026a8 <HAL_Delay>
}
 8001a02:	bf00      	nop
 8001a04:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000324 	.word	0x20000324
 8001a10:	080098c4 	.word	0x080098c4
 8001a14:	080098d4 	.word	0x080098d4
 8001a18:	080098d8 	.word	0x080098d8
 8001a1c:	080098e0 	.word	0x080098e0
 8001a20:	08009900 	.word	0x08009900
 8001a24:	08009910 	.word	0x08009910
 8001a28:	08009918 	.word	0x08009918
 8001a2c:	08009924 	.word	0x08009924
 8001a30:	080098f0 	.word	0x080098f0
 8001a34:	0800992c 	.word	0x0800992c
 8001a38:	0800993c 	.word	0x0800993c
 8001a3c:	0800994c 	.word	0x0800994c
 8001a40:	08009958 	.word	0x08009958
 8001a44:	08009964 	.word	0x08009964
 8001a48:	08009974 	.word	0x08009974
 8001a4c:	08009988 	.word	0x08009988
 8001a50:	080099a8 	.word	0x080099a8
 8001a54:	080099b8 	.word	0x080099b8
 8001a58:	080099c8 	.word	0x080099c8
 8001a5c:	08009998 	.word	0x08009998
 8001a60:	080099dc 	.word	0x080099dc
 8001a64:	080099ec 	.word	0x080099ec
 8001a68:	080099fc 	.word	0x080099fc
 8001a6c:	08009a0c 	.word	0x08009a0c
 8001a70:	08009a10 	.word	0x08009a10

08001a74 <send_at_command>:

// Cc hm Helper gi nguyn
int send_at_command(char* command, char* expected_response, uint32_t timeout) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
    memset(response_buffer, 0, sizeof(response_buffer));
 8001a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a84:	2100      	movs	r1, #0
 8001a86:	4826      	ldr	r0, [pc, #152]	@ (8001b20 <send_at_command+0xac>)
 8001a88:	f005 f957 	bl	8006d3a <memset>
    response_index = 0;
 8001a8c:	4b25      	ldr	r3, [pc, #148]	@ (8001b24 <send_at_command+0xb0>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	801a      	strh	r2, [r3, #0]
    HAL_UART_Transmit(&huart6, (uint8_t*)command, strlen(command), 100);
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f7fe fc04 	bl	80002a0 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	2364      	movs	r3, #100	@ 0x64
 8001a9e:	68f9      	ldr	r1, [r7, #12]
 8001aa0:	4821      	ldr	r0, [pc, #132]	@ (8001b28 <send_at_command+0xb4>)
 8001aa2:	f003 faeb 	bl	800507c <HAL_UART_Transmit>
    uint32_t start_time = HAL_GetTick();
 8001aa6:	f000 fdf3 	bl	8002690 <HAL_GetTick>
 8001aaa:	6178      	str	r0, [r7, #20]
    while (HAL_GetTick() - start_time < timeout) {
 8001aac:	e02b      	b.n	8001b06 <send_at_command+0x92>
        uint8_t byte;
        if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8001aae:	4b1e      	ldr	r3, [pc, #120]	@ (8001b28 <send_at_command+0xb4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0320 	and.w	r3, r3, #32
 8001ab8:	2b20      	cmp	r3, #32
 8001aba:	d124      	bne.n	8001b06 <send_at_command+0x92>
            HAL_UART_Receive(&huart6, &byte, 1, 10);
 8001abc:	f107 0113 	add.w	r1, r7, #19
 8001ac0:	230a      	movs	r3, #10
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4818      	ldr	r0, [pc, #96]	@ (8001b28 <send_at_command+0xb4>)
 8001ac6:	f003 fb64 	bl	8005192 <HAL_UART_Receive>
            if (response_index < sizeof(response_buffer) - 1) {
 8001aca:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <send_at_command+0xb0>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8001ad2:	d818      	bhi.n	8001b06 <send_at_command+0x92>
                response_buffer[response_index++] = byte;
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <send_at_command+0xb0>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	b291      	uxth	r1, r2
 8001adc:	4a11      	ldr	r2, [pc, #68]	@ (8001b24 <send_at_command+0xb0>)
 8001ade:	8011      	strh	r1, [r2, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	7cf9      	ldrb	r1, [r7, #19]
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <send_at_command+0xac>)
 8001ae6:	5499      	strb	r1, [r3, r2]
                response_buffer[response_index] = 0;
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <send_at_command+0xb0>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <send_at_command+0xac>)
 8001af0:	2100      	movs	r1, #0
 8001af2:	5499      	strb	r1, [r3, r2]
                if (strstr(response_buffer, expected_response) != NULL) return 1;
 8001af4:	68b9      	ldr	r1, [r7, #8]
 8001af6:	480a      	ldr	r0, [pc, #40]	@ (8001b20 <send_at_command+0xac>)
 8001af8:	f005 f927 	bl	8006d4a <strstr>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <send_at_command+0x92>
 8001b02:	2301      	movs	r3, #1
 8001b04:	e008      	b.n	8001b18 <send_at_command+0xa4>
    while (HAL_GetTick() - start_time < timeout) {
 8001b06:	f000 fdc3 	bl	8002690 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d8cb      	bhi.n	8001aae <send_at_command+0x3a>
            }
        }
    }
    return 0;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200005d4 	.word	0x200005d4
 8001b24:	200007d4 	.word	0x200007d4
 8001b28:	200002dc 	.word	0x200002dc

08001b2c <SystemClock_Config>:

void SystemClock_Config(void) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b094      	sub	sp, #80	@ 0x50
 8001b30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b32:	f107 0320 	add.w	r3, r7, #32
 8001b36:	2230      	movs	r2, #48	@ 0x30
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f005 f8fd 	bl	8006d3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b40:	f107 030c 	add.w	r3, r7, #12
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	4b22      	ldr	r3, [pc, #136]	@ (8001be0 <SystemClock_Config+0xb4>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b58:	4a21      	ldr	r2, [pc, #132]	@ (8001be0 <SystemClock_Config+0xb4>)
 8001b5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b60:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <SystemClock_Config+0xb4>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <SystemClock_Config+0xb8>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a1b      	ldr	r2, [pc, #108]	@ (8001be4 <SystemClock_Config+0xb8>)
 8001b76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <SystemClock_Config+0xb8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b90:	2310      	movs	r3, #16
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b94:	2302      	movs	r3, #2
 8001b96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001ba0:	2364      	movs	r3, #100	@ 0x64
 8001ba2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001bac:	f107 0320 	add.w	r3, r7, #32
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f002 f987 	bl	8003ec4 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8001bb6:	230f      	movs	r3, #15
 8001bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bc6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2103      	movs	r1, #3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f002 fbee 	bl	80043b4 <HAL_RCC_ClockConfig>
}
 8001bd8:	bf00      	nop
 8001bda:	3750      	adds	r7, #80	@ 0x50
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40007000 	.word	0x40007000

08001be8 <MX_ADC1_Init>:

static void MX_ADC1_Init(void) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
  __HAL_RCC_ADC1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <MX_ADC1_Init+0x8c>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c74 <MX_ADC1_Init+0x8c>)
 8001bf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001c74 <MX_ADC1_Init+0x8c>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c0a:	f107 0308 	add.w	r3, r7, #8
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
  hadc1.Instance = ADC1;
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c1a:	4a18      	ldr	r2, [pc, #96]	@ (8001c7c <MX_ADC1_Init+0x94>)
 8001c1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c1e:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c20:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c32:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c40:	4b0d      	ldr	r3, [pc, #52]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c46:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c48:	4a0d      	ldr	r2, [pc, #52]	@ (8001c80 <MX_ADC1_Init+0x98>)
 8001c4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c52:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c58:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	615a      	str	r2, [r3, #20]
  HAL_ADC_Init(&hadc1);
 8001c66:	4804      	ldr	r0, [pc, #16]	@ (8001c78 <MX_ADC1_Init+0x90>)
 8001c68:	f000 fd42 	bl	80026f0 <HAL_ADC_Init>
}
 8001c6c:	bf00      	nop
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40023800 	.word	0x40023800
 8001c78:	200001f8 	.word	0x200001f8
 8001c7c:	40012000 	.word	0x40012000
 8001c80:	0f000001 	.word	0x0f000001

08001c84 <MX_I2C1_Init>:

static void MX_I2C1_Init(void) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  __HAL_RCC_I2C1_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <MX_I2C1_Init+0x68>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c92:	4a16      	ldr	r2, [pc, #88]	@ (8001cec <MX_I2C1_Init+0x68>)
 8001c94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9a:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <MX_I2C1_Init+0x68>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
  hi2c1.Instance = I2C1; hi2c1.Init.ClockSpeed = 100000; hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2; hi2c1.Init.OwnAddress1 = 0; hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; hi2c1.Init.OwnAddress2 = 0; hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001ca8:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <MX_I2C1_Init+0x70>)
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cae:	4a12      	ldr	r2, [pc, #72]	@ (8001cf8 <MX_I2C1_Init+0x74>)
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cc0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cc4:	611a      	str	r2, [r3, #16]
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	615a      	str	r2, [r3, #20]
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
 8001cd2:	4b07      	ldr	r3, [pc, #28]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	61da      	str	r2, [r3, #28]
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	621a      	str	r2, [r3, #32]
  HAL_I2C_Init(&hi2c1);
 8001cde:	4804      	ldr	r0, [pc, #16]	@ (8001cf0 <MX_I2C1_Init+0x6c>)
 8001ce0:	f001 fc52 	bl	8003588 <HAL_I2C_Init>
}
 8001ce4:	bf00      	nop
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	20000240 	.word	0x20000240
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	000186a0 	.word	0x000186a0

08001cfc <MX_TIM4_Init>:

static void MX_TIM4_Init(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <MX_TIM4_Init+0xa4>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	4a25      	ldr	r2, [pc, #148]	@ (8001da0 <MX_TIM4_Init+0xa4>)
 8001d0c:	f043 0304 	orr.w	r3, r3, #4
 8001d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d12:	4b23      	ldr	r3, [pc, #140]	@ (8001da0 <MX_TIM4_Init+0xa4>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	201e      	movs	r0, #30
 8001d24:	f001 f9b1 	bl	800308a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d28:	201e      	movs	r0, #30
 8001d2a:	f001 f9ca 	bl	80030c2 <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0}; TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2e:	f107 0310 	add.w	r3, r7, #16
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	f107 0308 	add.w	r3, r7, #8
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
  htim4.Instance = TIM4; htim4.Init.Prescaler = 99; htim4.Init.CounterMode = TIM_COUNTERMODE_UP; htim4.Init.Period = 999; htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1; htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d46:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d48:	4a17      	ldr	r2, [pc, #92]	@ (8001da8 <MX_TIM4_Init+0xac>)
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d4e:	2263      	movs	r2, #99	@ 0x63
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d5a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
 8001d66:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim4);
 8001d6c:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d6e:	f002 fd01 	bl	8004774 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001d72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d80:	f002 fe9a 	bl	8004ab8 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET; sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8001d8c:	f107 0308 	add.w	r3, r7, #8
 8001d90:	4619      	mov	r1, r3
 8001d92:	4804      	ldr	r0, [pc, #16]	@ (8001da4 <MX_TIM4_Init+0xa8>)
 8001d94:	f003 f8a0 	bl	8004ed8 <HAL_TIMEx_MasterConfigSynchronization>
}
 8001d98:	bf00      	nop
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40023800 	.word	0x40023800
 8001da4:	20000294 	.word	0x20000294
 8001da8:	40000800 	.word	0x40000800

08001dac <MX_USART6_UART_Init>:

static void MX_USART6_UART_Init(void) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  __HAL_RCC_USART6_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	4b16      	ldr	r3, [pc, #88]	@ (8001e10 <MX_USART6_UART_Init+0x64>)
 8001db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dba:	4a15      	ldr	r2, [pc, #84]	@ (8001e10 <MX_USART6_UART_Init+0x64>)
 8001dbc:	f043 0320 	orr.w	r3, r3, #32
 8001dc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dc2:	4b13      	ldr	r3, [pc, #76]	@ (8001e10 <MX_USART6_UART_Init+0x64>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc6:	f003 0320 	and.w	r3, r3, #32
 8001dca:	607b      	str	r3, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
  huart6.Instance = USART6; huart6.Init.BaudRate = 115200; huart6.Init.WordLength = UART_WORDLENGTH_8B; huart6.Init.StopBits = UART_STOPBITS_1; huart6.Init.Parity = UART_PARITY_NONE; huart6.Init.Mode = UART_MODE_TX_RX; huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE; huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001dd0:	4a11      	ldr	r2, [pc, #68]	@ (8001e18 <MX_USART6_UART_Init+0x6c>)
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001dd6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	611a      	str	r2, [r3, #16]
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001df0:	220c      	movs	r2, #12
 8001df2:	615a      	str	r2, [r3, #20]
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	619a      	str	r2, [r3, #24]
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart6);
 8001e00:	4804      	ldr	r0, [pc, #16]	@ (8001e14 <MX_USART6_UART_Init+0x68>)
 8001e02:	f003 f8eb 	bl	8004fdc <HAL_UART_Init>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800
 8001e14:	200002dc 	.word	0x200002dc
 8001e18:	40011400 	.word	0x40011400

08001e1c <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e22:	f107 030c 	add.w	r3, r7, #12
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE(); __HAL_RCC_GPIOC_CLK_ENABLE(); __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	4b29      	ldr	r3, [pc, #164]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	4a28      	ldr	r2, [pc, #160]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e42:	4b26      	ldr	r3, [pc, #152]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a21      	ldr	r2, [pc, #132]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a1a      	ldr	r2, [pc, #104]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b18      	ldr	r3, [pc, #96]	@ (8001edc <MX_GPIO_Init+0xc0>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]

  // PA9 (LED Onboard / Relay Simulation) - Output
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4810      	ldr	r0, [pc, #64]	@ (8001ee0 <MX_GPIO_Init+0xc4>)
 8001ea0:	f001 f9bc 	bl	800321c <HAL_GPIO_Init>

  // PA4 (PIR) & PA5 (DHT22)
  GPIO_InitStruct.Pin = GPIO_PIN_4 | DHT22_Pin;
 8001ea4:	2330      	movs	r3, #48	@ 0x30
 8001ea6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb0:	f107 030c 	add.w	r3, r7, #12
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480a      	ldr	r0, [pc, #40]	@ (8001ee0 <MX_GPIO_Init+0xc4>)
 8001eb8:	f001 f9b0 	bl	800321c <HAL_GPIO_Init>

  // PA0 (MQ2) & PA1 (MQ135)
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec8:	f107 030c 	add.w	r3, r7, #12
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4804      	ldr	r0, [pc, #16]	@ (8001ee0 <MX_GPIO_Init+0xc4>)
 8001ed0:	f001 f9a4 	bl	800321c <HAL_GPIO_Init>
}
 8001ed4:	bf00      	nop
 8001ed6:	3720      	adds	r7, #32
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40020000 	.word	0x40020000

08001ee4 <ADC_Read_Channel>:

uint32_t ADC_Read_Channel(uint32_t channel) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001eec:	f107 030c 	add.w	r3, r7, #12
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
  sConfig.Channel = channel;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	60fb      	str	r3, [r7, #12]
  sConfig.Rank = 1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001f02:	2307      	movs	r3, #7
 8001f04:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 8001f06:	f107 030c 	add.w	r3, r7, #12
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4811      	ldr	r0, [pc, #68]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f0e:	f000 fdb3 	bl	8002a78 <HAL_ADC_ConfigChannel>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <ADC_Read_Channel+0x38>
 8001f18:	f000 f856 	bl	8001fc8 <Error_Handler>
  HAL_ADC_Start(&hadc1);
 8001f1c:	480d      	ldr	r0, [pc, #52]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f1e:	f000 fc2b 	bl	8002778 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001f22:	2164      	movs	r1, #100	@ 0x64
 8001f24:	480b      	ldr	r0, [pc, #44]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f26:	f000 fd0e 	bl	8002946 <HAL_ADC_PollForConversion>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d108      	bne.n	8001f42 <ADC_Read_Channel+0x5e>
    uint32_t val = HAL_ADC_GetValue(&hadc1);
 8001f30:	4808      	ldr	r0, [pc, #32]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f32:	f000 fd93 	bl	8002a5c <HAL_ADC_GetValue>
 8001f36:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(&hadc1);
 8001f38:	4806      	ldr	r0, [pc, #24]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f3a:	f000 fcd1 	bl	80028e0 <HAL_ADC_Stop>
    return val;
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	e003      	b.n	8001f4a <ADC_Read_Channel+0x66>
  }
  HAL_ADC_Stop(&hadc1);
 8001f42:	4804      	ldr	r0, [pc, #16]	@ (8001f54 <ADC_Read_Channel+0x70>)
 8001f44:	f000 fccc 	bl	80028e0 <HAL_ADC_Stop>
  return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200001f8 	.word	0x200001f8

08001f58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM4) ms_ticks++;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a06      	ldr	r2, [pc, #24]	@ (8001f80 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d104      	bne.n	8001f74 <HAL_TIM_PeriodElapsedCallback+0x1c>
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f72:	6013      	str	r3, [r2, #0]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40000800 	.word	0x40000800
 8001f84:	20000344 	.word	0x20000344

08001f88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a08      	ldr	r2, [pc, #32]	@ (8001fb8 <HAL_UART_RxCpltCallback+0x30>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d10a      	bne.n	8001fb0 <HAL_UART_RxCpltCallback+0x28>
    RB_Put(&wifi_rb, rx_data_temp);
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <HAL_UART_RxCpltCallback+0x34>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4807      	ldr	r0, [pc, #28]	@ (8001fc0 <HAL_UART_RxCpltCallback+0x38>)
 8001fa2:	f000 f829 	bl	8001ff8 <RB_Put>
    HAL_UART_Receive_IT(&huart6, &rx_data_temp, 1);
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	4904      	ldr	r1, [pc, #16]	@ (8001fbc <HAL_UART_RxCpltCallback+0x34>)
 8001faa:	4806      	ldr	r0, [pc, #24]	@ (8001fc4 <HAL_UART_RxCpltCallback+0x3c>)
 8001fac:	f003 f988 	bl	80052c0 <HAL_UART_Receive_IT>
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40011400 	.word	0x40011400
 8001fbc:	2000054c 	.word	0x2000054c
 8001fc0:	20000348 	.word	0x20000348
 8001fc4:	200002dc 	.word	0x200002dc

08001fc8 <Error_Handler>:

void Error_Handler(void) { __disable_irq(); while (1) {} }
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fcc:	b672      	cpsid	i
}
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <Error_Handler+0x8>

08001fd4 <RB_Init>:
#include "ring_buffer.h"

// Khi to buffer sch s
void RB_Init(RingBuffer *rb) {
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
    rb->head = 0;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    rb->tail = 0;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <RB_Put>:

// y 1 k t vo thng (Dng trong ngt UART)
void RB_Put(RingBuffer *rb, uint8_t data) {
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	70fb      	strb	r3, [r7, #3]
    uint16_t next_head = (rb->head + 1) % UART_BUFFER_SIZE;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800200a:	b29b      	uxth	r3, r3
 800200c:	3301      	adds	r3, #1
 800200e:	425a      	negs	r2, r3
 8002010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002018:	bf58      	it	pl
 800201a:	4253      	negpl	r3, r2
 800201c:	81fb      	strh	r3, [r7, #14]
    if (next_head != rb->tail) { // Ch ghi nu thng cha y
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8002024:	b29b      	uxth	r3, r3
 8002026:	89fa      	ldrh	r2, [r7, #14]
 8002028:	429a      	cmp	r2, r3
 800202a:	d00b      	beq.n	8002044 <RB_Put+0x4c>
        rb->buffer[rb->head] = data;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002032:	b29b      	uxth	r3, r3
 8002034:	4619      	mov	r1, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	545a      	strb	r2, [r3, r1]
        rb->head = next_head;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	89fa      	ldrh	r2, [r7, #14]
 8002040:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    }
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <RB_Get>:

// Ly 1 k t ra khi thng (Dng trong vng lp chnh)
int RB_Get(RingBuffer *rb, uint8_t *data) {
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
    if (rb->head == rb->tail) {
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002060:	b29a      	uxth	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8002068:	b29b      	uxth	r3, r3
 800206a:	429a      	cmp	r2, r3
 800206c:	d101      	bne.n	8002072 <RB_Get+0x22>
        return 0; // Thng rng, khng c g  ly
 800206e:	2300      	movs	r3, #0
 8002070:	e019      	b.n	80020a6 <RB_Get+0x56>
    }
    *data = rb->buffer[rb->tail];
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8002078:	b29b      	uxth	r3, r3
 800207a:	461a      	mov	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	5c9a      	ldrb	r2, [r3, r2]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % UART_BUFFER_SIZE;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 800208a:	b29b      	uxth	r3, r3
 800208c:	3301      	adds	r3, #1
 800208e:	425a      	negs	r2, r3
 8002090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002094:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002098:	bf58      	it	pl
 800209a:	4253      	negpl	r3, r2
 800209c:	b29a      	uxth	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    return 1; // Ly thnh cng
 80020a4:	2301      	movs	r3, #1
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <RB_IsEmpty>:

// Kim tra xem thng c rng khng
int RB_IsEmpty(RingBuffer *rb) {
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
    return (rb->head == rb->tail);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	429a      	cmp	r2, r3
 80020cc:	bf0c      	ite	eq
 80020ce:	2301      	moveq	r3, #1
 80020d0:	2300      	movne	r3, #0
 80020d2:	b2db      	uxtb	r3, r3
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	4b10      	ldr	r3, [pc, #64]	@ (800212c <HAL_MspInit+0x4c>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	4a0f      	ldr	r2, [pc, #60]	@ (800212c <HAL_MspInit+0x4c>)
 80020f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_MspInit+0x4c>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	603b      	str	r3, [r7, #0]
 8002106:	4b09      	ldr	r3, [pc, #36]	@ (800212c <HAL_MspInit+0x4c>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a08      	ldr	r2, [pc, #32]	@ (800212c <HAL_MspInit+0x4c>)
 800210c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_MspInit+0x4c>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800

08002130 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	@ 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a17      	ldr	r2, [pc, #92]	@ (80021ac <HAL_ADC_MspInit+0x7c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d127      	bne.n	80021a2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	4a15      	ldr	r2, [pc, #84]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 800215c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002160:	6453      	str	r3, [r2, #68]	@ 0x44
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b0f      	ldr	r3, [pc, #60]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6313      	str	r3, [r2, #48]	@ 0x30
 800217e:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <HAL_ADC_MspInit+0x80>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ2_Pin|MQ135_Pin;
 800218a:	2303      	movs	r3, #3
 800218c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800218e:	2303      	movs	r3, #3
 8002190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <HAL_ADC_MspInit+0x84>)
 800219e:	f001 f83d 	bl	800321c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	@ 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40012000 	.word	0x40012000
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000

080021b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	@ 0x28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a19      	ldr	r2, [pc, #100]	@ (800223c <HAL_I2C_MspInit+0x84>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d12b      	bne.n	8002232 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	4b18      	ldr	r3, [pc, #96]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	4a17      	ldr	r2, [pc, #92]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 80021e4:	f043 0302 	orr.w	r3, r3, #2
 80021e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ea:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021f6:	23c0      	movs	r3, #192	@ 0xc0
 80021f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021fa:	2312      	movs	r3, #18
 80021fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002202:	2303      	movs	r3, #3
 8002204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002206:	2304      	movs	r3, #4
 8002208:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	4619      	mov	r1, r3
 8002210:	480c      	ldr	r0, [pc, #48]	@ (8002244 <HAL_I2C_MspInit+0x8c>)
 8002212:	f001 f803 	bl	800321c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4b09      	ldr	r3, [pc, #36]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	4a08      	ldr	r2, [pc, #32]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 8002220:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002224:	6413      	str	r3, [r2, #64]	@ 0x40
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_I2C_MspInit+0x88>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002232:	bf00      	nop
 8002234:	3728      	adds	r7, #40	@ 0x28
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40005400 	.word	0x40005400
 8002240:	40023800 	.word	0x40023800
 8002244:	40020400 	.word	0x40020400

08002248 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <HAL_TIM_Base_MspInit+0x48>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d115      	bne.n	8002286 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	4a0c      	ldr	r2, [pc, #48]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6413      	str	r3, [r2, #64]	@ 0x40
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002276:	2200      	movs	r2, #0
 8002278:	2100      	movs	r1, #0
 800227a:	201e      	movs	r0, #30
 800227c:	f000 ff05 	bl	800308a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002280:	201e      	movs	r0, #30
 8002282:	f000 ff1e 	bl	80030c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40000800 	.word	0x40000800
 8002294:	40023800 	.word	0x40023800

08002298 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a1d      	ldr	r2, [pc, #116]	@ (800232c <HAL_UART_MspInit+0x94>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d133      	bne.n	8002322 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	613b      	str	r3, [r7, #16]
 80022be:	4b1c      	ldr	r3, [pc, #112]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022c4:	f043 0320 	orr.w	r3, r3, #32
 80022c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ca:	4b19      	ldr	r3, [pc, #100]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	f003 0320 	and.w	r3, r3, #32
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a14      	ldr	r2, [pc, #80]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022e0:	f043 0304 	orr.w	r3, r3, #4
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b12      	ldr	r3, [pc, #72]	@ (8002330 <HAL_UART_MspInit+0x98>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f003 0304 	and.w	r3, r3, #4
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022f2:	23c0      	movs	r3, #192	@ 0xc0
 80022f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f6:	2302      	movs	r3, #2
 80022f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fe:	2303      	movs	r3, #3
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002302:	2308      	movs	r3, #8
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002306:	f107 0314 	add.w	r3, r7, #20
 800230a:	4619      	mov	r1, r3
 800230c:	4809      	ldr	r0, [pc, #36]	@ (8002334 <HAL_UART_MspInit+0x9c>)
 800230e:	f000 ff85 	bl	800321c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	2047      	movs	r0, #71	@ 0x47
 8002318:	f000 feb7 	bl	800308a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800231c:	2047      	movs	r0, #71	@ 0x47
 800231e:	f000 fed0 	bl	80030c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002322:	bf00      	nop
 8002324:	3728      	adds	r7, #40	@ 0x28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40011400 	.word	0x40011400
 8002330:	40023800 	.word	0x40023800
 8002334:	40020800 	.word	0x40020800

08002338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800233c:	bf00      	nop
 800233e:	e7fd      	b.n	800233c <NMI_Handler+0x4>

08002340 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <HardFault_Handler+0x4>

08002348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <MemManage_Handler+0x4>

08002350 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <BusFault_Handler+0x4>

08002358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <UsageFault_Handler+0x4>

08002360 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800236e:	b480      	push	{r7}
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800238e:	f000 f96b 	bl	8002668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800239c:	4802      	ldr	r0, [pc, #8]	@ (80023a8 <TIM4_IRQHandler+0x10>)
 800239e:	f002 fa9b 	bl	80048d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000294 	.word	0x20000294

080023ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80023b0:	4802      	ldr	r0, [pc, #8]	@ (80023bc <USART6_IRQHandler+0x10>)
 80023b2:	f002 ffab 	bl	800530c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200002dc 	.word	0x200002dc

080023c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <_kill>:

int _kill(int pid, int sig)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023da:	f004 fd17 	bl	8006e0c <__errno>
 80023de:	4603      	mov	r3, r0
 80023e0:	2216      	movs	r2, #22
 80023e2:	601a      	str	r2, [r3, #0]
  return -1;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <_exit>:

void _exit (int status)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023f8:	f04f 31ff 	mov.w	r1, #4294967295
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff ffe7 	bl	80023d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002402:	bf00      	nop
 8002404:	e7fd      	b.n	8002402 <_exit+0x12>

08002406 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	60f8      	str	r0, [r7, #12]
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	e00a      	b.n	800242e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002418:	f3af 8000 	nop.w
 800241c:	4601      	mov	r1, r0
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	1c5a      	adds	r2, r3, #1
 8002422:	60ba      	str	r2, [r7, #8]
 8002424:	b2ca      	uxtb	r2, r1
 8002426:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	3301      	adds	r3, #1
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	429a      	cmp	r2, r3
 8002434:	dbf0      	blt.n	8002418 <_read+0x12>
  }

  return len;
 8002436:	687b      	ldr	r3, [r7, #4]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	e009      	b.n	8002466 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	60ba      	str	r2, [r7, #8]
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	3301      	adds	r3, #1
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	429a      	cmp	r2, r3
 800246c:	dbf1      	blt.n	8002452 <_write+0x12>
  }
  return len;
 800246e:	687b      	ldr	r3, [r7, #4]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <_close>:

int _close(int file)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002484:	4618      	mov	r0, r3
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024a0:	605a      	str	r2, [r3, #4]
  return 0;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <_isatty>:

int _isatty(int file)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024b8:	2301      	movs	r3, #1
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b085      	sub	sp, #20
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	60f8      	str	r0, [r7, #12]
 80024ce:	60b9      	str	r1, [r7, #8]
 80024d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024e8:	4a14      	ldr	r2, [pc, #80]	@ (800253c <_sbrk+0x5c>)
 80024ea:	4b15      	ldr	r3, [pc, #84]	@ (8002540 <_sbrk+0x60>)
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024f4:	4b13      	ldr	r3, [pc, #76]	@ (8002544 <_sbrk+0x64>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024fc:	4b11      	ldr	r3, [pc, #68]	@ (8002544 <_sbrk+0x64>)
 80024fe:	4a12      	ldr	r2, [pc, #72]	@ (8002548 <_sbrk+0x68>)
 8002500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002502:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <_sbrk+0x64>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4413      	add	r3, r2
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	429a      	cmp	r2, r3
 800250e:	d207      	bcs.n	8002520 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002510:	f004 fc7c 	bl	8006e0c <__errno>
 8002514:	4603      	mov	r3, r0
 8002516:	220c      	movs	r2, #12
 8002518:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800251a:	f04f 33ff 	mov.w	r3, #4294967295
 800251e:	e009      	b.n	8002534 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002520:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <_sbrk+0x64>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002526:	4b07      	ldr	r3, [pc, #28]	@ (8002544 <_sbrk+0x64>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	4a05      	ldr	r2, [pc, #20]	@ (8002544 <_sbrk+0x64>)
 8002530:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002532:	68fb      	ldr	r3, [r7, #12]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3718      	adds	r7, #24
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20020000 	.word	0x20020000
 8002540:	00000400 	.word	0x00000400
 8002544:	200007d8 	.word	0x200007d8
 8002548:	20000930 	.word	0x20000930

0800254c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <SystemInit+0x20>)
 8002552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002556:	4a05      	ldr	r2, [pc, #20]	@ (800256c <SystemInit+0x20>)
 8002558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800255c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	e000ed00 	.word	0xe000ed00

08002570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002570:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002574:	f7ff ffea 	bl	800254c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002578:	480c      	ldr	r0, [pc, #48]	@ (80025ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800257a:	490d      	ldr	r1, [pc, #52]	@ (80025b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800257c:	4a0d      	ldr	r2, [pc, #52]	@ (80025b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800257e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002580:	e002      	b.n	8002588 <LoopCopyDataInit>

08002582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002586:	3304      	adds	r3, #4

08002588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800258a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800258c:	d3f9      	bcc.n	8002582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800258e:	4a0a      	ldr	r2, [pc, #40]	@ (80025b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002590:	4c0a      	ldr	r4, [pc, #40]	@ (80025bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002594:	e001      	b.n	800259a <LoopFillZerobss>

08002596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002598:	3204      	adds	r2, #4

0800259a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800259a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800259c:	d3fb      	bcc.n	8002596 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800259e:	f004 fc3b 	bl	8006e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025a2:	f7fe ffd9 	bl	8001558 <main>
  bx  lr    
 80025a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80025a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025b0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025b4:	08009de4 	.word	0x08009de4
  ldr r2, =_sbss
 80025b8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025bc:	2000092c 	.word	0x2000092c

080025c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025c0:	e7fe      	b.n	80025c0 <ADC_IRQHandler>
	...

080025c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002604 <HAL_Init+0x40>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002604 <HAL_Init+0x40>)
 80025ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002604 <HAL_Init+0x40>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <HAL_Init+0x40>)
 80025da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e0:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <HAL_Init+0x40>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a07      	ldr	r2, [pc, #28]	@ (8002604 <HAL_Init+0x40>)
 80025e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ec:	2003      	movs	r0, #3
 80025ee:	f000 fd41 	bl	8003074 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f2:	200f      	movs	r0, #15
 80025f4:	f000 f808 	bl	8002608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025f8:	f7ff fd72 	bl	80020e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40023c00 	.word	0x40023c00

08002608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002610:	4b12      	ldr	r3, [pc, #72]	@ (800265c <HAL_InitTick+0x54>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <HAL_InitTick+0x58>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	4619      	mov	r1, r3
 800261a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800261e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002622:	fbb2 f3f3 	udiv	r3, r2, r3
 8002626:	4618      	mov	r0, r3
 8002628:	f000 fd59 	bl	80030de <HAL_SYSTICK_Config>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e00e      	b.n	8002654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b0f      	cmp	r3, #15
 800263a:	d80a      	bhi.n	8002652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800263c:	2200      	movs	r2, #0
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	f000 fd21 	bl	800308a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002648:	4a06      	ldr	r2, [pc, #24]	@ (8002664 <HAL_InitTick+0x5c>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e000      	b.n	8002654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000000 	.word	0x20000000
 8002660:	20000008 	.word	0x20000008
 8002664:	20000004 	.word	0x20000004

08002668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800266c:	4b06      	ldr	r3, [pc, #24]	@ (8002688 <HAL_IncTick+0x20>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_IncTick+0x24>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4413      	add	r3, r2
 8002678:	4a04      	ldr	r2, [pc, #16]	@ (800268c <HAL_IncTick+0x24>)
 800267a:	6013      	str	r3, [r2, #0]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000008 	.word	0x20000008
 800268c:	200007dc 	.word	0x200007dc

08002690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return uwTick;
 8002694:	4b03      	ldr	r3, [pc, #12]	@ (80026a4 <HAL_GetTick+0x14>)
 8002696:	681b      	ldr	r3, [r3, #0]
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	200007dc 	.word	0x200007dc

080026a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7ff ffee 	bl	8002690 <HAL_GetTick>
 80026b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c0:	d005      	beq.n	80026ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c2:	4b0a      	ldr	r3, [pc, #40]	@ (80026ec <HAL_Delay+0x44>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026ce:	bf00      	nop
 80026d0:	f7ff ffde 	bl	8002690 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d8f7      	bhi.n	80026d0 <HAL_Delay+0x28>
  {
  }
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000008 	.word	0x20000008

080026f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e033      	b.n	800276e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff fd0e 	bl	8002130 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d118      	bne.n	8002760 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002736:	f023 0302 	bic.w	r3, r3, #2
 800273a:	f043 0202 	orr.w	r2, r3, #2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 faca 	bl	8002cdc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	f023 0303 	bic.w	r3, r3, #3
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	641a      	str	r2, [r3, #64]	@ 0x40
 800275e:	e001      	b.n	8002764 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_ADC_Start+0x1a>
 800278e:	2302      	movs	r3, #2
 8002790:	e097      	b.n	80028c2 <HAL_ADC_Start+0x14a>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d018      	beq.n	80027da <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0201 	orr.w	r2, r2, #1
 80027b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027b8:	4b45      	ldr	r3, [pc, #276]	@ (80028d0 <HAL_ADC_Start+0x158>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a45      	ldr	r2, [pc, #276]	@ (80028d4 <HAL_ADC_Start+0x15c>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	0c9a      	lsrs	r2, r3, #18
 80027c4:	4613      	mov	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4413      	add	r3, r2
 80027ca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027cc:	e002      	b.n	80027d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	3b01      	subs	r3, #1
 80027d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f9      	bne.n	80027ce <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d15f      	bne.n	80028a8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002806:	2b00      	cmp	r3, #0
 8002808:	d007      	beq.n	800281a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002812:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002826:	d106      	bne.n	8002836 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282c:	f023 0206 	bic.w	r2, r3, #6
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	645a      	str	r2, [r3, #68]	@ 0x44
 8002834:	e002      	b.n	800283c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002844:	4b24      	ldr	r3, [pc, #144]	@ (80028d8 <HAL_ADC_Start+0x160>)
 8002846:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002850:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 031f 	and.w	r3, r3, #31
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10f      	bne.n	800287e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d129      	bne.n	80028c0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	e020      	b.n	80028c0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a16      	ldr	r2, [pc, #88]	@ (80028dc <HAL_ADC_Start+0x164>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d11b      	bne.n	80028c0 <HAL_ADC_Start+0x148>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d114      	bne.n	80028c0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028a4:	609a      	str	r2, [r3, #8]
 80028a6:	e00b      	b.n	80028c0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	f043 0210 	orr.w	r2, r3, #16
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b8:	f043 0201 	orr.w	r2, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	20000000 	.word	0x20000000
 80028d4:	431bde83 	.word	0x431bde83
 80028d8:	40012300 	.word	0x40012300
 80028dc:	40012000 	.word	0x40012000

080028e0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_Stop+0x16>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e021      	b.n	800293a <HAL_ADC_Stop+0x5a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d109      	bne.n	8002930 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	f043 0201 	orr.w	r2, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b084      	sub	sp, #16
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800295e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002962:	d113      	bne.n	800298c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800296e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002972:	d10b      	bne.n	800298c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	f043 0220 	orr.w	r2, r3, #32
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e063      	b.n	8002a54 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800298c:	f7ff fe80 	bl	8002690 <HAL_GetTick>
 8002990:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002992:	e021      	b.n	80029d8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299a:	d01d      	beq.n	80029d8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d007      	beq.n	80029b2 <HAL_ADC_PollForConversion+0x6c>
 80029a2:	f7ff fe75 	bl	8002690 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d212      	bcs.n	80029d8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d00b      	beq.n	80029d8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f043 0204 	orr.w	r2, r3, #4
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e03d      	b.n	8002a54 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d1d6      	bne.n	8002994 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f06f 0212 	mvn.w	r2, #18
 80029ee:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d123      	bne.n	8002a52 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d11f      	bne.n	8002a52 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d006      	beq.n	8002a2e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d111      	bne.n	8002a52 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d105      	bne.n	8002a52 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f043 0201 	orr.w	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
	...

08002a78 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d101      	bne.n	8002a94 <HAL_ADC_ConfigChannel+0x1c>
 8002a90:	2302      	movs	r3, #2
 8002a92:	e113      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x244>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b09      	cmp	r3, #9
 8002aa2:	d925      	bls.n	8002af0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68d9      	ldr	r1, [r3, #12]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	4413      	add	r3, r2
 8002ab8:	3b1e      	subs	r3, #30
 8002aba:	2207      	movs	r2, #7
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43da      	mvns	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	400a      	ands	r2, r1
 8002ac8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68d9      	ldr	r1, [r3, #12]
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	4618      	mov	r0, r3
 8002adc:	4603      	mov	r3, r0
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4403      	add	r3, r0
 8002ae2:	3b1e      	subs	r3, #30
 8002ae4:	409a      	lsls	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	e022      	b.n	8002b36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6919      	ldr	r1, [r3, #16]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	4613      	mov	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	4413      	add	r3, r2
 8002b04:	2207      	movs	r2, #7
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	400a      	ands	r2, r1
 8002b12:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6919      	ldr	r1, [r3, #16]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	4618      	mov	r0, r3
 8002b26:	4603      	mov	r3, r0
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4403      	add	r3, r0
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b06      	cmp	r3, #6
 8002b3c:	d824      	bhi.n	8002b88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3b05      	subs	r3, #5
 8002b50:	221f      	movs	r2, #31
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43da      	mvns	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	3b05      	subs	r3, #5
 8002b7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b86:	e04c      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b0c      	cmp	r3, #12
 8002b8e:	d824      	bhi.n	8002bda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	3b23      	subs	r3, #35	@ 0x23
 8002ba2:	221f      	movs	r2, #31
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43da      	mvns	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	400a      	ands	r2, r1
 8002bb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	3b23      	subs	r3, #35	@ 0x23
 8002bcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bd8:	e023      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	3b41      	subs	r3, #65	@ 0x41
 8002bec:	221f      	movs	r2, #31
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43da      	mvns	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	400a      	ands	r2, r1
 8002bfa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4618      	mov	r0, r3
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	3b41      	subs	r3, #65	@ 0x41
 8002c16:	fa00 f203 	lsl.w	r2, r0, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c22:	4b29      	ldr	r3, [pc, #164]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x250>)
 8002c24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a28      	ldr	r2, [pc, #160]	@ (8002ccc <HAL_ADC_ConfigChannel+0x254>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d10f      	bne.n	8002c50 <HAL_ADC_ConfigChannel+0x1d8>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b12      	cmp	r3, #18
 8002c36:	d10b      	bne.n	8002c50 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1d      	ldr	r2, [pc, #116]	@ (8002ccc <HAL_ADC_ConfigChannel+0x254>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d12b      	bne.n	8002cb2 <HAL_ADC_ConfigChannel+0x23a>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x258>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d003      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0x1f4>
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2b11      	cmp	r3, #17
 8002c6a:	d122      	bne.n	8002cb2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a11      	ldr	r2, [pc, #68]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x258>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d111      	bne.n	8002cb2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c8e:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x25c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a11      	ldr	r2, [pc, #68]	@ (8002cd8 <HAL_ADC_ConfigChannel+0x260>)
 8002c94:	fba2 2303 	umull	r2, r3, r2, r3
 8002c98:	0c9a      	lsrs	r2, r3, #18
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ca4:	e002      	b.n	8002cac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f9      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	40012300 	.word	0x40012300
 8002ccc:	40012000 	.word	0x40012000
 8002cd0:	10000012 	.word	0x10000012
 8002cd4:	20000000 	.word	0x20000000
 8002cd8:	431bde83 	.word	0x431bde83

08002cdc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ce4:	4b79      	ldr	r3, [pc, #484]	@ (8002ecc <ADC_Init+0x1f0>)
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	021a      	lsls	r2, r3, #8
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689a      	ldr	r2, [r3, #8]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6899      	ldr	r1, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6e:	4a58      	ldr	r2, [pc, #352]	@ (8002ed0 <ADC_Init+0x1f4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d022      	beq.n	8002dba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6899      	ldr	r1, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002da4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6899      	ldr	r1, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	e00f      	b.n	8002dda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002dd8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0202 	bic.w	r2, r2, #2
 8002de8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6899      	ldr	r1, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	7e1b      	ldrb	r3, [r3, #24]
 8002df4:	005a      	lsls	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01b      	beq.n	8002e40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e16:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6859      	ldr	r1, [r3, #4]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	3b01      	subs	r3, #1
 8002e34:	035a      	lsls	r2, r3, #13
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]
 8002e3e:	e007      	b.n	8002e50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e4e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	051a      	lsls	r2, r3, #20
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6899      	ldr	r1, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e92:	025a      	lsls	r2, r3, #9
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6899      	ldr	r1, [r3, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	029a      	lsls	r2, r3, #10
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]
}
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	40012300 	.word	0x40012300
 8002ed0:	0f000001 	.word	0x0f000001

08002ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f18 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002efc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f06:	4a04      	ldr	r2, [pc, #16]	@ (8002f18 <__NVIC_SetPriorityGrouping+0x44>)
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	60d3      	str	r3, [r2, #12]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	e000ed00 	.word	0xe000ed00

08002f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f20:	4b04      	ldr	r3, [pc, #16]	@ (8002f34 <__NVIC_GetPriorityGrouping+0x18>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	0a1b      	lsrs	r3, r3, #8
 8002f26:	f003 0307 	and.w	r3, r3, #7
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	db0b      	blt.n	8002f62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	f003 021f 	and.w	r2, r3, #31
 8002f50:	4907      	ldr	r1, [pc, #28]	@ (8002f70 <__NVIC_EnableIRQ+0x38>)
 8002f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f56:	095b      	lsrs	r3, r3, #5
 8002f58:	2001      	movs	r0, #1
 8002f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	e000e100 	.word	0xe000e100

08002f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	6039      	str	r1, [r7, #0]
 8002f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	db0a      	blt.n	8002f9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	490c      	ldr	r1, [pc, #48]	@ (8002fc0 <__NVIC_SetPriority+0x4c>)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	0112      	lsls	r2, r2, #4
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	440b      	add	r3, r1
 8002f98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f9c:	e00a      	b.n	8002fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	4908      	ldr	r1, [pc, #32]	@ (8002fc4 <__NVIC_SetPriority+0x50>)
 8002fa4:	79fb      	ldrb	r3, [r7, #7]
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	3b04      	subs	r3, #4
 8002fac:	0112      	lsls	r2, r2, #4
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	761a      	strb	r2, [r3, #24]
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000e100 	.word	0xe000e100
 8002fc4:	e000ed00 	.word	0xe000ed00

08002fc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b089      	sub	sp, #36	@ 0x24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	f1c3 0307 	rsb	r3, r3, #7
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	bf28      	it	cs
 8002fe6:	2304      	movcs	r3, #4
 8002fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	3304      	adds	r3, #4
 8002fee:	2b06      	cmp	r3, #6
 8002ff0:	d902      	bls.n	8002ff8 <NVIC_EncodePriority+0x30>
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	3b03      	subs	r3, #3
 8002ff6:	e000      	b.n	8002ffa <NVIC_EncodePriority+0x32>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	43da      	mvns	r2, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	401a      	ands	r2, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003010:	f04f 31ff 	mov.w	r1, #4294967295
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	fa01 f303 	lsl.w	r3, r1, r3
 800301a:	43d9      	mvns	r1, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003020:	4313      	orrs	r3, r2
         );
}
 8003022:	4618      	mov	r0, r3
 8003024:	3724      	adds	r7, #36	@ 0x24
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3b01      	subs	r3, #1
 800303c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003040:	d301      	bcc.n	8003046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003042:	2301      	movs	r3, #1
 8003044:	e00f      	b.n	8003066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003046:	4a0a      	ldr	r2, [pc, #40]	@ (8003070 <SysTick_Config+0x40>)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3b01      	subs	r3, #1
 800304c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800304e:	210f      	movs	r1, #15
 8003050:	f04f 30ff 	mov.w	r0, #4294967295
 8003054:	f7ff ff8e 	bl	8002f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003058:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <SysTick_Config+0x40>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800305e:	4b04      	ldr	r3, [pc, #16]	@ (8003070 <SysTick_Config+0x40>)
 8003060:	2207      	movs	r2, #7
 8003062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	e000e010 	.word	0xe000e010

08003074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f7ff ff29 	bl	8002ed4 <__NVIC_SetPriorityGrouping>
}
 8003082:	bf00      	nop
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800308a:	b580      	push	{r7, lr}
 800308c:	b086      	sub	sp, #24
 800308e:	af00      	add	r7, sp, #0
 8003090:	4603      	mov	r3, r0
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800309c:	f7ff ff3e 	bl	8002f1c <__NVIC_GetPriorityGrouping>
 80030a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	68b9      	ldr	r1, [r7, #8]
 80030a6:	6978      	ldr	r0, [r7, #20]
 80030a8:	f7ff ff8e 	bl	8002fc8 <NVIC_EncodePriority>
 80030ac:	4602      	mov	r2, r0
 80030ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030b2:	4611      	mov	r1, r2
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff ff5d 	bl	8002f74 <__NVIC_SetPriority>
}
 80030ba:	bf00      	nop
 80030bc:	3718      	adds	r7, #24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b082      	sub	sp, #8
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	4603      	mov	r3, r0
 80030ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff31 	bl	8002f38 <__NVIC_EnableIRQ>
}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b082      	sub	sp, #8
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff ffa2 	bl	8003030 <SysTick_Config>
 80030ec:	4603      	mov	r3, r0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003102:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7ff fac4 	bl	8002690 <HAL_GetTick>
 8003108:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d008      	beq.n	8003128 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2280      	movs	r2, #128	@ 0x80
 800311a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e052      	b.n	80031ce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0216 	bic.w	r2, r2, #22
 8003136:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	695a      	ldr	r2, [r3, #20]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003146:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d103      	bne.n	8003158 <HAL_DMA_Abort+0x62>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003154:	2b00      	cmp	r3, #0
 8003156:	d007      	beq.n	8003168 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0208 	bic.w	r2, r2, #8
 8003166:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0201 	bic.w	r2, r2, #1
 8003176:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003178:	e013      	b.n	80031a2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800317a:	f7ff fa89 	bl	8002690 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b05      	cmp	r3, #5
 8003186:	d90c      	bls.n	80031a2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2220      	movs	r2, #32
 800318c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2203      	movs	r2, #3
 8003192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e015      	b.n	80031ce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1e4      	bne.n	800317a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b4:	223f      	movs	r2, #63	@ 0x3f
 80031b6:	409a      	lsls	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d004      	beq.n	80031f4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2280      	movs	r2, #128	@ 0x80
 80031ee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e00c      	b.n	800320e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2205      	movs	r2, #5
 80031f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0201 	bic.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
	...

0800321c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	@ 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800322a:	2300      	movs	r3, #0
 800322c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800322e:	2300      	movs	r3, #0
 8003230:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	e159      	b.n	80034ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003238:	2201      	movs	r2, #1
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	429a      	cmp	r2, r3
 8003252:	f040 8148 	bne.w	80034e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d005      	beq.n	800326e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800326a:	2b02      	cmp	r3, #2
 800326c:	d130      	bne.n	80032d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	2203      	movs	r2, #3
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43db      	mvns	r3, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4013      	ands	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	68da      	ldr	r2, [r3, #12]
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	4313      	orrs	r3, r2
 8003296:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032a4:	2201      	movs	r2, #1
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 0201 	and.w	r2, r3, #1
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 0303 	and.w	r3, r3, #3
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d017      	beq.n	800330c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	2203      	movs	r2, #3
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	4013      	ands	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d123      	bne.n	8003360 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	08da      	lsrs	r2, r3, #3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3208      	adds	r2, #8
 8003320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003324:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	220f      	movs	r2, #15
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	691a      	ldr	r2, [r3, #16]
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4313      	orrs	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	08da      	lsrs	r2, r3, #3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	3208      	adds	r2, #8
 800335a:	69b9      	ldr	r1, [r7, #24]
 800335c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	2203      	movs	r2, #3
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0203 	and.w	r2, r3, #3
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 80a2 	beq.w	80034e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	4b57      	ldr	r3, [pc, #348]	@ (8003504 <HAL_GPIO_Init+0x2e8>)
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	4a56      	ldr	r2, [pc, #344]	@ (8003504 <HAL_GPIO_Init+0x2e8>)
 80033ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033b2:	4b54      	ldr	r3, [pc, #336]	@ (8003504 <HAL_GPIO_Init+0x2e8>)
 80033b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033be:	4a52      	ldr	r2, [pc, #328]	@ (8003508 <HAL_GPIO_Init+0x2ec>)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	089b      	lsrs	r3, r3, #2
 80033c4:	3302      	adds	r3, #2
 80033c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a49      	ldr	r2, [pc, #292]	@ (800350c <HAL_GPIO_Init+0x2f0>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d019      	beq.n	800341e <HAL_GPIO_Init+0x202>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a48      	ldr	r2, [pc, #288]	@ (8003510 <HAL_GPIO_Init+0x2f4>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d013      	beq.n	800341a <HAL_GPIO_Init+0x1fe>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a47      	ldr	r2, [pc, #284]	@ (8003514 <HAL_GPIO_Init+0x2f8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d00d      	beq.n	8003416 <HAL_GPIO_Init+0x1fa>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a46      	ldr	r2, [pc, #280]	@ (8003518 <HAL_GPIO_Init+0x2fc>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d007      	beq.n	8003412 <HAL_GPIO_Init+0x1f6>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a45      	ldr	r2, [pc, #276]	@ (800351c <HAL_GPIO_Init+0x300>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d101      	bne.n	800340e <HAL_GPIO_Init+0x1f2>
 800340a:	2304      	movs	r3, #4
 800340c:	e008      	b.n	8003420 <HAL_GPIO_Init+0x204>
 800340e:	2307      	movs	r3, #7
 8003410:	e006      	b.n	8003420 <HAL_GPIO_Init+0x204>
 8003412:	2303      	movs	r3, #3
 8003414:	e004      	b.n	8003420 <HAL_GPIO_Init+0x204>
 8003416:	2302      	movs	r3, #2
 8003418:	e002      	b.n	8003420 <HAL_GPIO_Init+0x204>
 800341a:	2301      	movs	r3, #1
 800341c:	e000      	b.n	8003420 <HAL_GPIO_Init+0x204>
 800341e:	2300      	movs	r3, #0
 8003420:	69fa      	ldr	r2, [r7, #28]
 8003422:	f002 0203 	and.w	r2, r2, #3
 8003426:	0092      	lsls	r2, r2, #2
 8003428:	4093      	lsls	r3, r2
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003430:	4935      	ldr	r1, [pc, #212]	@ (8003508 <HAL_GPIO_Init+0x2ec>)
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	089b      	lsrs	r3, r3, #2
 8003436:	3302      	adds	r3, #2
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800343e:	4b38      	ldr	r3, [pc, #224]	@ (8003520 <HAL_GPIO_Init+0x304>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	43db      	mvns	r3, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4013      	ands	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003462:	4a2f      	ldr	r2, [pc, #188]	@ (8003520 <HAL_GPIO_Init+0x304>)
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003468:	4b2d      	ldr	r3, [pc, #180]	@ (8003520 <HAL_GPIO_Init+0x304>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800348c:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <HAL_GPIO_Init+0x304>)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003492:	4b23      	ldr	r3, [pc, #140]	@ (8003520 <HAL_GPIO_Init+0x304>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003520 <HAL_GPIO_Init+0x304>)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034bc:	4b18      	ldr	r3, [pc, #96]	@ (8003520 <HAL_GPIO_Init+0x304>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034e0:	4a0f      	ldr	r2, [pc, #60]	@ (8003520 <HAL_GPIO_Init+0x304>)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3301      	adds	r3, #1
 80034ea:	61fb      	str	r3, [r7, #28]
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	2b0f      	cmp	r3, #15
 80034f0:	f67f aea2 	bls.w	8003238 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034f4:	bf00      	nop
 80034f6:	bf00      	nop
 80034f8:	3724      	adds	r7, #36	@ 0x24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800
 8003508:	40013800 	.word	0x40013800
 800350c:	40020000 	.word	0x40020000
 8003510:	40020400 	.word	0x40020400
 8003514:	40020800 	.word	0x40020800
 8003518:	40020c00 	.word	0x40020c00
 800351c:	40021000 	.word	0x40021000
 8003520:	40013c00 	.word	0x40013c00

08003524 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	460b      	mov	r3, r1
 800352e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	691a      	ldr	r2, [r3, #16]
 8003534:	887b      	ldrh	r3, [r7, #2]
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
 8003540:	e001      	b.n	8003546 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003542:	2300      	movs	r3, #0
 8003544:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003546:	7bfb      	ldrb	r3, [r7, #15]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003570:	e003      	b.n	800357a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	041a      	lsls	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	619a      	str	r2, [r3, #24]
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e12b      	b.n	80037f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d106      	bne.n	80035b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7fe fe02 	bl	80021b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2224      	movs	r2, #36	@ 0x24
 80035b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035ec:	f001 f89a 	bl	8004724 <HAL_RCC_GetPCLK1Freq>
 80035f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	4a81      	ldr	r2, [pc, #516]	@ (80037fc <HAL_I2C_Init+0x274>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d807      	bhi.n	800360c <HAL_I2C_Init+0x84>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4a80      	ldr	r2, [pc, #512]	@ (8003800 <HAL_I2C_Init+0x278>)
 8003600:	4293      	cmp	r3, r2
 8003602:	bf94      	ite	ls
 8003604:	2301      	movls	r3, #1
 8003606:	2300      	movhi	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	e006      	b.n	800361a <HAL_I2C_Init+0x92>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4a7d      	ldr	r2, [pc, #500]	@ (8003804 <HAL_I2C_Init+0x27c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	bf94      	ite	ls
 8003614:	2301      	movls	r3, #1
 8003616:	2300      	movhi	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e0e7      	b.n	80037f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4a78      	ldr	r2, [pc, #480]	@ (8003808 <HAL_I2C_Init+0x280>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	0c9b      	lsrs	r3, r3, #18
 800362c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	430a      	orrs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	4a6a      	ldr	r2, [pc, #424]	@ (80037fc <HAL_I2C_Init+0x274>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d802      	bhi.n	800365c <HAL_I2C_Init+0xd4>
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	3301      	adds	r3, #1
 800365a:	e009      	b.n	8003670 <HAL_I2C_Init+0xe8>
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003662:	fb02 f303 	mul.w	r3, r2, r3
 8003666:	4a69      	ldr	r2, [pc, #420]	@ (800380c <HAL_I2C_Init+0x284>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	099b      	lsrs	r3, r3, #6
 800366e:	3301      	adds	r3, #1
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	430b      	orrs	r3, r1
 8003676:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003682:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	495c      	ldr	r1, [pc, #368]	@ (80037fc <HAL_I2C_Init+0x274>)
 800368c:	428b      	cmp	r3, r1
 800368e:	d819      	bhi.n	80036c4 <HAL_I2C_Init+0x13c>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1e59      	subs	r1, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fbb1 f3f3 	udiv	r3, r1, r3
 800369e:	1c59      	adds	r1, r3, #1
 80036a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036a4:	400b      	ands	r3, r1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00a      	beq.n	80036c0 <HAL_I2C_Init+0x138>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1e59      	subs	r1, r3, #1
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b8:	3301      	adds	r3, #1
 80036ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036be:	e051      	b.n	8003764 <HAL_I2C_Init+0x1dc>
 80036c0:	2304      	movs	r3, #4
 80036c2:	e04f      	b.n	8003764 <HAL_I2C_Init+0x1dc>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d111      	bne.n	80036f0 <HAL_I2C_Init+0x168>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	1e58      	subs	r0, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	440b      	add	r3, r1
 80036da:	fbb0 f3f3 	udiv	r3, r0, r3
 80036de:	3301      	adds	r3, #1
 80036e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	bf0c      	ite	eq
 80036e8:	2301      	moveq	r3, #1
 80036ea:	2300      	movne	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	e012      	b.n	8003716 <HAL_I2C_Init+0x18e>
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	1e58      	subs	r0, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6859      	ldr	r1, [r3, #4]
 80036f8:	460b      	mov	r3, r1
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	0099      	lsls	r1, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	fbb0 f3f3 	udiv	r3, r0, r3
 8003706:	3301      	adds	r3, #1
 8003708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <HAL_I2C_Init+0x196>
 800371a:	2301      	movs	r3, #1
 800371c:	e022      	b.n	8003764 <HAL_I2C_Init+0x1dc>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10e      	bne.n	8003744 <HAL_I2C_Init+0x1bc>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	1e58      	subs	r0, r3, #1
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6859      	ldr	r1, [r3, #4]
 800372e:	460b      	mov	r3, r1
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	440b      	add	r3, r1
 8003734:	fbb0 f3f3 	udiv	r3, r0, r3
 8003738:	3301      	adds	r3, #1
 800373a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003742:	e00f      	b.n	8003764 <HAL_I2C_Init+0x1dc>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1e58      	subs	r0, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	0099      	lsls	r1, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	fbb0 f3f3 	udiv	r3, r0, r3
 800375a:	3301      	adds	r3, #1
 800375c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003760:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	6809      	ldr	r1, [r1, #0]
 8003768:	4313      	orrs	r3, r2
 800376a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69da      	ldr	r2, [r3, #28]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003792:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6911      	ldr	r1, [r2, #16]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68d2      	ldr	r2, [r2, #12]
 800379e:	4311      	orrs	r1, r2
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	430b      	orrs	r3, r1
 80037a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695a      	ldr	r2, [r3, #20]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2220      	movs	r2, #32
 80037de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	000186a0 	.word	0x000186a0
 8003800:	001e847f 	.word	0x001e847f
 8003804:	003d08ff 	.word	0x003d08ff
 8003808:	431bde83 	.word	0x431bde83
 800380c:	10624dd3 	.word	0x10624dd3

08003810 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af02      	add	r7, sp, #8
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	461a      	mov	r2, r3
 800381c:	460b      	mov	r3, r1
 800381e:	817b      	strh	r3, [r7, #10]
 8003820:	4613      	mov	r3, r2
 8003822:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003824:	f7fe ff34 	bl	8002690 <HAL_GetTick>
 8003828:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b20      	cmp	r3, #32
 8003834:	f040 80e0 	bne.w	80039f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2319      	movs	r3, #25
 800383e:	2201      	movs	r2, #1
 8003840:	4970      	ldr	r1, [pc, #448]	@ (8003a04 <HAL_I2C_Master_Transmit+0x1f4>)
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 f964 	bl	8003b10 <I2C_WaitOnFlagUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800384e:	2302      	movs	r3, #2
 8003850:	e0d3      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003858:	2b01      	cmp	r3, #1
 800385a:	d101      	bne.n	8003860 <HAL_I2C_Master_Transmit+0x50>
 800385c:	2302      	movs	r3, #2
 800385e:	e0cc      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b01      	cmp	r3, #1
 8003874:	d007      	beq.n	8003886 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003894:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2221      	movs	r2, #33	@ 0x21
 800389a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2210      	movs	r2, #16
 80038a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	893a      	ldrh	r2, [r7, #8]
 80038b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	4a50      	ldr	r2, [pc, #320]	@ (8003a08 <HAL_I2C_Master_Transmit+0x1f8>)
 80038c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038c8:	8979      	ldrh	r1, [r7, #10]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	6a3a      	ldr	r2, [r7, #32]
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 f89c 	bl	8003a0c <I2C_MasterRequestWrite>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e08d      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038de:	2300      	movs	r3, #0
 80038e0:	613b      	str	r3, [r7, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038f4:	e066      	b.n	80039c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	6a39      	ldr	r1, [r7, #32]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fa22 	bl	8003d44 <I2C_WaitOnTXEFlagUntilTimeout>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00d      	beq.n	8003922 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	2b04      	cmp	r3, #4
 800390c:	d107      	bne.n	800391e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800391c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e06b      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	781a      	ldrb	r2, [r3, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	1c5a      	adds	r2, r3, #1
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b04      	cmp	r3, #4
 800395e:	d11b      	bne.n	8003998 <HAL_I2C_Master_Transmit+0x188>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	2b00      	cmp	r3, #0
 8003966:	d017      	beq.n	8003998 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	1c5a      	adds	r2, r3, #1
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003982:	b29b      	uxth	r3, r3
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	6a39      	ldr	r1, [r7, #32]
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f000 fa19 	bl	8003dd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00d      	beq.n	80039c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d107      	bne.n	80039c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e01a      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d194      	bne.n	80038f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039f4:	2300      	movs	r3, #0
 80039f6:	e000      	b.n	80039fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039f8:	2302      	movs	r3, #2
  }
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	00100002 	.word	0x00100002
 8003a08:	ffff0000 	.word	0xffff0000

08003a0c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af02      	add	r7, sp, #8
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	607a      	str	r2, [r7, #4]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d006      	beq.n	8003a36 <I2C_MasterRequestWrite+0x2a>
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d003      	beq.n	8003a36 <I2C_MasterRequestWrite+0x2a>
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a34:	d108      	bne.n	8003a48 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	e00b      	b.n	8003a60 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4c:	2b12      	cmp	r3, #18
 8003a4e:	d107      	bne.n	8003a60 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f84f 	bl	8003b10 <I2C_WaitOnFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00d      	beq.n	8003a94 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a86:	d103      	bne.n	8003a90 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e035      	b.n	8003b00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a9c:	d108      	bne.n	8003ab0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a9e:	897b      	ldrh	r3, [r7, #10]
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003aac:	611a      	str	r2, [r3, #16]
 8003aae:	e01b      	b.n	8003ae8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ab0:	897b      	ldrh	r3, [r7, #10]
 8003ab2:	11db      	asrs	r3, r3, #7
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	f003 0306 	and.w	r3, r3, #6
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	f063 030f 	orn	r3, r3, #15
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	490e      	ldr	r1, [pc, #56]	@ (8003b08 <I2C_MasterRequestWrite+0xfc>)
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 f898 	bl	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e010      	b.n	8003b00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ade:	897b      	ldrh	r3, [r7, #10]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	4907      	ldr	r1, [pc, #28]	@ (8003b0c <I2C_MasterRequestWrite+0x100>)
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 f888 	bl	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e000      	b.n	8003b00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	00010008 	.word	0x00010008
 8003b0c:	00010002 	.word	0x00010002

08003b10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	603b      	str	r3, [r7, #0]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b20:	e048      	b.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d044      	beq.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2a:	f7fe fdb1 	bl	8002690 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d139      	bne.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	0c1b      	lsrs	r3, r3, #16
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d10d      	bne.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	43da      	mvns	r2, r3
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	4013      	ands	r3, r2
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	461a      	mov	r2, r3
 8003b64:	e00c      	b.n	8003b80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d116      	bne.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	f043 0220 	orr.w	r2, r3, #32
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e023      	b.n	8003bfc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	0c1b      	lsrs	r3, r3, #16
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d10d      	bne.n	8003bda <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	43da      	mvns	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	bf0c      	ite	eq
 8003bd0:	2301      	moveq	r3, #1
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	e00c      	b.n	8003bf4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	43da      	mvns	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4013      	ands	r3, r2
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bf0c      	ite	eq
 8003bec:	2301      	moveq	r3, #1
 8003bee:	2300      	movne	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d093      	beq.n	8003b22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3710      	adds	r7, #16
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c12:	e071      	b.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c22:	d123      	bne.n	8003c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2220      	movs	r2, #32
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c58:	f043 0204 	orr.w	r2, r3, #4
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e067      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c72:	d041      	beq.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c74:	f7fe fd0c 	bl	8002690 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d302      	bcc.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d136      	bne.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d10c      	bne.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	43da      	mvns	r2, r3
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bf14      	ite	ne
 8003ca6:	2301      	movne	r3, #1
 8003ca8:	2300      	moveq	r3, #0
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	e00b      	b.n	8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	43da      	mvns	r2, r3
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf14      	ite	ne
 8003cc0:	2301      	movne	r3, #1
 8003cc2:	2300      	moveq	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d016      	beq.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	f043 0220 	orr.w	r2, r3, #32
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e021      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	0c1b      	lsrs	r3, r3, #16
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d10c      	bne.n	8003d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	e00b      	b.n	8003d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	43da      	mvns	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	4013      	ands	r3, r2
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	bf14      	ite	ne
 8003d2e:	2301      	movne	r3, #1
 8003d30:	2300      	moveq	r3, #0
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f47f af6d 	bne.w	8003c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d50:	e034      	b.n	8003dbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 f886 	bl	8003e64 <I2C_IsAcknowledgeFailed>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e034      	b.n	8003dcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d028      	beq.n	8003dbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d6a:	f7fe fc91 	bl	8002690 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d302      	bcc.n	8003d80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d11d      	bne.n	8003dbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d8a:	2b80      	cmp	r3, #128	@ 0x80
 8003d8c:	d016      	beq.n	8003dbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	f043 0220 	orr.w	r2, r3, #32
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e007      	b.n	8003dcc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc6:	2b80      	cmp	r3, #128	@ 0x80
 8003dc8:	d1c3      	bne.n	8003d52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003de0:	e034      	b.n	8003e4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f83e 	bl	8003e64 <I2C_IsAcknowledgeFailed>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e034      	b.n	8003e5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d028      	beq.n	8003e4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dfa:	f7fe fc49 	bl	8002690 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d302      	bcc.n	8003e10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d11d      	bne.n	8003e4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d016      	beq.n	8003e4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e38:	f043 0220 	orr.w	r2, r3, #32
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e007      	b.n	8003e5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d1c3      	bne.n	8003de2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e7a:	d11b      	bne.n	8003eb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea0:	f043 0204 	orr.w	r2, r3, #4
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
	...

08003ec4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e267      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d075      	beq.n	8003fce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ee2:	4b88      	ldr	r3, [pc, #544]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 030c 	and.w	r3, r3, #12
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d00c      	beq.n	8003f08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eee:	4b85      	ldr	r3, [pc, #532]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ef6:	2b08      	cmp	r3, #8
 8003ef8:	d112      	bne.n	8003f20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003efa:	4b82      	ldr	r3, [pc, #520]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f06:	d10b      	bne.n	8003f20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f08:	4b7e      	ldr	r3, [pc, #504]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d05b      	beq.n	8003fcc <HAL_RCC_OscConfig+0x108>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d157      	bne.n	8003fcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e242      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f28:	d106      	bne.n	8003f38 <HAL_RCC_OscConfig+0x74>
 8003f2a:	4b76      	ldr	r3, [pc, #472]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a75      	ldr	r2, [pc, #468]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	e01d      	b.n	8003f74 <HAL_RCC_OscConfig+0xb0>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f40:	d10c      	bne.n	8003f5c <HAL_RCC_OscConfig+0x98>
 8003f42:	4b70      	ldr	r3, [pc, #448]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a6f      	ldr	r2, [pc, #444]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a6c      	ldr	r2, [pc, #432]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e00b      	b.n	8003f74 <HAL_RCC_OscConfig+0xb0>
 8003f5c:	4b69      	ldr	r3, [pc, #420]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a68      	ldr	r2, [pc, #416]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	4b66      	ldr	r3, [pc, #408]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a65      	ldr	r2, [pc, #404]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d013      	beq.n	8003fa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7fe fb88 	bl	8002690 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f84:	f7fe fb84 	bl	8002690 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	@ 0x64
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e207      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	4b5b      	ldr	r3, [pc, #364]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0xc0>
 8003fa2:	e014      	b.n	8003fce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa4:	f7fe fb74 	bl	8002690 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fac:	f7fe fb70 	bl	8002690 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b64      	cmp	r3, #100	@ 0x64
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e1f3      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fbe:	4b51      	ldr	r3, [pc, #324]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0xe8>
 8003fca:	e000      	b.n	8003fce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d063      	beq.n	80040a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fda:	4b4a      	ldr	r3, [pc, #296]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 030c 	and.w	r3, r3, #12
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00b      	beq.n	8003ffe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fe6:	4b47      	ldr	r3, [pc, #284]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d11c      	bne.n	800402c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ff2:	4b44      	ldr	r3, [pc, #272]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d116      	bne.n	800402c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffe:	4b41      	ldr	r3, [pc, #260]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d005      	beq.n	8004016 <HAL_RCC_OscConfig+0x152>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d001      	beq.n	8004016 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e1c7      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004016:	4b3b      	ldr	r3, [pc, #236]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	4937      	ldr	r1, [pc, #220]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004026:	4313      	orrs	r3, r2
 8004028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800402a:	e03a      	b.n	80040a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d020      	beq.n	8004076 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004034:	4b34      	ldr	r3, [pc, #208]	@ (8004108 <HAL_RCC_OscConfig+0x244>)
 8004036:	2201      	movs	r2, #1
 8004038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403a:	f7fe fb29 	bl	8002690 <HAL_GetTick>
 800403e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004040:	e008      	b.n	8004054 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004042:	f7fe fb25 	bl	8002690 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b02      	cmp	r3, #2
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e1a8      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004054:	4b2b      	ldr	r3, [pc, #172]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0f0      	beq.n	8004042 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004060:	4b28      	ldr	r3, [pc, #160]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4925      	ldr	r1, [pc, #148]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004070:	4313      	orrs	r3, r2
 8004072:	600b      	str	r3, [r1, #0]
 8004074:	e015      	b.n	80040a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004076:	4b24      	ldr	r3, [pc, #144]	@ (8004108 <HAL_RCC_OscConfig+0x244>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407c:	f7fe fb08 	bl	8002690 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004084:	f7fe fb04 	bl	8002690 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e187      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004096:	4b1b      	ldr	r3, [pc, #108]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d036      	beq.n	800411c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d016      	beq.n	80040e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b6:	4b15      	ldr	r3, [pc, #84]	@ (800410c <HAL_RCC_OscConfig+0x248>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040bc:	f7fe fae8 	bl	8002690 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040c4:	f7fe fae4 	bl	8002690 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e167      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <HAL_RCC_OscConfig+0x240>)
 80040d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCC_OscConfig+0x200>
 80040e2:	e01b      	b.n	800411c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e4:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_RCC_OscConfig+0x248>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ea:	f7fe fad1 	bl	8002690 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	e00e      	b.n	8004110 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f2:	f7fe facd 	bl	8002690 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d907      	bls.n	8004110 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e150      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
 8004104:	40023800 	.word	0x40023800
 8004108:	42470000 	.word	0x42470000
 800410c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004110:	4b88      	ldr	r3, [pc, #544]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1ea      	bne.n	80040f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 8097 	beq.w	8004258 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800412a:	2300      	movs	r3, #0
 800412c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800412e:	4b81      	ldr	r3, [pc, #516]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10f      	bne.n	800415a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	4b7d      	ldr	r3, [pc, #500]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	4a7c      	ldr	r2, [pc, #496]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004148:	6413      	str	r3, [r2, #64]	@ 0x40
 800414a:	4b7a      	ldr	r3, [pc, #488]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004152:	60bb      	str	r3, [r7, #8]
 8004154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004156:	2301      	movs	r3, #1
 8004158:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415a:	4b77      	ldr	r3, [pc, #476]	@ (8004338 <HAL_RCC_OscConfig+0x474>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004162:	2b00      	cmp	r3, #0
 8004164:	d118      	bne.n	8004198 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004166:	4b74      	ldr	r3, [pc, #464]	@ (8004338 <HAL_RCC_OscConfig+0x474>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a73      	ldr	r2, [pc, #460]	@ (8004338 <HAL_RCC_OscConfig+0x474>)
 800416c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004172:	f7fe fa8d 	bl	8002690 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417a:	f7fe fa89 	bl	8002690 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e10c      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418c:	4b6a      	ldr	r3, [pc, #424]	@ (8004338 <HAL_RCC_OscConfig+0x474>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0f0      	beq.n	800417a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d106      	bne.n	80041ae <HAL_RCC_OscConfig+0x2ea>
 80041a0:	4b64      	ldr	r3, [pc, #400]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a4:	4a63      	ldr	r2, [pc, #396]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041a6:	f043 0301 	orr.w	r3, r3, #1
 80041aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ac:	e01c      	b.n	80041e8 <HAL_RCC_OscConfig+0x324>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b05      	cmp	r3, #5
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCC_OscConfig+0x30c>
 80041b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041bc:	f043 0304 	orr.w	r3, r3, #4
 80041c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c6:	4a5b      	ldr	r2, [pc, #364]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041c8:	f043 0301 	orr.w	r3, r3, #1
 80041cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ce:	e00b      	b.n	80041e8 <HAL_RCC_OscConfig+0x324>
 80041d0:	4b58      	ldr	r3, [pc, #352]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d4:	4a57      	ldr	r2, [pc, #348]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041d6:	f023 0301 	bic.w	r3, r3, #1
 80041da:	6713      	str	r3, [r2, #112]	@ 0x70
 80041dc:	4b55      	ldr	r3, [pc, #340]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e0:	4a54      	ldr	r2, [pc, #336]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80041e2:	f023 0304 	bic.w	r3, r3, #4
 80041e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d015      	beq.n	800421c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f0:	f7fe fa4e 	bl	8002690 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f6:	e00a      	b.n	800420e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f8:	f7fe fa4a 	bl	8002690 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004206:	4293      	cmp	r3, r2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e0cb      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800420e:	4b49      	ldr	r3, [pc, #292]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0ee      	beq.n	80041f8 <HAL_RCC_OscConfig+0x334>
 800421a:	e014      	b.n	8004246 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421c:	f7fe fa38 	bl	8002690 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004222:	e00a      	b.n	800423a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004224:	f7fe fa34 	bl	8002690 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004232:	4293      	cmp	r3, r2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e0b5      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800423a:	4b3e      	ldr	r3, [pc, #248]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 800423c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1ee      	bne.n	8004224 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004246:	7dfb      	ldrb	r3, [r7, #23]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d105      	bne.n	8004258 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424c:	4b39      	ldr	r3, [pc, #228]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 800424e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004250:	4a38      	ldr	r2, [pc, #224]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004252:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004256:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 80a1 	beq.w	80043a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004262:	4b34      	ldr	r3, [pc, #208]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b08      	cmp	r3, #8
 800426c:	d05c      	beq.n	8004328 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d141      	bne.n	80042fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004276:	4b31      	ldr	r3, [pc, #196]	@ (800433c <HAL_RCC_OscConfig+0x478>)
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427c:	f7fe fa08 	bl	8002690 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004284:	f7fe fa04 	bl	8002690 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e087      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004296:	4b27      	ldr	r3, [pc, #156]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69da      	ldr	r2, [r3, #28]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	019b      	lsls	r3, r3, #6
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b8:	085b      	lsrs	r3, r3, #1
 80042ba:	3b01      	subs	r3, #1
 80042bc:	041b      	lsls	r3, r3, #16
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	061b      	lsls	r3, r3, #24
 80042c6:	491b      	ldr	r1, [pc, #108]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042cc:	4b1b      	ldr	r3, [pc, #108]	@ (800433c <HAL_RCC_OscConfig+0x478>)
 80042ce:	2201      	movs	r2, #1
 80042d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d2:	f7fe f9dd 	bl	8002690 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042da:	f7fe f9d9 	bl	8002690 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e05c      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x416>
 80042f8:	e054      	b.n	80043a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fa:	4b10      	ldr	r3, [pc, #64]	@ (800433c <HAL_RCC_OscConfig+0x478>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004300:	f7fe f9c6 	bl	8002690 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004308:	f7fe f9c2 	bl	8002690 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e045      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431a:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <HAL_RCC_OscConfig+0x470>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f0      	bne.n	8004308 <HAL_RCC_OscConfig+0x444>
 8004326:	e03d      	b.n	80043a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d107      	bne.n	8004340 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e038      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
 8004334:	40023800 	.word	0x40023800
 8004338:	40007000 	.word	0x40007000
 800433c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004340:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <HAL_RCC_OscConfig+0x4ec>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d028      	beq.n	80043a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004358:	429a      	cmp	r2, r3
 800435a:	d121      	bne.n	80043a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d11a      	bne.n	80043a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004370:	4013      	ands	r3, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004376:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004378:	4293      	cmp	r3, r2
 800437a:	d111      	bne.n	80043a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004386:	085b      	lsrs	r3, r3, #1
 8004388:	3b01      	subs	r3, #1
 800438a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800438c:	429a      	cmp	r2, r3
 800438e:	d107      	bne.n	80043a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800439c:	429a      	cmp	r2, r3
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e000      	b.n	80043a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40023800 	.word	0x40023800

080043b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d101      	bne.n	80043c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e0cc      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043c8:	4b68      	ldr	r3, [pc, #416]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d90c      	bls.n	80043f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d6:	4b65      	ldr	r3, [pc, #404]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043de:	4b63      	ldr	r3, [pc, #396]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d001      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0b8      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d020      	beq.n	800443e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004408:	4b59      	ldr	r3, [pc, #356]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	4a58      	ldr	r2, [pc, #352]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004412:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004420:	4b53      	ldr	r3, [pc, #332]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	4a52      	ldr	r2, [pc, #328]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004426:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800442a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800442c:	4b50      	ldr	r3, [pc, #320]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	494d      	ldr	r1, [pc, #308]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 800443a:	4313      	orrs	r3, r2
 800443c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d044      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d107      	bne.n	8004462 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004452:	4b47      	ldr	r3, [pc, #284]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d119      	bne.n	8004492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e07f      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b02      	cmp	r3, #2
 8004468:	d003      	beq.n	8004472 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800446e:	2b03      	cmp	r3, #3
 8004470:	d107      	bne.n	8004482 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004472:	4b3f      	ldr	r3, [pc, #252]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d109      	bne.n	8004492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e06f      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004482:	4b3b      	ldr	r3, [pc, #236]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e067      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004492:	4b37      	ldr	r3, [pc, #220]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f023 0203 	bic.w	r2, r3, #3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	4934      	ldr	r1, [pc, #208]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044a4:	f7fe f8f4 	bl	8002690 <HAL_GetTick>
 80044a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044aa:	e00a      	b.n	80044c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ac:	f7fe f8f0 	bl	8002690 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e04f      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f003 020c 	and.w	r2, r3, #12
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d1eb      	bne.n	80044ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044d4:	4b25      	ldr	r3, [pc, #148]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d20c      	bcs.n	80044fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e2:	4b22      	ldr	r3, [pc, #136]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ea:	4b20      	ldr	r3, [pc, #128]	@ (800456c <HAL_RCC_ClockConfig+0x1b8>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d001      	beq.n	80044fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e032      	b.n	8004562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0304 	and.w	r3, r3, #4
 8004504:	2b00      	cmp	r3, #0
 8004506:	d008      	beq.n	800451a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004508:	4b19      	ldr	r3, [pc, #100]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	4916      	ldr	r1, [pc, #88]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	2b00      	cmp	r3, #0
 8004524:	d009      	beq.n	800453a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004526:	4b12      	ldr	r3, [pc, #72]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	490e      	ldr	r1, [pc, #56]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	4313      	orrs	r3, r2
 8004538:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800453a:	f000 f821 	bl	8004580 <HAL_RCC_GetSysClockFreq>
 800453e:	4602      	mov	r2, r0
 8004540:	4b0b      	ldr	r3, [pc, #44]	@ (8004570 <HAL_RCC_ClockConfig+0x1bc>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	490a      	ldr	r1, [pc, #40]	@ (8004574 <HAL_RCC_ClockConfig+0x1c0>)
 800454c:	5ccb      	ldrb	r3, [r1, r3]
 800454e:	fa22 f303 	lsr.w	r3, r2, r3
 8004552:	4a09      	ldr	r2, [pc, #36]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 8004554:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004556:	4b09      	ldr	r3, [pc, #36]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f7fe f854 	bl	8002608 <HAL_InitTick>

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40023c00 	.word	0x40023c00
 8004570:	40023800 	.word	0x40023800
 8004574:	08009a2c 	.word	0x08009a2c
 8004578:	20000000 	.word	0x20000000
 800457c:	20000004 	.word	0x20000004

08004580 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004584:	b090      	sub	sp, #64	@ 0x40
 8004586:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004588:	2300      	movs	r3, #0
 800458a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004598:	4b59      	ldr	r3, [pc, #356]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 030c 	and.w	r3, r3, #12
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d00d      	beq.n	80045c0 <HAL_RCC_GetSysClockFreq+0x40>
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	f200 80a1 	bhi.w	80046ec <HAL_RCC_GetSysClockFreq+0x16c>
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <HAL_RCC_GetSysClockFreq+0x34>
 80045ae:	2b04      	cmp	r3, #4
 80045b0:	d003      	beq.n	80045ba <HAL_RCC_GetSysClockFreq+0x3a>
 80045b2:	e09b      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b4:	4b53      	ldr	r3, [pc, #332]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x184>)
 80045b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045b8:	e09b      	b.n	80046f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045ba:	4b53      	ldr	r3, [pc, #332]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x188>)
 80045bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045be:	e098      	b.n	80046f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d028      	beq.n	8004628 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	099b      	lsrs	r3, r3, #6
 80045dc:	2200      	movs	r2, #0
 80045de:	623b      	str	r3, [r7, #32]
 80045e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80045e8:	2100      	movs	r1, #0
 80045ea:	4b47      	ldr	r3, [pc, #284]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x188>)
 80045ec:	fb03 f201 	mul.w	r2, r3, r1
 80045f0:	2300      	movs	r3, #0
 80045f2:	fb00 f303 	mul.w	r3, r0, r3
 80045f6:	4413      	add	r3, r2
 80045f8:	4a43      	ldr	r2, [pc, #268]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x188>)
 80045fa:	fba0 1202 	umull	r1, r2, r0, r2
 80045fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004600:	460a      	mov	r2, r1
 8004602:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004606:	4413      	add	r3, r2
 8004608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800460a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800460c:	2200      	movs	r2, #0
 800460e:	61bb      	str	r3, [r7, #24]
 8004610:	61fa      	str	r2, [r7, #28]
 8004612:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004616:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800461a:	f7fc fb2d 	bl	8000c78 <__aeabi_uldivmod>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4613      	mov	r3, r2
 8004624:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004626:	e053      	b.n	80046d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004628:	4b35      	ldr	r3, [pc, #212]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	099b      	lsrs	r3, r3, #6
 800462e:	2200      	movs	r2, #0
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	617a      	str	r2, [r7, #20]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800463a:	f04f 0b00 	mov.w	fp, #0
 800463e:	4652      	mov	r2, sl
 8004640:	465b      	mov	r3, fp
 8004642:	f04f 0000 	mov.w	r0, #0
 8004646:	f04f 0100 	mov.w	r1, #0
 800464a:	0159      	lsls	r1, r3, #5
 800464c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004650:	0150      	lsls	r0, r2, #5
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	ebb2 080a 	subs.w	r8, r2, sl
 800465a:	eb63 090b 	sbc.w	r9, r3, fp
 800465e:	f04f 0200 	mov.w	r2, #0
 8004662:	f04f 0300 	mov.w	r3, #0
 8004666:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800466a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800466e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004672:	ebb2 0408 	subs.w	r4, r2, r8
 8004676:	eb63 0509 	sbc.w	r5, r3, r9
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	00eb      	lsls	r3, r5, #3
 8004684:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004688:	00e2      	lsls	r2, r4, #3
 800468a:	4614      	mov	r4, r2
 800468c:	461d      	mov	r5, r3
 800468e:	eb14 030a 	adds.w	r3, r4, sl
 8004692:	603b      	str	r3, [r7, #0]
 8004694:	eb45 030b 	adc.w	r3, r5, fp
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046a6:	4629      	mov	r1, r5
 80046a8:	028b      	lsls	r3, r1, #10
 80046aa:	4621      	mov	r1, r4
 80046ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046b0:	4621      	mov	r1, r4
 80046b2:	028a      	lsls	r2, r1, #10
 80046b4:	4610      	mov	r0, r2
 80046b6:	4619      	mov	r1, r3
 80046b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ba:	2200      	movs	r2, #0
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	60fa      	str	r2, [r7, #12]
 80046c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046c4:	f7fc fad8 	bl	8000c78 <__aeabi_uldivmod>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4613      	mov	r3, r2
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x180>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	0c1b      	lsrs	r3, r3, #16
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	3301      	adds	r3, #1
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80046e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046ea:	e002      	b.n	80046f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046ec:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x184>)
 80046ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3740      	adds	r7, #64	@ 0x40
 80046f8:	46bd      	mov	sp, r7
 80046fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046fe:	bf00      	nop
 8004700:	40023800 	.word	0x40023800
 8004704:	00f42400 	.word	0x00f42400
 8004708:	017d7840 	.word	0x017d7840

0800470c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004710:	4b03      	ldr	r3, [pc, #12]	@ (8004720 <HAL_RCC_GetHCLKFreq+0x14>)
 8004712:	681b      	ldr	r3, [r3, #0]
}
 8004714:	4618      	mov	r0, r3
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	20000000 	.word	0x20000000

08004724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004728:	f7ff fff0 	bl	800470c <HAL_RCC_GetHCLKFreq>
 800472c:	4602      	mov	r2, r0
 800472e:	4b05      	ldr	r3, [pc, #20]	@ (8004744 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	0a9b      	lsrs	r3, r3, #10
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	4903      	ldr	r1, [pc, #12]	@ (8004748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800473a:	5ccb      	ldrb	r3, [r1, r3]
 800473c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004740:	4618      	mov	r0, r3
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40023800 	.word	0x40023800
 8004748:	08009a3c 	.word	0x08009a3c

0800474c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004750:	f7ff ffdc 	bl	800470c <HAL_RCC_GetHCLKFreq>
 8004754:	4602      	mov	r2, r0
 8004756:	4b05      	ldr	r3, [pc, #20]	@ (800476c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	0b5b      	lsrs	r3, r3, #13
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	4903      	ldr	r1, [pc, #12]	@ (8004770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004762:	5ccb      	ldrb	r3, [r1, r3]
 8004764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004768:	4618      	mov	r0, r3
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40023800 	.word	0x40023800
 8004770:	08009a3c 	.word	0x08009a3c

08004774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e041      	b.n	800480a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d106      	bne.n	80047a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7fd fd54 	bl	8002248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3304      	adds	r3, #4
 80047b0:	4619      	mov	r1, r3
 80047b2:	4610      	mov	r0, r2
 80047b4:	f000 fa70 	bl	8004c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
	...

08004814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b01      	cmp	r3, #1
 8004826:	d001      	beq.n	800482c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e044      	b.n	80048b6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a1e      	ldr	r2, [pc, #120]	@ (80048c4 <HAL_TIM_Base_Start_IT+0xb0>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d018      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x6c>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004856:	d013      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x6c>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a1a      	ldr	r2, [pc, #104]	@ (80048c8 <HAL_TIM_Base_Start_IT+0xb4>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00e      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x6c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a19      	ldr	r2, [pc, #100]	@ (80048cc <HAL_TIM_Base_Start_IT+0xb8>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d009      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x6c>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a17      	ldr	r2, [pc, #92]	@ (80048d0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d004      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x6c>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a16      	ldr	r2, [pc, #88]	@ (80048d4 <HAL_TIM_Base_Start_IT+0xc0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b06      	cmp	r3, #6
 8004890:	d010      	beq.n	80048b4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a2:	e007      	b.n	80048b4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40014000 	.word	0x40014000

080048d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d020      	beq.n	800493c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01b      	beq.n	800493c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f06f 0202 	mvn.w	r2, #2
 800490c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	f003 0303 	and.w	r3, r3, #3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f999 	bl	8004c5a <HAL_TIM_IC_CaptureCallback>
 8004928:	e005      	b.n	8004936 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 f98b 	bl	8004c46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f99c 	bl	8004c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	f003 0304 	and.w	r3, r3, #4
 8004942:	2b00      	cmp	r3, #0
 8004944:	d020      	beq.n	8004988 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01b      	beq.n	8004988 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f06f 0204 	mvn.w	r2, #4
 8004958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2202      	movs	r2, #2
 800495e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f973 	bl	8004c5a <HAL_TIM_IC_CaptureCallback>
 8004974:	e005      	b.n	8004982 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f965 	bl	8004c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 f976 	bl	8004c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d020      	beq.n	80049d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b00      	cmp	r3, #0
 800499a:	d01b      	beq.n	80049d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0208 	mvn.w	r2, #8
 80049a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2204      	movs	r2, #4
 80049aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f94d 	bl	8004c5a <HAL_TIM_IC_CaptureCallback>
 80049c0:	e005      	b.n	80049ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f93f 	bl	8004c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f950 	bl	8004c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d020      	beq.n	8004a20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f003 0310 	and.w	r3, r3, #16
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d01b      	beq.n	8004a20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f06f 0210 	mvn.w	r2, #16
 80049f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2208      	movs	r2, #8
 80049f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 f927 	bl	8004c5a <HAL_TIM_IC_CaptureCallback>
 8004a0c:	e005      	b.n	8004a1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f919 	bl	8004c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f92a 	bl	8004c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00c      	beq.n	8004a44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d007      	beq.n	8004a44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f06f 0201 	mvn.w	r2, #1
 8004a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fd fa8a 	bl	8001f58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00c      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d007      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 fab0 	bl	8004fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00c      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f8fb 	bl	8004c82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0320 	and.w	r3, r3, #32
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00c      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 0320 	and.w	r3, r3, #32
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d007      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0220 	mvn.w	r2, #32
 8004aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fa82 	bl	8004fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ab0:	bf00      	nop
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d101      	bne.n	8004ad4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	e0b4      	b.n	8004c3e <HAL_TIM_ConfigClockSource+0x186>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004afa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b0c:	d03e      	beq.n	8004b8c <HAL_TIM_ConfigClockSource+0xd4>
 8004b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b12:	f200 8087 	bhi.w	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b1a:	f000 8086 	beq.w	8004c2a <HAL_TIM_ConfigClockSource+0x172>
 8004b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b22:	d87f      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b24:	2b70      	cmp	r3, #112	@ 0x70
 8004b26:	d01a      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0xa6>
 8004b28:	2b70      	cmp	r3, #112	@ 0x70
 8004b2a:	d87b      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b2c:	2b60      	cmp	r3, #96	@ 0x60
 8004b2e:	d050      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0x11a>
 8004b30:	2b60      	cmp	r3, #96	@ 0x60
 8004b32:	d877      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b34:	2b50      	cmp	r3, #80	@ 0x50
 8004b36:	d03c      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0xfa>
 8004b38:	2b50      	cmp	r3, #80	@ 0x50
 8004b3a:	d873      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b3c:	2b40      	cmp	r3, #64	@ 0x40
 8004b3e:	d058      	beq.n	8004bf2 <HAL_TIM_ConfigClockSource+0x13a>
 8004b40:	2b40      	cmp	r3, #64	@ 0x40
 8004b42:	d86f      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b44:	2b30      	cmp	r3, #48	@ 0x30
 8004b46:	d064      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x15a>
 8004b48:	2b30      	cmp	r3, #48	@ 0x30
 8004b4a:	d86b      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	d060      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x15a>
 8004b50:	2b20      	cmp	r3, #32
 8004b52:	d867      	bhi.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d05c      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x15a>
 8004b58:	2b10      	cmp	r3, #16
 8004b5a:	d05a      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x15a>
 8004b5c:	e062      	b.n	8004c24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b6e:	f000 f993 	bl	8004e98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	609a      	str	r2, [r3, #8]
      break;
 8004b8a:	e04f      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b9c:	f000 f97c 	bl	8004e98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bae:	609a      	str	r2, [r3, #8]
      break;
 8004bb0:	e03c      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	f000 f8f0 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2150      	movs	r1, #80	@ 0x50
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 f949 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 8004bd0:	e02c      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bde:	461a      	mov	r2, r3
 8004be0:	f000 f90f 	bl	8004e02 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2160      	movs	r1, #96	@ 0x60
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 f939 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 8004bf0:	e01c      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f000 f8d0 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2140      	movs	r1, #64	@ 0x40
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 f929 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 8004c10:	e00c      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4610      	mov	r0, r2
 8004c1e:	f000 f920 	bl	8004e62 <TIM_ITRx_SetConfig>
      break;
 8004c22:	e003      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	73fb      	strb	r3, [r7, #15]
      break;
 8004c28:	e000      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
	...

08004c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a37      	ldr	r2, [pc, #220]	@ (8004d88 <TIM_Base_SetConfig+0xf0>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d00f      	beq.n	8004cd0 <TIM_Base_SetConfig+0x38>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb6:	d00b      	beq.n	8004cd0 <TIM_Base_SetConfig+0x38>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a34      	ldr	r2, [pc, #208]	@ (8004d8c <TIM_Base_SetConfig+0xf4>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d007      	beq.n	8004cd0 <TIM_Base_SetConfig+0x38>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a33      	ldr	r2, [pc, #204]	@ (8004d90 <TIM_Base_SetConfig+0xf8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d003      	beq.n	8004cd0 <TIM_Base_SetConfig+0x38>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a32      	ldr	r2, [pc, #200]	@ (8004d94 <TIM_Base_SetConfig+0xfc>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d108      	bne.n	8004ce2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a28      	ldr	r2, [pc, #160]	@ (8004d88 <TIM_Base_SetConfig+0xf0>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01b      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cf0:	d017      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a25      	ldr	r2, [pc, #148]	@ (8004d8c <TIM_Base_SetConfig+0xf4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a24      	ldr	r2, [pc, #144]	@ (8004d90 <TIM_Base_SetConfig+0xf8>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00f      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a23      	ldr	r2, [pc, #140]	@ (8004d94 <TIM_Base_SetConfig+0xfc>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d00b      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a22      	ldr	r2, [pc, #136]	@ (8004d98 <TIM_Base_SetConfig+0x100>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d007      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a21      	ldr	r2, [pc, #132]	@ (8004d9c <TIM_Base_SetConfig+0x104>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d003      	beq.n	8004d22 <TIM_Base_SetConfig+0x8a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a20      	ldr	r2, [pc, #128]	@ (8004da0 <TIM_Base_SetConfig+0x108>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d108      	bne.n	8004d34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a0c      	ldr	r2, [pc, #48]	@ (8004d88 <TIM_Base_SetConfig+0xf0>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d103      	bne.n	8004d62 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f043 0204 	orr.w	r2, r3, #4
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	601a      	str	r2, [r3, #0]
}
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40010000 	.word	0x40010000
 8004d8c:	40000400 	.word	0x40000400
 8004d90:	40000800 	.word	0x40000800
 8004d94:	40000c00 	.word	0x40000c00
 8004d98:	40014000 	.word	0x40014000
 8004d9c:	40014400 	.word	0x40014400
 8004da0:	40014800 	.word	0x40014800

08004da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	f023 0201 	bic.w	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f023 030a 	bic.w	r3, r3, #10
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b087      	sub	sp, #28
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	f023 0210 	bic.w	r2, r3, #16
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	031b      	lsls	r3, r3, #12
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	011b      	lsls	r3, r3, #4
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	621a      	str	r2, [r3, #32]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b085      	sub	sp, #20
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f043 0307 	orr.w	r3, r3, #7
 8004e84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	609a      	str	r2, [r3, #8]
}
 8004e8c:	bf00      	nop
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	021a      	lsls	r2, r3, #8
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	609a      	str	r2, [r3, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	371c      	adds	r7, #28
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d101      	bne.n	8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004eec:	2302      	movs	r3, #2
 8004eee:	e050      	b.n	8004f92 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d018      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f3c:	d013      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a18      	ldr	r2, [pc, #96]	@ (8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d00e      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a16      	ldr	r2, [pc, #88]	@ (8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d009      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a15      	ldr	r2, [pc, #84]	@ (8004fac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d004      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a13      	ldr	r2, [pc, #76]	@ (8004fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d10c      	bne.n	8004f80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40010000 	.word	0x40010000
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800
 8004fac:	40000c00 	.word	0x40000c00
 8004fb0:	40014000 	.word	0x40014000

08004fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e042      	b.n	8005074 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d106      	bne.n	8005008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fd f948 	bl	8002298 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2224      	movs	r2, #36	@ 0x24
 800500c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68da      	ldr	r2, [r3, #12]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800501e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fe6b 	bl	8005cfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005034:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695a      	ldr	r2, [r3, #20]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005044:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005054:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2220      	movs	r2, #32
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	@ 0x28
 8005080:	af02      	add	r7, sp, #8
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	603b      	str	r3, [r7, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b20      	cmp	r3, #32
 800509a:	d175      	bne.n	8005188 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_UART_Transmit+0x2c>
 80050a2:	88fb      	ldrh	r3, [r7, #6]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e06e      	b.n	800518a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2221      	movs	r2, #33	@ 0x21
 80050b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050ba:	f7fd fae9 	bl	8002690 <HAL_GetTick>
 80050be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	88fa      	ldrh	r2, [r7, #6]
 80050c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	88fa      	ldrh	r2, [r7, #6]
 80050ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d4:	d108      	bne.n	80050e8 <HAL_UART_Transmit+0x6c>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d104      	bne.n	80050e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050de:	2300      	movs	r3, #0
 80050e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	61bb      	str	r3, [r7, #24]
 80050e6:	e003      	b.n	80050f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050ec:	2300      	movs	r3, #0
 80050ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050f0:	e02e      	b.n	8005150 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	2200      	movs	r2, #0
 80050fa:	2180      	movs	r1, #128	@ 0x80
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 fbcf 	bl	80058a0 <UART_WaitOnFlagUntilTimeout>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d005      	beq.n	8005114 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2220      	movs	r2, #32
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e03a      	b.n	800518a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10b      	bne.n	8005132 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	881b      	ldrh	r3, [r3, #0]
 800511e:	461a      	mov	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005128:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	3302      	adds	r3, #2
 800512e:	61bb      	str	r3, [r7, #24]
 8005130:	e007      	b.n	8005142 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	781a      	ldrb	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	3301      	adds	r3, #1
 8005140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005146:	b29b      	uxth	r3, r3
 8005148:	3b01      	subs	r3, #1
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1cb      	bne.n	80050f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2200      	movs	r2, #0
 8005162:	2140      	movs	r1, #64	@ 0x40
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 fb9b 	bl	80058a0 <UART_WaitOnFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d005      	beq.n	800517c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e006      	b.n	800518a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	e000      	b.n	800518a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005188:	2302      	movs	r3, #2
  }
}
 800518a:	4618      	mov	r0, r3
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b08a      	sub	sp, #40	@ 0x28
 8005196:	af02      	add	r7, sp, #8
 8005198:	60f8      	str	r0, [r7, #12]
 800519a:	60b9      	str	r1, [r7, #8]
 800519c:	603b      	str	r3, [r7, #0]
 800519e:	4613      	mov	r3, r2
 80051a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b20      	cmp	r3, #32
 80051b0:	f040 8081 	bne.w	80052b6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <HAL_UART_Receive+0x2e>
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e079      	b.n	80052b8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2222      	movs	r2, #34	@ 0x22
 80051ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051d8:	f7fd fa5a 	bl	8002690 <HAL_GetTick>
 80051dc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	88fa      	ldrh	r2, [r7, #6]
 80051e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	88fa      	ldrh	r2, [r7, #6]
 80051e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f2:	d108      	bne.n	8005206 <HAL_UART_Receive+0x74>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d104      	bne.n	8005206 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80051fc:	2300      	movs	r3, #0
 80051fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	61bb      	str	r3, [r7, #24]
 8005204:	e003      	b.n	800520e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800520a:	2300      	movs	r3, #0
 800520c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800520e:	e047      	b.n	80052a0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	2200      	movs	r2, #0
 8005218:	2120      	movs	r1, #32
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 fb40 	bl	80058a0 <UART_WaitOnFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d005      	beq.n	8005232 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e042      	b.n	80052b8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10c      	bne.n	8005252 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	b29b      	uxth	r3, r3
 8005240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005244:	b29a      	uxth	r2, r3
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	3302      	adds	r3, #2
 800524e:	61bb      	str	r3, [r7, #24]
 8005250:	e01f      	b.n	8005292 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800525a:	d007      	beq.n	800526c <HAL_UART_Receive+0xda>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <HAL_UART_Receive+0xe8>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	b2da      	uxtb	r2, r3
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	701a      	strb	r2, [r3, #0]
 8005278:	e008      	b.n	800528c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	b2db      	uxtb	r3, r3
 8005282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005286:	b2da      	uxtb	r2, r3
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	3301      	adds	r3, #1
 8005290:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1b2      	bne.n	8005210 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	e000      	b.n	80052b8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80052b6:	2302      	movs	r3, #2
  }
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3720      	adds	r7, #32
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	4613      	mov	r3, r2
 80052cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b20      	cmp	r3, #32
 80052d8:	d112      	bne.n	8005300 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <HAL_UART_Receive_IT+0x26>
 80052e0:	88fb      	ldrh	r3, [r7, #6]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e00b      	b.n	8005302 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052f0:	88fb      	ldrh	r3, [r7, #6]
 80052f2:	461a      	mov	r2, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f000 fb2b 	bl	8005952 <UART_Start_Receive_IT>
 80052fc:	4603      	mov	r3, r0
 80052fe:	e000      	b.n	8005302 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005300:	2302      	movs	r3, #2
  }
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b0ba      	sub	sp, #232	@ 0xe8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005332:	2300      	movs	r3, #0
 8005334:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005338:	2300      	movs	r3, #0
 800533a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800533e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800534a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10f      	bne.n	8005372 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d009      	beq.n	8005372 <HAL_UART_IRQHandler+0x66>
 800535e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005362:	f003 0320 	and.w	r3, r3, #32
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fc07 	bl	8005b7e <UART_Receive_IT>
      return;
 8005370:	e273      	b.n	800585a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005372:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005376:	2b00      	cmp	r3, #0
 8005378:	f000 80de 	beq.w	8005538 <HAL_UART_IRQHandler+0x22c>
 800537c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d106      	bne.n	8005396 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800538c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 80d1 	beq.w	8005538 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_UART_IRQHandler+0xae>
 80053a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b2:	f043 0201 	orr.w	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_UART_IRQHandler+0xd2>
 80053c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d6:	f043 0202 	orr.w	r2, r3, #2
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00b      	beq.n	8005402 <HAL_UART_IRQHandler+0xf6>
 80053ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d005      	beq.n	8005402 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f043 0204 	orr.w	r2, r3, #4
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d011      	beq.n	8005432 <HAL_UART_IRQHandler+0x126>
 800540e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005412:	f003 0320 	and.w	r3, r3, #32
 8005416:	2b00      	cmp	r3, #0
 8005418:	d105      	bne.n	8005426 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800541a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d005      	beq.n	8005432 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542a:	f043 0208 	orr.w	r2, r3, #8
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005436:	2b00      	cmp	r3, #0
 8005438:	f000 820a 	beq.w	8005850 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800543c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d008      	beq.n	800545a <HAL_UART_IRQHandler+0x14e>
 8005448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544c:	f003 0320 	and.w	r3, r3, #32
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 fb92 	bl	8005b7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005464:	2b40      	cmp	r3, #64	@ 0x40
 8005466:	bf0c      	ite	eq
 8005468:	2301      	moveq	r3, #1
 800546a:	2300      	movne	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	2b00      	cmp	r3, #0
 800547c:	d103      	bne.n	8005486 <HAL_UART_IRQHandler+0x17a>
 800547e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005482:	2b00      	cmp	r3, #0
 8005484:	d04f      	beq.n	8005526 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fa9d 	bl	80059c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b40      	cmp	r3, #64	@ 0x40
 8005498:	d141      	bne.n	800551e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3314      	adds	r3, #20
 80054a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3314      	adds	r3, #20
 80054c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1d9      	bne.n	800549a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d013      	beq.n	8005516 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f2:	4a8a      	ldr	r2, [pc, #552]	@ (800571c <HAL_UART_IRQHandler+0x410>)
 80054f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd fe6b 	bl	80031d6 <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d016      	beq.n	8005534 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005510:	4610      	mov	r0, r2
 8005512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	e00e      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f9ac 	bl	8005874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	e00a      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f9a8 	bl	8005874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005524:	e006      	b.n	8005534 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f9a4 	bl	8005874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005532:	e18d      	b.n	8005850 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005534:	bf00      	nop
    return;
 8005536:	e18b      	b.n	8005850 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553c:	2b01      	cmp	r3, #1
 800553e:	f040 8167 	bne.w	8005810 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005546:	f003 0310 	and.w	r3, r3, #16
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 8160 	beq.w	8005810 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005554:	f003 0310 	and.w	r3, r3, #16
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 8159 	beq.w	8005810 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800555e:	2300      	movs	r3, #0
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	60bb      	str	r3, [r7, #8]
 8005572:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557e:	2b40      	cmp	r3, #64	@ 0x40
 8005580:	f040 80ce 	bne.w	8005720 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005590:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 80a9 	beq.w	80056ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800559e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055a2:	429a      	cmp	r2, r3
 80055a4:	f080 80a2 	bcs.w	80056ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ba:	f000 8088 	beq.w	80056ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	330c      	adds	r3, #12
 80055c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055cc:	e853 3f00 	ldrex	r3, [r3]
 80055d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	330c      	adds	r3, #12
 80055e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80055ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80055ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1d9      	bne.n	80055be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3314      	adds	r3, #20
 8005610:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005612:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800561a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800561c:	f023 0301 	bic.w	r3, r3, #1
 8005620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3314      	adds	r3, #20
 800562a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800562e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005632:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005636:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800563a:	e841 2300 	strex	r3, r2, [r1]
 800563e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005640:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1e1      	bne.n	800560a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	3314      	adds	r3, #20
 800564c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005650:	e853 3f00 	ldrex	r3, [r3]
 8005654:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800565c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3314      	adds	r3, #20
 8005666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800566a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800566c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005670:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005678:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e3      	bne.n	8005646 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	330c      	adds	r3, #12
 8005692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800569c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800569e:	f023 0310 	bic.w	r3, r3, #16
 80056a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	330c      	adds	r3, #12
 80056ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e3      	bne.n	800568c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7fd fd14 	bl	80030f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2202      	movs	r2, #2
 80056d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056dc:	b29b      	uxth	r3, r3
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f8cf 	bl	8005888 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056ea:	e0b3      	b.n	8005854 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056f4:	429a      	cmp	r2, r3
 80056f6:	f040 80ad 	bne.w	8005854 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005704:	f040 80a6 	bne.w	8005854 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2202      	movs	r2, #2
 800570c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005712:	4619      	mov	r1, r3
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f8b7 	bl	8005888 <HAL_UARTEx_RxEventCallback>
      return;
 800571a:	e09b      	b.n	8005854 <HAL_UART_IRQHandler+0x548>
 800571c:	08005a8d 	.word	0x08005a8d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005728:	b29b      	uxth	r3, r3
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	f000 808e 	beq.w	8005858 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800573c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 8089 	beq.w	8005858 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	330c      	adds	r3, #12
 800574c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005758:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800575c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800576a:	647a      	str	r2, [r7, #68]	@ 0x44
 800576c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005770:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005772:	e841 2300 	strex	r3, r2, [r1]
 8005776:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1e3      	bne.n	8005746 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3314      	adds	r3, #20
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	e853 3f00 	ldrex	r3, [r3]
 800578c:	623b      	str	r3, [r7, #32]
   return(result);
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	f023 0301 	bic.w	r3, r3, #1
 8005794:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3314      	adds	r3, #20
 800579e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80057a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e3      	bne.n	800577e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	330c      	adds	r3, #12
 80057ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	e853 3f00 	ldrex	r3, [r3]
 80057d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0310 	bic.w	r3, r3, #16
 80057da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	330c      	adds	r3, #12
 80057e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80057e8:	61fa      	str	r2, [r7, #28]
 80057ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	69b9      	ldr	r1, [r7, #24]
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	617b      	str	r3, [r7, #20]
   return(result);
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e3      	bne.n	80057c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005802:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005806:	4619      	mov	r1, r3
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 f83d 	bl	8005888 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800580e:	e023      	b.n	8005858 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005818:	2b00      	cmp	r3, #0
 800581a:	d009      	beq.n	8005830 <HAL_UART_IRQHandler+0x524>
 800581c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 f940 	bl	8005aae <UART_Transmit_IT>
    return;
 800582e:	e014      	b.n	800585a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00e      	beq.n	800585a <HAL_UART_IRQHandler+0x54e>
 800583c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005844:	2b00      	cmp	r3, #0
 8005846:	d008      	beq.n	800585a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f980 	bl	8005b4e <UART_EndTransmit_IT>
    return;
 800584e:	e004      	b.n	800585a <HAL_UART_IRQHandler+0x54e>
    return;
 8005850:	bf00      	nop
 8005852:	e002      	b.n	800585a <HAL_UART_IRQHandler+0x54e>
      return;
 8005854:	bf00      	nop
 8005856:	e000      	b.n	800585a <HAL_UART_IRQHandler+0x54e>
      return;
 8005858:	bf00      	nop
  }
}
 800585a:	37e8      	adds	r7, #232	@ 0xe8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	4613      	mov	r3, r2
 80058ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b0:	e03b      	b.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b8:	d037      	beq.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ba:	f7fc fee9 	bl	8002690 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	6a3a      	ldr	r2, [r7, #32]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d302      	bcc.n	80058d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e03a      	b.n	800594a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d023      	beq.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b80      	cmp	r3, #128	@ 0x80
 80058e6:	d020      	beq.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b40      	cmp	r3, #64	@ 0x40
 80058ec:	d01d      	beq.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0308 	and.w	r3, r3, #8
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d116      	bne.n	800592a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058fc:	2300      	movs	r3, #0
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	617b      	str	r3, [r7, #20]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f000 f857 	bl	80059c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2208      	movs	r2, #8
 800591c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e00f      	b.n	800594a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	4013      	ands	r3, r2
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	429a      	cmp	r2, r3
 8005938:	bf0c      	ite	eq
 800593a:	2301      	moveq	r3, #1
 800593c:	2300      	movne	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	461a      	mov	r2, r3
 8005942:	79fb      	ldrb	r3, [r7, #7]
 8005944:	429a      	cmp	r2, r3
 8005946:	d0b4      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005952:	b480      	push	{r7}
 8005954:	b085      	sub	sp, #20
 8005956:	af00      	add	r7, sp, #0
 8005958:	60f8      	str	r0, [r7, #12]
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	4613      	mov	r3, r2
 800595e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	88fa      	ldrh	r2, [r7, #6]
 800596a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	88fa      	ldrh	r2, [r7, #6]
 8005970:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2222      	movs	r2, #34	@ 0x22
 800597c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d007      	beq.n	8005998 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005996:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695a      	ldr	r2, [r3, #20]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68da      	ldr	r2, [r3, #12]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0220 	orr.w	r2, r2, #32
 80059b6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b095      	sub	sp, #84	@ 0x54
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	330c      	adds	r3, #12
 80059d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d8:	e853 3f00 	ldrex	r3, [r3]
 80059dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	330c      	adds	r3, #12
 80059ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80059f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059f6:	e841 2300 	strex	r3, r2, [r1]
 80059fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1e5      	bne.n	80059ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3314      	adds	r3, #20
 8005a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0a:	6a3b      	ldr	r3, [r7, #32]
 8005a0c:	e853 3f00 	ldrex	r3, [r3]
 8005a10:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	f023 0301 	bic.w	r3, r3, #1
 8005a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3314      	adds	r3, #20
 8005a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1e5      	bne.n	8005a02 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d119      	bne.n	8005a72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	330c      	adds	r3, #12
 8005a44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	e853 3f00 	ldrex	r3, [r3]
 8005a4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f023 0310 	bic.w	r3, r3, #16
 8005a54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a5e:	61ba      	str	r2, [r7, #24]
 8005a60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a62:	6979      	ldr	r1, [r7, #20]
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	e841 2300 	strex	r3, r2, [r1]
 8005a6a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1e5      	bne.n	8005a3e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2220      	movs	r2, #32
 8005a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a80:	bf00      	nop
 8005a82:	3754      	adds	r7, #84	@ 0x54
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f7ff fee7 	bl	8005874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aa6:	bf00      	nop
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b21      	cmp	r3, #33	@ 0x21
 8005ac0:	d13e      	bne.n	8005b40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aca:	d114      	bne.n	8005af6 <UART_Transmit_IT+0x48>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d110      	bne.n	8005af6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ae8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	1c9a      	adds	r2, r3, #2
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	621a      	str	r2, [r3, #32]
 8005af4:	e008      	b.n	8005b08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	1c59      	adds	r1, r3, #1
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6211      	str	r1, [r2, #32]
 8005b00:	781a      	ldrb	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	4619      	mov	r1, r3
 8005b16:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d10f      	bne.n	8005b3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68da      	ldr	r2, [r3, #12]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e000      	b.n	8005b42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
  }
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b082      	sub	sp, #8
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68da      	ldr	r2, [r3, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fe76 	bl	8005860 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b08c      	sub	sp, #48	@ 0x30
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005b86:	2300      	movs	r3, #0
 8005b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b22      	cmp	r3, #34	@ 0x22
 8005b98:	f040 80aa 	bne.w	8005cf0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba4:	d115      	bne.n	8005bd2 <UART_Receive_IT+0x54>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d111      	bne.n	8005bd2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc0:	b29a      	uxth	r2, r3
 8005bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bca:	1c9a      	adds	r2, r3, #2
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	629a      	str	r2, [r3, #40]	@ 0x28
 8005bd0:	e024      	b.n	8005c1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005be0:	d007      	beq.n	8005bf2 <UART_Receive_IT+0x74>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <UART_Receive_IT+0x82>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfc:	701a      	strb	r2, [r3, #0]
 8005bfe:	e008      	b.n	8005c12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c0c:	b2da      	uxtb	r2, r3
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	3b01      	subs	r3, #1
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4619      	mov	r1, r3
 8005c2a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d15d      	bne.n	8005cec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0220 	bic.w	r2, r2, #32
 8005c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	695a      	ldr	r2, [r3, #20]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f022 0201 	bic.w	r2, r2, #1
 8005c5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2220      	movs	r2, #32
 8005c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d135      	bne.n	8005ce2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	330c      	adds	r3, #12
 8005c82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	e853 3f00 	ldrex	r3, [r3]
 8005c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f023 0310 	bic.w	r3, r3, #16
 8005c92:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	330c      	adds	r3, #12
 8005c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9c:	623a      	str	r2, [r7, #32]
 8005c9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca0:	69f9      	ldr	r1, [r7, #28]
 8005ca2:	6a3a      	ldr	r2, [r7, #32]
 8005ca4:	e841 2300 	strex	r3, r2, [r1]
 8005ca8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e5      	bne.n	8005c7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0310 	and.w	r3, r3, #16
 8005cba:	2b10      	cmp	r3, #16
 8005cbc:	d10a      	bne.n	8005cd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cd8:	4619      	mov	r1, r3
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7ff fdd4 	bl	8005888 <HAL_UARTEx_RxEventCallback>
 8005ce0:	e002      	b.n	8005ce8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fc f950 	bl	8001f88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e002      	b.n	8005cf2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	e000      	b.n	8005cf2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005cf0:	2302      	movs	r3, #2
  }
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3730      	adds	r7, #48	@ 0x30
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
	...

08005cfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d00:	b0c0      	sub	sp, #256	@ 0x100
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d18:	68d9      	ldr	r1, [r3, #12]
 8005d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	ea40 0301 	orr.w	r3, r0, r1
 8005d24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005d54:	f021 010c 	bic.w	r1, r1, #12
 8005d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d62:	430b      	orrs	r3, r1
 8005d64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d76:	6999      	ldr	r1, [r3, #24]
 8005d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	ea40 0301 	orr.w	r3, r0, r1
 8005d82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	4b8f      	ldr	r3, [pc, #572]	@ (8005fc8 <UART_SetConfig+0x2cc>)
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d005      	beq.n	8005d9c <UART_SetConfig+0xa0>
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	4b8d      	ldr	r3, [pc, #564]	@ (8005fcc <UART_SetConfig+0x2d0>)
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d104      	bne.n	8005da6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d9c:	f7fe fcd6 	bl	800474c <HAL_RCC_GetPCLK2Freq>
 8005da0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005da4:	e003      	b.n	8005dae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005da6:	f7fe fcbd 	bl	8004724 <HAL_RCC_GetPCLK1Freq>
 8005daa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db2:	69db      	ldr	r3, [r3, #28]
 8005db4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005db8:	f040 810c 	bne.w	8005fd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005dc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005dca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005dce:	4622      	mov	r2, r4
 8005dd0:	462b      	mov	r3, r5
 8005dd2:	1891      	adds	r1, r2, r2
 8005dd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005dd6:	415b      	adcs	r3, r3
 8005dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005dde:	4621      	mov	r1, r4
 8005de0:	eb12 0801 	adds.w	r8, r2, r1
 8005de4:	4629      	mov	r1, r5
 8005de6:	eb43 0901 	adc.w	r9, r3, r1
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005df6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005dfe:	4690      	mov	r8, r2
 8005e00:	4699      	mov	r9, r3
 8005e02:	4623      	mov	r3, r4
 8005e04:	eb18 0303 	adds.w	r3, r8, r3
 8005e08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e0c:	462b      	mov	r3, r5
 8005e0e:	eb49 0303 	adc.w	r3, r9, r3
 8005e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	18db      	adds	r3, r3, r3
 8005e2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e30:	4613      	mov	r3, r2
 8005e32:	eb42 0303 	adc.w	r3, r2, r3
 8005e36:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005e40:	f7fa ff1a 	bl	8000c78 <__aeabi_uldivmod>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4b61      	ldr	r3, [pc, #388]	@ (8005fd0 <UART_SetConfig+0x2d4>)
 8005e4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e4e:	095b      	lsrs	r3, r3, #5
 8005e50:	011c      	lsls	r4, r3, #4
 8005e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005e60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e64:	4642      	mov	r2, r8
 8005e66:	464b      	mov	r3, r9
 8005e68:	1891      	adds	r1, r2, r2
 8005e6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005e6c:	415b      	adcs	r3, r3
 8005e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005e74:	4641      	mov	r1, r8
 8005e76:	eb12 0a01 	adds.w	sl, r2, r1
 8005e7a:	4649      	mov	r1, r9
 8005e7c:	eb43 0b01 	adc.w	fp, r3, r1
 8005e80:	f04f 0200 	mov.w	r2, #0
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e94:	4692      	mov	sl, r2
 8005e96:	469b      	mov	fp, r3
 8005e98:	4643      	mov	r3, r8
 8005e9a:	eb1a 0303 	adds.w	r3, sl, r3
 8005e9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	eb4b 0303 	adc.w	r3, fp, r3
 8005ea8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005eb8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ebc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	18db      	adds	r3, r3, r3
 8005ec4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	eb42 0303 	adc.w	r3, r2, r3
 8005ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ece:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ed2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ed6:	f7fa fecf 	bl	8000c78 <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4611      	mov	r1, r2
 8005ee0:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd0 <UART_SetConfig+0x2d4>)
 8005ee2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	2264      	movs	r2, #100	@ 0x64
 8005eea:	fb02 f303 	mul.w	r3, r2, r3
 8005eee:	1acb      	subs	r3, r1, r3
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005ef6:	4b36      	ldr	r3, [pc, #216]	@ (8005fd0 <UART_SetConfig+0x2d4>)
 8005ef8:	fba3 2302 	umull	r2, r3, r3, r2
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f04:	441c      	add	r4, r3
 8005f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f18:	4642      	mov	r2, r8
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	1891      	adds	r1, r2, r2
 8005f1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f20:	415b      	adcs	r3, r3
 8005f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f28:	4641      	mov	r1, r8
 8005f2a:	1851      	adds	r1, r2, r1
 8005f2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005f2e:	4649      	mov	r1, r9
 8005f30:	414b      	adcs	r3, r1
 8005f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005f40:	4659      	mov	r1, fp
 8005f42:	00cb      	lsls	r3, r1, #3
 8005f44:	4651      	mov	r1, sl
 8005f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f4a:	4651      	mov	r1, sl
 8005f4c:	00ca      	lsls	r2, r1, #3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	4619      	mov	r1, r3
 8005f52:	4603      	mov	r3, r0
 8005f54:	4642      	mov	r2, r8
 8005f56:	189b      	adds	r3, r3, r2
 8005f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	460a      	mov	r2, r1
 8005f60:	eb42 0303 	adc.w	r3, r2, r3
 8005f64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005f74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005f78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	18db      	adds	r3, r3, r3
 8005f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f82:	4613      	mov	r3, r2
 8005f84:	eb42 0303 	adc.w	r3, r2, r3
 8005f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005f92:	f7fa fe71 	bl	8000c78 <__aeabi_uldivmod>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd0 <UART_SetConfig+0x2d4>)
 8005f9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005fa0:	095b      	lsrs	r3, r3, #5
 8005fa2:	2164      	movs	r1, #100	@ 0x64
 8005fa4:	fb01 f303 	mul.w	r3, r1, r3
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	00db      	lsls	r3, r3, #3
 8005fac:	3332      	adds	r3, #50	@ 0x32
 8005fae:	4a08      	ldr	r2, [pc, #32]	@ (8005fd0 <UART_SetConfig+0x2d4>)
 8005fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	f003 0207 	and.w	r2, r3, #7
 8005fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4422      	add	r2, r4
 8005fc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fc4:	e106      	b.n	80061d4 <UART_SetConfig+0x4d8>
 8005fc6:	bf00      	nop
 8005fc8:	40011000 	.word	0x40011000
 8005fcc:	40011400 	.word	0x40011400
 8005fd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005fde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005fe2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	464b      	mov	r3, r9
 8005fea:	1891      	adds	r1, r2, r2
 8005fec:	6239      	str	r1, [r7, #32]
 8005fee:	415b      	adcs	r3, r3
 8005ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ff2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ff6:	4641      	mov	r1, r8
 8005ff8:	1854      	adds	r4, r2, r1
 8005ffa:	4649      	mov	r1, r9
 8005ffc:	eb43 0501 	adc.w	r5, r3, r1
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	f04f 0300 	mov.w	r3, #0
 8006008:	00eb      	lsls	r3, r5, #3
 800600a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800600e:	00e2      	lsls	r2, r4, #3
 8006010:	4614      	mov	r4, r2
 8006012:	461d      	mov	r5, r3
 8006014:	4643      	mov	r3, r8
 8006016:	18e3      	adds	r3, r4, r3
 8006018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800601c:	464b      	mov	r3, r9
 800601e:	eb45 0303 	adc.w	r3, r5, r3
 8006022:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006032:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006036:	f04f 0200 	mov.w	r2, #0
 800603a:	f04f 0300 	mov.w	r3, #0
 800603e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006042:	4629      	mov	r1, r5
 8006044:	008b      	lsls	r3, r1, #2
 8006046:	4621      	mov	r1, r4
 8006048:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800604c:	4621      	mov	r1, r4
 800604e:	008a      	lsls	r2, r1, #2
 8006050:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006054:	f7fa fe10 	bl	8000c78 <__aeabi_uldivmod>
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	4b60      	ldr	r3, [pc, #384]	@ (80061e0 <UART_SetConfig+0x4e4>)
 800605e:	fba3 2302 	umull	r2, r3, r3, r2
 8006062:	095b      	lsrs	r3, r3, #5
 8006064:	011c      	lsls	r4, r3, #4
 8006066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800606a:	2200      	movs	r2, #0
 800606c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006070:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006074:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006078:	4642      	mov	r2, r8
 800607a:	464b      	mov	r3, r9
 800607c:	1891      	adds	r1, r2, r2
 800607e:	61b9      	str	r1, [r7, #24]
 8006080:	415b      	adcs	r3, r3
 8006082:	61fb      	str	r3, [r7, #28]
 8006084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006088:	4641      	mov	r1, r8
 800608a:	1851      	adds	r1, r2, r1
 800608c:	6139      	str	r1, [r7, #16]
 800608e:	4649      	mov	r1, r9
 8006090:	414b      	adcs	r3, r1
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060a0:	4659      	mov	r1, fp
 80060a2:	00cb      	lsls	r3, r1, #3
 80060a4:	4651      	mov	r1, sl
 80060a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060aa:	4651      	mov	r1, sl
 80060ac:	00ca      	lsls	r2, r1, #3
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	4603      	mov	r3, r0
 80060b4:	4642      	mov	r2, r8
 80060b6:	189b      	adds	r3, r3, r2
 80060b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060bc:	464b      	mov	r3, r9
 80060be:	460a      	mov	r2, r1
 80060c0:	eb42 0303 	adc.w	r3, r2, r3
 80060c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80060c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80060e0:	4649      	mov	r1, r9
 80060e2:	008b      	lsls	r3, r1, #2
 80060e4:	4641      	mov	r1, r8
 80060e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060ea:	4641      	mov	r1, r8
 80060ec:	008a      	lsls	r2, r1, #2
 80060ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80060f2:	f7fa fdc1 	bl	8000c78 <__aeabi_uldivmod>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4611      	mov	r1, r2
 80060fc:	4b38      	ldr	r3, [pc, #224]	@ (80061e0 <UART_SetConfig+0x4e4>)
 80060fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006102:	095b      	lsrs	r3, r3, #5
 8006104:	2264      	movs	r2, #100	@ 0x64
 8006106:	fb02 f303 	mul.w	r3, r2, r3
 800610a:	1acb      	subs	r3, r1, r3
 800610c:	011b      	lsls	r3, r3, #4
 800610e:	3332      	adds	r3, #50	@ 0x32
 8006110:	4a33      	ldr	r2, [pc, #204]	@ (80061e0 <UART_SetConfig+0x4e4>)
 8006112:	fba2 2303 	umull	r2, r3, r2, r3
 8006116:	095b      	lsrs	r3, r3, #5
 8006118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800611c:	441c      	add	r4, r3
 800611e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006122:	2200      	movs	r2, #0
 8006124:	673b      	str	r3, [r7, #112]	@ 0x70
 8006126:	677a      	str	r2, [r7, #116]	@ 0x74
 8006128:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800612c:	4642      	mov	r2, r8
 800612e:	464b      	mov	r3, r9
 8006130:	1891      	adds	r1, r2, r2
 8006132:	60b9      	str	r1, [r7, #8]
 8006134:	415b      	adcs	r3, r3
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800613c:	4641      	mov	r1, r8
 800613e:	1851      	adds	r1, r2, r1
 8006140:	6039      	str	r1, [r7, #0]
 8006142:	4649      	mov	r1, r9
 8006144:	414b      	adcs	r3, r1
 8006146:	607b      	str	r3, [r7, #4]
 8006148:	f04f 0200 	mov.w	r2, #0
 800614c:	f04f 0300 	mov.w	r3, #0
 8006150:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006154:	4659      	mov	r1, fp
 8006156:	00cb      	lsls	r3, r1, #3
 8006158:	4651      	mov	r1, sl
 800615a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800615e:	4651      	mov	r1, sl
 8006160:	00ca      	lsls	r2, r1, #3
 8006162:	4610      	mov	r0, r2
 8006164:	4619      	mov	r1, r3
 8006166:	4603      	mov	r3, r0
 8006168:	4642      	mov	r2, r8
 800616a:	189b      	adds	r3, r3, r2
 800616c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800616e:	464b      	mov	r3, r9
 8006170:	460a      	mov	r2, r1
 8006172:	eb42 0303 	adc.w	r3, r2, r3
 8006176:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	663b      	str	r3, [r7, #96]	@ 0x60
 8006182:	667a      	str	r2, [r7, #100]	@ 0x64
 8006184:	f04f 0200 	mov.w	r2, #0
 8006188:	f04f 0300 	mov.w	r3, #0
 800618c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006190:	4649      	mov	r1, r9
 8006192:	008b      	lsls	r3, r1, #2
 8006194:	4641      	mov	r1, r8
 8006196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800619a:	4641      	mov	r1, r8
 800619c:	008a      	lsls	r2, r1, #2
 800619e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80061a2:	f7fa fd69 	bl	8000c78 <__aeabi_uldivmod>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4b0d      	ldr	r3, [pc, #52]	@ (80061e0 <UART_SetConfig+0x4e4>)
 80061ac:	fba3 1302 	umull	r1, r3, r3, r2
 80061b0:	095b      	lsrs	r3, r3, #5
 80061b2:	2164      	movs	r1, #100	@ 0x64
 80061b4:	fb01 f303 	mul.w	r3, r1, r3
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	3332      	adds	r3, #50	@ 0x32
 80061be:	4a08      	ldr	r2, [pc, #32]	@ (80061e0 <UART_SetConfig+0x4e4>)
 80061c0:	fba2 2303 	umull	r2, r3, r2, r3
 80061c4:	095b      	lsrs	r3, r3, #5
 80061c6:	f003 020f 	and.w	r2, r3, #15
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4422      	add	r2, r4
 80061d2:	609a      	str	r2, [r3, #8]
}
 80061d4:	bf00      	nop
 80061d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80061da:	46bd      	mov	sp, r7
 80061dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e0:	51eb851f 	.word	0x51eb851f

080061e4 <__cvt>:
 80061e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	ec57 6b10 	vmov	r6, r7, d0
 80061ec:	2f00      	cmp	r7, #0
 80061ee:	460c      	mov	r4, r1
 80061f0:	4619      	mov	r1, r3
 80061f2:	463b      	mov	r3, r7
 80061f4:	bfbb      	ittet	lt
 80061f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80061fa:	461f      	movlt	r7, r3
 80061fc:	2300      	movge	r3, #0
 80061fe:	232d      	movlt	r3, #45	@ 0x2d
 8006200:	700b      	strb	r3, [r1, #0]
 8006202:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006204:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006208:	4691      	mov	r9, r2
 800620a:	f023 0820 	bic.w	r8, r3, #32
 800620e:	bfbc      	itt	lt
 8006210:	4632      	movlt	r2, r6
 8006212:	4616      	movlt	r6, r2
 8006214:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006218:	d005      	beq.n	8006226 <__cvt+0x42>
 800621a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800621e:	d100      	bne.n	8006222 <__cvt+0x3e>
 8006220:	3401      	adds	r4, #1
 8006222:	2102      	movs	r1, #2
 8006224:	e000      	b.n	8006228 <__cvt+0x44>
 8006226:	2103      	movs	r1, #3
 8006228:	ab03      	add	r3, sp, #12
 800622a:	9301      	str	r3, [sp, #4]
 800622c:	ab02      	add	r3, sp, #8
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	ec47 6b10 	vmov	d0, r6, r7
 8006234:	4653      	mov	r3, sl
 8006236:	4622      	mov	r2, r4
 8006238:	f000 fe9e 	bl	8006f78 <_dtoa_r>
 800623c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006240:	4605      	mov	r5, r0
 8006242:	d119      	bne.n	8006278 <__cvt+0x94>
 8006244:	f019 0f01 	tst.w	r9, #1
 8006248:	d00e      	beq.n	8006268 <__cvt+0x84>
 800624a:	eb00 0904 	add.w	r9, r0, r4
 800624e:	2200      	movs	r2, #0
 8006250:	2300      	movs	r3, #0
 8006252:	4630      	mov	r0, r6
 8006254:	4639      	mov	r1, r7
 8006256:	f7fa fc4f 	bl	8000af8 <__aeabi_dcmpeq>
 800625a:	b108      	cbz	r0, 8006260 <__cvt+0x7c>
 800625c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006260:	2230      	movs	r2, #48	@ 0x30
 8006262:	9b03      	ldr	r3, [sp, #12]
 8006264:	454b      	cmp	r3, r9
 8006266:	d31e      	bcc.n	80062a6 <__cvt+0xc2>
 8006268:	9b03      	ldr	r3, [sp, #12]
 800626a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800626c:	1b5b      	subs	r3, r3, r5
 800626e:	4628      	mov	r0, r5
 8006270:	6013      	str	r3, [r2, #0]
 8006272:	b004      	add	sp, #16
 8006274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006278:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800627c:	eb00 0904 	add.w	r9, r0, r4
 8006280:	d1e5      	bne.n	800624e <__cvt+0x6a>
 8006282:	7803      	ldrb	r3, [r0, #0]
 8006284:	2b30      	cmp	r3, #48	@ 0x30
 8006286:	d10a      	bne.n	800629e <__cvt+0xba>
 8006288:	2200      	movs	r2, #0
 800628a:	2300      	movs	r3, #0
 800628c:	4630      	mov	r0, r6
 800628e:	4639      	mov	r1, r7
 8006290:	f7fa fc32 	bl	8000af8 <__aeabi_dcmpeq>
 8006294:	b918      	cbnz	r0, 800629e <__cvt+0xba>
 8006296:	f1c4 0401 	rsb	r4, r4, #1
 800629a:	f8ca 4000 	str.w	r4, [sl]
 800629e:	f8da 3000 	ldr.w	r3, [sl]
 80062a2:	4499      	add	r9, r3
 80062a4:	e7d3      	b.n	800624e <__cvt+0x6a>
 80062a6:	1c59      	adds	r1, r3, #1
 80062a8:	9103      	str	r1, [sp, #12]
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	e7d9      	b.n	8006262 <__cvt+0x7e>

080062ae <__exponent>:
 80062ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062b0:	2900      	cmp	r1, #0
 80062b2:	bfba      	itte	lt
 80062b4:	4249      	neglt	r1, r1
 80062b6:	232d      	movlt	r3, #45	@ 0x2d
 80062b8:	232b      	movge	r3, #43	@ 0x2b
 80062ba:	2909      	cmp	r1, #9
 80062bc:	7002      	strb	r2, [r0, #0]
 80062be:	7043      	strb	r3, [r0, #1]
 80062c0:	dd29      	ble.n	8006316 <__exponent+0x68>
 80062c2:	f10d 0307 	add.w	r3, sp, #7
 80062c6:	461d      	mov	r5, r3
 80062c8:	270a      	movs	r7, #10
 80062ca:	461a      	mov	r2, r3
 80062cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80062d0:	fb07 1416 	mls	r4, r7, r6, r1
 80062d4:	3430      	adds	r4, #48	@ 0x30
 80062d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80062da:	460c      	mov	r4, r1
 80062dc:	2c63      	cmp	r4, #99	@ 0x63
 80062de:	f103 33ff 	add.w	r3, r3, #4294967295
 80062e2:	4631      	mov	r1, r6
 80062e4:	dcf1      	bgt.n	80062ca <__exponent+0x1c>
 80062e6:	3130      	adds	r1, #48	@ 0x30
 80062e8:	1e94      	subs	r4, r2, #2
 80062ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80062ee:	1c41      	adds	r1, r0, #1
 80062f0:	4623      	mov	r3, r4
 80062f2:	42ab      	cmp	r3, r5
 80062f4:	d30a      	bcc.n	800630c <__exponent+0x5e>
 80062f6:	f10d 0309 	add.w	r3, sp, #9
 80062fa:	1a9b      	subs	r3, r3, r2
 80062fc:	42ac      	cmp	r4, r5
 80062fe:	bf88      	it	hi
 8006300:	2300      	movhi	r3, #0
 8006302:	3302      	adds	r3, #2
 8006304:	4403      	add	r3, r0
 8006306:	1a18      	subs	r0, r3, r0
 8006308:	b003      	add	sp, #12
 800630a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800630c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006310:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006314:	e7ed      	b.n	80062f2 <__exponent+0x44>
 8006316:	2330      	movs	r3, #48	@ 0x30
 8006318:	3130      	adds	r1, #48	@ 0x30
 800631a:	7083      	strb	r3, [r0, #2]
 800631c:	70c1      	strb	r1, [r0, #3]
 800631e:	1d03      	adds	r3, r0, #4
 8006320:	e7f1      	b.n	8006306 <__exponent+0x58>
	...

08006324 <_printf_float>:
 8006324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006328:	b08d      	sub	sp, #52	@ 0x34
 800632a:	460c      	mov	r4, r1
 800632c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006330:	4616      	mov	r6, r2
 8006332:	461f      	mov	r7, r3
 8006334:	4605      	mov	r5, r0
 8006336:	f000 fd1f 	bl	8006d78 <_localeconv_r>
 800633a:	6803      	ldr	r3, [r0, #0]
 800633c:	9304      	str	r3, [sp, #16]
 800633e:	4618      	mov	r0, r3
 8006340:	f7f9 ffae 	bl	80002a0 <strlen>
 8006344:	2300      	movs	r3, #0
 8006346:	930a      	str	r3, [sp, #40]	@ 0x28
 8006348:	f8d8 3000 	ldr.w	r3, [r8]
 800634c:	9005      	str	r0, [sp, #20]
 800634e:	3307      	adds	r3, #7
 8006350:	f023 0307 	bic.w	r3, r3, #7
 8006354:	f103 0208 	add.w	r2, r3, #8
 8006358:	f894 a018 	ldrb.w	sl, [r4, #24]
 800635c:	f8d4 b000 	ldr.w	fp, [r4]
 8006360:	f8c8 2000 	str.w	r2, [r8]
 8006364:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006368:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800636c:	9307      	str	r3, [sp, #28]
 800636e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006372:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006376:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800637a:	4b9c      	ldr	r3, [pc, #624]	@ (80065ec <_printf_float+0x2c8>)
 800637c:	f04f 32ff 	mov.w	r2, #4294967295
 8006380:	f7fa fbec 	bl	8000b5c <__aeabi_dcmpun>
 8006384:	bb70      	cbnz	r0, 80063e4 <_printf_float+0xc0>
 8006386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800638a:	4b98      	ldr	r3, [pc, #608]	@ (80065ec <_printf_float+0x2c8>)
 800638c:	f04f 32ff 	mov.w	r2, #4294967295
 8006390:	f7fa fbc6 	bl	8000b20 <__aeabi_dcmple>
 8006394:	bb30      	cbnz	r0, 80063e4 <_printf_float+0xc0>
 8006396:	2200      	movs	r2, #0
 8006398:	2300      	movs	r3, #0
 800639a:	4640      	mov	r0, r8
 800639c:	4649      	mov	r1, r9
 800639e:	f7fa fbb5 	bl	8000b0c <__aeabi_dcmplt>
 80063a2:	b110      	cbz	r0, 80063aa <_printf_float+0x86>
 80063a4:	232d      	movs	r3, #45	@ 0x2d
 80063a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063aa:	4a91      	ldr	r2, [pc, #580]	@ (80065f0 <_printf_float+0x2cc>)
 80063ac:	4b91      	ldr	r3, [pc, #580]	@ (80065f4 <_printf_float+0x2d0>)
 80063ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063b2:	bf8c      	ite	hi
 80063b4:	4690      	movhi	r8, r2
 80063b6:	4698      	movls	r8, r3
 80063b8:	2303      	movs	r3, #3
 80063ba:	6123      	str	r3, [r4, #16]
 80063bc:	f02b 0304 	bic.w	r3, fp, #4
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	f04f 0900 	mov.w	r9, #0
 80063c6:	9700      	str	r7, [sp, #0]
 80063c8:	4633      	mov	r3, r6
 80063ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80063cc:	4621      	mov	r1, r4
 80063ce:	4628      	mov	r0, r5
 80063d0:	f000 f9d2 	bl	8006778 <_printf_common>
 80063d4:	3001      	adds	r0, #1
 80063d6:	f040 808d 	bne.w	80064f4 <_printf_float+0x1d0>
 80063da:	f04f 30ff 	mov.w	r0, #4294967295
 80063de:	b00d      	add	sp, #52	@ 0x34
 80063e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e4:	4642      	mov	r2, r8
 80063e6:	464b      	mov	r3, r9
 80063e8:	4640      	mov	r0, r8
 80063ea:	4649      	mov	r1, r9
 80063ec:	f7fa fbb6 	bl	8000b5c <__aeabi_dcmpun>
 80063f0:	b140      	cbz	r0, 8006404 <_printf_float+0xe0>
 80063f2:	464b      	mov	r3, r9
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	bfbc      	itt	lt
 80063f8:	232d      	movlt	r3, #45	@ 0x2d
 80063fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80063fe:	4a7e      	ldr	r2, [pc, #504]	@ (80065f8 <_printf_float+0x2d4>)
 8006400:	4b7e      	ldr	r3, [pc, #504]	@ (80065fc <_printf_float+0x2d8>)
 8006402:	e7d4      	b.n	80063ae <_printf_float+0x8a>
 8006404:	6863      	ldr	r3, [r4, #4]
 8006406:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800640a:	9206      	str	r2, [sp, #24]
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	d13b      	bne.n	8006488 <_printf_float+0x164>
 8006410:	2306      	movs	r3, #6
 8006412:	6063      	str	r3, [r4, #4]
 8006414:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006418:	2300      	movs	r3, #0
 800641a:	6022      	str	r2, [r4, #0]
 800641c:	9303      	str	r3, [sp, #12]
 800641e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006420:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006424:	ab09      	add	r3, sp, #36	@ 0x24
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	6861      	ldr	r1, [r4, #4]
 800642a:	ec49 8b10 	vmov	d0, r8, r9
 800642e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006432:	4628      	mov	r0, r5
 8006434:	f7ff fed6 	bl	80061e4 <__cvt>
 8006438:	9b06      	ldr	r3, [sp, #24]
 800643a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800643c:	2b47      	cmp	r3, #71	@ 0x47
 800643e:	4680      	mov	r8, r0
 8006440:	d129      	bne.n	8006496 <_printf_float+0x172>
 8006442:	1cc8      	adds	r0, r1, #3
 8006444:	db02      	blt.n	800644c <_printf_float+0x128>
 8006446:	6863      	ldr	r3, [r4, #4]
 8006448:	4299      	cmp	r1, r3
 800644a:	dd41      	ble.n	80064d0 <_printf_float+0x1ac>
 800644c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006450:	fa5f fa8a 	uxtb.w	sl, sl
 8006454:	3901      	subs	r1, #1
 8006456:	4652      	mov	r2, sl
 8006458:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800645c:	9109      	str	r1, [sp, #36]	@ 0x24
 800645e:	f7ff ff26 	bl	80062ae <__exponent>
 8006462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006464:	1813      	adds	r3, r2, r0
 8006466:	2a01      	cmp	r2, #1
 8006468:	4681      	mov	r9, r0
 800646a:	6123      	str	r3, [r4, #16]
 800646c:	dc02      	bgt.n	8006474 <_printf_float+0x150>
 800646e:	6822      	ldr	r2, [r4, #0]
 8006470:	07d2      	lsls	r2, r2, #31
 8006472:	d501      	bpl.n	8006478 <_printf_float+0x154>
 8006474:	3301      	adds	r3, #1
 8006476:	6123      	str	r3, [r4, #16]
 8006478:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800647c:	2b00      	cmp	r3, #0
 800647e:	d0a2      	beq.n	80063c6 <_printf_float+0xa2>
 8006480:	232d      	movs	r3, #45	@ 0x2d
 8006482:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006486:	e79e      	b.n	80063c6 <_printf_float+0xa2>
 8006488:	9a06      	ldr	r2, [sp, #24]
 800648a:	2a47      	cmp	r2, #71	@ 0x47
 800648c:	d1c2      	bne.n	8006414 <_printf_float+0xf0>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1c0      	bne.n	8006414 <_printf_float+0xf0>
 8006492:	2301      	movs	r3, #1
 8006494:	e7bd      	b.n	8006412 <_printf_float+0xee>
 8006496:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800649a:	d9db      	bls.n	8006454 <_printf_float+0x130>
 800649c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80064a0:	d118      	bne.n	80064d4 <_printf_float+0x1b0>
 80064a2:	2900      	cmp	r1, #0
 80064a4:	6863      	ldr	r3, [r4, #4]
 80064a6:	dd0b      	ble.n	80064c0 <_printf_float+0x19c>
 80064a8:	6121      	str	r1, [r4, #16]
 80064aa:	b913      	cbnz	r3, 80064b2 <_printf_float+0x18e>
 80064ac:	6822      	ldr	r2, [r4, #0]
 80064ae:	07d0      	lsls	r0, r2, #31
 80064b0:	d502      	bpl.n	80064b8 <_printf_float+0x194>
 80064b2:	3301      	adds	r3, #1
 80064b4:	440b      	add	r3, r1
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064ba:	f04f 0900 	mov.w	r9, #0
 80064be:	e7db      	b.n	8006478 <_printf_float+0x154>
 80064c0:	b913      	cbnz	r3, 80064c8 <_printf_float+0x1a4>
 80064c2:	6822      	ldr	r2, [r4, #0]
 80064c4:	07d2      	lsls	r2, r2, #31
 80064c6:	d501      	bpl.n	80064cc <_printf_float+0x1a8>
 80064c8:	3302      	adds	r3, #2
 80064ca:	e7f4      	b.n	80064b6 <_printf_float+0x192>
 80064cc:	2301      	movs	r3, #1
 80064ce:	e7f2      	b.n	80064b6 <_printf_float+0x192>
 80064d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80064d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064d6:	4299      	cmp	r1, r3
 80064d8:	db05      	blt.n	80064e6 <_printf_float+0x1c2>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	6121      	str	r1, [r4, #16]
 80064de:	07d8      	lsls	r0, r3, #31
 80064e0:	d5ea      	bpl.n	80064b8 <_printf_float+0x194>
 80064e2:	1c4b      	adds	r3, r1, #1
 80064e4:	e7e7      	b.n	80064b6 <_printf_float+0x192>
 80064e6:	2900      	cmp	r1, #0
 80064e8:	bfd4      	ite	le
 80064ea:	f1c1 0202 	rsble	r2, r1, #2
 80064ee:	2201      	movgt	r2, #1
 80064f0:	4413      	add	r3, r2
 80064f2:	e7e0      	b.n	80064b6 <_printf_float+0x192>
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	055a      	lsls	r2, r3, #21
 80064f8:	d407      	bmi.n	800650a <_printf_float+0x1e6>
 80064fa:	6923      	ldr	r3, [r4, #16]
 80064fc:	4642      	mov	r2, r8
 80064fe:	4631      	mov	r1, r6
 8006500:	4628      	mov	r0, r5
 8006502:	47b8      	blx	r7
 8006504:	3001      	adds	r0, #1
 8006506:	d12b      	bne.n	8006560 <_printf_float+0x23c>
 8006508:	e767      	b.n	80063da <_printf_float+0xb6>
 800650a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800650e:	f240 80dd 	bls.w	80066cc <_printf_float+0x3a8>
 8006512:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006516:	2200      	movs	r2, #0
 8006518:	2300      	movs	r3, #0
 800651a:	f7fa faed 	bl	8000af8 <__aeabi_dcmpeq>
 800651e:	2800      	cmp	r0, #0
 8006520:	d033      	beq.n	800658a <_printf_float+0x266>
 8006522:	4a37      	ldr	r2, [pc, #220]	@ (8006600 <_printf_float+0x2dc>)
 8006524:	2301      	movs	r3, #1
 8006526:	4631      	mov	r1, r6
 8006528:	4628      	mov	r0, r5
 800652a:	47b8      	blx	r7
 800652c:	3001      	adds	r0, #1
 800652e:	f43f af54 	beq.w	80063da <_printf_float+0xb6>
 8006532:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006536:	4543      	cmp	r3, r8
 8006538:	db02      	blt.n	8006540 <_printf_float+0x21c>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	07d8      	lsls	r0, r3, #31
 800653e:	d50f      	bpl.n	8006560 <_printf_float+0x23c>
 8006540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	47b8      	blx	r7
 800654a:	3001      	adds	r0, #1
 800654c:	f43f af45 	beq.w	80063da <_printf_float+0xb6>
 8006550:	f04f 0900 	mov.w	r9, #0
 8006554:	f108 38ff 	add.w	r8, r8, #4294967295
 8006558:	f104 0a1a 	add.w	sl, r4, #26
 800655c:	45c8      	cmp	r8, r9
 800655e:	dc09      	bgt.n	8006574 <_printf_float+0x250>
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	079b      	lsls	r3, r3, #30
 8006564:	f100 8103 	bmi.w	800676e <_printf_float+0x44a>
 8006568:	68e0      	ldr	r0, [r4, #12]
 800656a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800656c:	4298      	cmp	r0, r3
 800656e:	bfb8      	it	lt
 8006570:	4618      	movlt	r0, r3
 8006572:	e734      	b.n	80063de <_printf_float+0xba>
 8006574:	2301      	movs	r3, #1
 8006576:	4652      	mov	r2, sl
 8006578:	4631      	mov	r1, r6
 800657a:	4628      	mov	r0, r5
 800657c:	47b8      	blx	r7
 800657e:	3001      	adds	r0, #1
 8006580:	f43f af2b 	beq.w	80063da <_printf_float+0xb6>
 8006584:	f109 0901 	add.w	r9, r9, #1
 8006588:	e7e8      	b.n	800655c <_printf_float+0x238>
 800658a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	dc39      	bgt.n	8006604 <_printf_float+0x2e0>
 8006590:	4a1b      	ldr	r2, [pc, #108]	@ (8006600 <_printf_float+0x2dc>)
 8006592:	2301      	movs	r3, #1
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	f43f af1d 	beq.w	80063da <_printf_float+0xb6>
 80065a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065a4:	ea59 0303 	orrs.w	r3, r9, r3
 80065a8:	d102      	bne.n	80065b0 <_printf_float+0x28c>
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	07d9      	lsls	r1, r3, #31
 80065ae:	d5d7      	bpl.n	8006560 <_printf_float+0x23c>
 80065b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065b4:	4631      	mov	r1, r6
 80065b6:	4628      	mov	r0, r5
 80065b8:	47b8      	blx	r7
 80065ba:	3001      	adds	r0, #1
 80065bc:	f43f af0d 	beq.w	80063da <_printf_float+0xb6>
 80065c0:	f04f 0a00 	mov.w	sl, #0
 80065c4:	f104 0b1a 	add.w	fp, r4, #26
 80065c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ca:	425b      	negs	r3, r3
 80065cc:	4553      	cmp	r3, sl
 80065ce:	dc01      	bgt.n	80065d4 <_printf_float+0x2b0>
 80065d0:	464b      	mov	r3, r9
 80065d2:	e793      	b.n	80064fc <_printf_float+0x1d8>
 80065d4:	2301      	movs	r3, #1
 80065d6:	465a      	mov	r2, fp
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	47b8      	blx	r7
 80065de:	3001      	adds	r0, #1
 80065e0:	f43f aefb 	beq.w	80063da <_printf_float+0xb6>
 80065e4:	f10a 0a01 	add.w	sl, sl, #1
 80065e8:	e7ee      	b.n	80065c8 <_printf_float+0x2a4>
 80065ea:	bf00      	nop
 80065ec:	7fefffff 	.word	0x7fefffff
 80065f0:	08009a48 	.word	0x08009a48
 80065f4:	08009a44 	.word	0x08009a44
 80065f8:	08009a50 	.word	0x08009a50
 80065fc:	08009a4c 	.word	0x08009a4c
 8006600:	08009b83 	.word	0x08009b83
 8006604:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006606:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800660a:	4553      	cmp	r3, sl
 800660c:	bfa8      	it	ge
 800660e:	4653      	movge	r3, sl
 8006610:	2b00      	cmp	r3, #0
 8006612:	4699      	mov	r9, r3
 8006614:	dc36      	bgt.n	8006684 <_printf_float+0x360>
 8006616:	f04f 0b00 	mov.w	fp, #0
 800661a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800661e:	f104 021a 	add.w	r2, r4, #26
 8006622:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006624:	9306      	str	r3, [sp, #24]
 8006626:	eba3 0309 	sub.w	r3, r3, r9
 800662a:	455b      	cmp	r3, fp
 800662c:	dc31      	bgt.n	8006692 <_printf_float+0x36e>
 800662e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006630:	459a      	cmp	sl, r3
 8006632:	dc3a      	bgt.n	80066aa <_printf_float+0x386>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	07da      	lsls	r2, r3, #31
 8006638:	d437      	bmi.n	80066aa <_printf_float+0x386>
 800663a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800663c:	ebaa 0903 	sub.w	r9, sl, r3
 8006640:	9b06      	ldr	r3, [sp, #24]
 8006642:	ebaa 0303 	sub.w	r3, sl, r3
 8006646:	4599      	cmp	r9, r3
 8006648:	bfa8      	it	ge
 800664a:	4699      	movge	r9, r3
 800664c:	f1b9 0f00 	cmp.w	r9, #0
 8006650:	dc33      	bgt.n	80066ba <_printf_float+0x396>
 8006652:	f04f 0800 	mov.w	r8, #0
 8006656:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800665a:	f104 0b1a 	add.w	fp, r4, #26
 800665e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006660:	ebaa 0303 	sub.w	r3, sl, r3
 8006664:	eba3 0309 	sub.w	r3, r3, r9
 8006668:	4543      	cmp	r3, r8
 800666a:	f77f af79 	ble.w	8006560 <_printf_float+0x23c>
 800666e:	2301      	movs	r3, #1
 8006670:	465a      	mov	r2, fp
 8006672:	4631      	mov	r1, r6
 8006674:	4628      	mov	r0, r5
 8006676:	47b8      	blx	r7
 8006678:	3001      	adds	r0, #1
 800667a:	f43f aeae 	beq.w	80063da <_printf_float+0xb6>
 800667e:	f108 0801 	add.w	r8, r8, #1
 8006682:	e7ec      	b.n	800665e <_printf_float+0x33a>
 8006684:	4642      	mov	r2, r8
 8006686:	4631      	mov	r1, r6
 8006688:	4628      	mov	r0, r5
 800668a:	47b8      	blx	r7
 800668c:	3001      	adds	r0, #1
 800668e:	d1c2      	bne.n	8006616 <_printf_float+0x2f2>
 8006690:	e6a3      	b.n	80063da <_printf_float+0xb6>
 8006692:	2301      	movs	r3, #1
 8006694:	4631      	mov	r1, r6
 8006696:	4628      	mov	r0, r5
 8006698:	9206      	str	r2, [sp, #24]
 800669a:	47b8      	blx	r7
 800669c:	3001      	adds	r0, #1
 800669e:	f43f ae9c 	beq.w	80063da <_printf_float+0xb6>
 80066a2:	9a06      	ldr	r2, [sp, #24]
 80066a4:	f10b 0b01 	add.w	fp, fp, #1
 80066a8:	e7bb      	b.n	8006622 <_printf_float+0x2fe>
 80066aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ae:	4631      	mov	r1, r6
 80066b0:	4628      	mov	r0, r5
 80066b2:	47b8      	blx	r7
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1c0      	bne.n	800663a <_printf_float+0x316>
 80066b8:	e68f      	b.n	80063da <_printf_float+0xb6>
 80066ba:	9a06      	ldr	r2, [sp, #24]
 80066bc:	464b      	mov	r3, r9
 80066be:	4442      	add	r2, r8
 80066c0:	4631      	mov	r1, r6
 80066c2:	4628      	mov	r0, r5
 80066c4:	47b8      	blx	r7
 80066c6:	3001      	adds	r0, #1
 80066c8:	d1c3      	bne.n	8006652 <_printf_float+0x32e>
 80066ca:	e686      	b.n	80063da <_printf_float+0xb6>
 80066cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066d0:	f1ba 0f01 	cmp.w	sl, #1
 80066d4:	dc01      	bgt.n	80066da <_printf_float+0x3b6>
 80066d6:	07db      	lsls	r3, r3, #31
 80066d8:	d536      	bpl.n	8006748 <_printf_float+0x424>
 80066da:	2301      	movs	r3, #1
 80066dc:	4642      	mov	r2, r8
 80066de:	4631      	mov	r1, r6
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b8      	blx	r7
 80066e4:	3001      	adds	r0, #1
 80066e6:	f43f ae78 	beq.w	80063da <_printf_float+0xb6>
 80066ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ee:	4631      	mov	r1, r6
 80066f0:	4628      	mov	r0, r5
 80066f2:	47b8      	blx	r7
 80066f4:	3001      	adds	r0, #1
 80066f6:	f43f ae70 	beq.w	80063da <_printf_float+0xb6>
 80066fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80066fe:	2200      	movs	r2, #0
 8006700:	2300      	movs	r3, #0
 8006702:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006706:	f7fa f9f7 	bl	8000af8 <__aeabi_dcmpeq>
 800670a:	b9c0      	cbnz	r0, 800673e <_printf_float+0x41a>
 800670c:	4653      	mov	r3, sl
 800670e:	f108 0201 	add.w	r2, r8, #1
 8006712:	4631      	mov	r1, r6
 8006714:	4628      	mov	r0, r5
 8006716:	47b8      	blx	r7
 8006718:	3001      	adds	r0, #1
 800671a:	d10c      	bne.n	8006736 <_printf_float+0x412>
 800671c:	e65d      	b.n	80063da <_printf_float+0xb6>
 800671e:	2301      	movs	r3, #1
 8006720:	465a      	mov	r2, fp
 8006722:	4631      	mov	r1, r6
 8006724:	4628      	mov	r0, r5
 8006726:	47b8      	blx	r7
 8006728:	3001      	adds	r0, #1
 800672a:	f43f ae56 	beq.w	80063da <_printf_float+0xb6>
 800672e:	f108 0801 	add.w	r8, r8, #1
 8006732:	45d0      	cmp	r8, sl
 8006734:	dbf3      	blt.n	800671e <_printf_float+0x3fa>
 8006736:	464b      	mov	r3, r9
 8006738:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800673c:	e6df      	b.n	80064fe <_printf_float+0x1da>
 800673e:	f04f 0800 	mov.w	r8, #0
 8006742:	f104 0b1a 	add.w	fp, r4, #26
 8006746:	e7f4      	b.n	8006732 <_printf_float+0x40e>
 8006748:	2301      	movs	r3, #1
 800674a:	4642      	mov	r2, r8
 800674c:	e7e1      	b.n	8006712 <_printf_float+0x3ee>
 800674e:	2301      	movs	r3, #1
 8006750:	464a      	mov	r2, r9
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	f43f ae3e 	beq.w	80063da <_printf_float+0xb6>
 800675e:	f108 0801 	add.w	r8, r8, #1
 8006762:	68e3      	ldr	r3, [r4, #12]
 8006764:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006766:	1a5b      	subs	r3, r3, r1
 8006768:	4543      	cmp	r3, r8
 800676a:	dcf0      	bgt.n	800674e <_printf_float+0x42a>
 800676c:	e6fc      	b.n	8006568 <_printf_float+0x244>
 800676e:	f04f 0800 	mov.w	r8, #0
 8006772:	f104 0919 	add.w	r9, r4, #25
 8006776:	e7f4      	b.n	8006762 <_printf_float+0x43e>

08006778 <_printf_common>:
 8006778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800677c:	4616      	mov	r6, r2
 800677e:	4698      	mov	r8, r3
 8006780:	688a      	ldr	r2, [r1, #8]
 8006782:	690b      	ldr	r3, [r1, #16]
 8006784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006788:	4293      	cmp	r3, r2
 800678a:	bfb8      	it	lt
 800678c:	4613      	movlt	r3, r2
 800678e:	6033      	str	r3, [r6, #0]
 8006790:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006794:	4607      	mov	r7, r0
 8006796:	460c      	mov	r4, r1
 8006798:	b10a      	cbz	r2, 800679e <_printf_common+0x26>
 800679a:	3301      	adds	r3, #1
 800679c:	6033      	str	r3, [r6, #0]
 800679e:	6823      	ldr	r3, [r4, #0]
 80067a0:	0699      	lsls	r1, r3, #26
 80067a2:	bf42      	ittt	mi
 80067a4:	6833      	ldrmi	r3, [r6, #0]
 80067a6:	3302      	addmi	r3, #2
 80067a8:	6033      	strmi	r3, [r6, #0]
 80067aa:	6825      	ldr	r5, [r4, #0]
 80067ac:	f015 0506 	ands.w	r5, r5, #6
 80067b0:	d106      	bne.n	80067c0 <_printf_common+0x48>
 80067b2:	f104 0a19 	add.w	sl, r4, #25
 80067b6:	68e3      	ldr	r3, [r4, #12]
 80067b8:	6832      	ldr	r2, [r6, #0]
 80067ba:	1a9b      	subs	r3, r3, r2
 80067bc:	42ab      	cmp	r3, r5
 80067be:	dc26      	bgt.n	800680e <_printf_common+0x96>
 80067c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067c4:	6822      	ldr	r2, [r4, #0]
 80067c6:	3b00      	subs	r3, #0
 80067c8:	bf18      	it	ne
 80067ca:	2301      	movne	r3, #1
 80067cc:	0692      	lsls	r2, r2, #26
 80067ce:	d42b      	bmi.n	8006828 <_printf_common+0xb0>
 80067d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067d4:	4641      	mov	r1, r8
 80067d6:	4638      	mov	r0, r7
 80067d8:	47c8      	blx	r9
 80067da:	3001      	adds	r0, #1
 80067dc:	d01e      	beq.n	800681c <_printf_common+0xa4>
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	6922      	ldr	r2, [r4, #16]
 80067e2:	f003 0306 	and.w	r3, r3, #6
 80067e6:	2b04      	cmp	r3, #4
 80067e8:	bf02      	ittt	eq
 80067ea:	68e5      	ldreq	r5, [r4, #12]
 80067ec:	6833      	ldreq	r3, [r6, #0]
 80067ee:	1aed      	subeq	r5, r5, r3
 80067f0:	68a3      	ldr	r3, [r4, #8]
 80067f2:	bf0c      	ite	eq
 80067f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067f8:	2500      	movne	r5, #0
 80067fa:	4293      	cmp	r3, r2
 80067fc:	bfc4      	itt	gt
 80067fe:	1a9b      	subgt	r3, r3, r2
 8006800:	18ed      	addgt	r5, r5, r3
 8006802:	2600      	movs	r6, #0
 8006804:	341a      	adds	r4, #26
 8006806:	42b5      	cmp	r5, r6
 8006808:	d11a      	bne.n	8006840 <_printf_common+0xc8>
 800680a:	2000      	movs	r0, #0
 800680c:	e008      	b.n	8006820 <_printf_common+0xa8>
 800680e:	2301      	movs	r3, #1
 8006810:	4652      	mov	r2, sl
 8006812:	4641      	mov	r1, r8
 8006814:	4638      	mov	r0, r7
 8006816:	47c8      	blx	r9
 8006818:	3001      	adds	r0, #1
 800681a:	d103      	bne.n	8006824 <_printf_common+0xac>
 800681c:	f04f 30ff 	mov.w	r0, #4294967295
 8006820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006824:	3501      	adds	r5, #1
 8006826:	e7c6      	b.n	80067b6 <_printf_common+0x3e>
 8006828:	18e1      	adds	r1, r4, r3
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	2030      	movs	r0, #48	@ 0x30
 800682e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006832:	4422      	add	r2, r4
 8006834:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006838:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800683c:	3302      	adds	r3, #2
 800683e:	e7c7      	b.n	80067d0 <_printf_common+0x58>
 8006840:	2301      	movs	r3, #1
 8006842:	4622      	mov	r2, r4
 8006844:	4641      	mov	r1, r8
 8006846:	4638      	mov	r0, r7
 8006848:	47c8      	blx	r9
 800684a:	3001      	adds	r0, #1
 800684c:	d0e6      	beq.n	800681c <_printf_common+0xa4>
 800684e:	3601      	adds	r6, #1
 8006850:	e7d9      	b.n	8006806 <_printf_common+0x8e>
	...

08006854 <_printf_i>:
 8006854:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006858:	7e0f      	ldrb	r7, [r1, #24]
 800685a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800685c:	2f78      	cmp	r7, #120	@ 0x78
 800685e:	4691      	mov	r9, r2
 8006860:	4680      	mov	r8, r0
 8006862:	460c      	mov	r4, r1
 8006864:	469a      	mov	sl, r3
 8006866:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800686a:	d807      	bhi.n	800687c <_printf_i+0x28>
 800686c:	2f62      	cmp	r7, #98	@ 0x62
 800686e:	d80a      	bhi.n	8006886 <_printf_i+0x32>
 8006870:	2f00      	cmp	r7, #0
 8006872:	f000 80d1 	beq.w	8006a18 <_printf_i+0x1c4>
 8006876:	2f58      	cmp	r7, #88	@ 0x58
 8006878:	f000 80b8 	beq.w	80069ec <_printf_i+0x198>
 800687c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006880:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006884:	e03a      	b.n	80068fc <_printf_i+0xa8>
 8006886:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800688a:	2b15      	cmp	r3, #21
 800688c:	d8f6      	bhi.n	800687c <_printf_i+0x28>
 800688e:	a101      	add	r1, pc, #4	@ (adr r1, 8006894 <_printf_i+0x40>)
 8006890:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006894:	080068ed 	.word	0x080068ed
 8006898:	08006901 	.word	0x08006901
 800689c:	0800687d 	.word	0x0800687d
 80068a0:	0800687d 	.word	0x0800687d
 80068a4:	0800687d 	.word	0x0800687d
 80068a8:	0800687d 	.word	0x0800687d
 80068ac:	08006901 	.word	0x08006901
 80068b0:	0800687d 	.word	0x0800687d
 80068b4:	0800687d 	.word	0x0800687d
 80068b8:	0800687d 	.word	0x0800687d
 80068bc:	0800687d 	.word	0x0800687d
 80068c0:	080069ff 	.word	0x080069ff
 80068c4:	0800692b 	.word	0x0800692b
 80068c8:	080069b9 	.word	0x080069b9
 80068cc:	0800687d 	.word	0x0800687d
 80068d0:	0800687d 	.word	0x0800687d
 80068d4:	08006a21 	.word	0x08006a21
 80068d8:	0800687d 	.word	0x0800687d
 80068dc:	0800692b 	.word	0x0800692b
 80068e0:	0800687d 	.word	0x0800687d
 80068e4:	0800687d 	.word	0x0800687d
 80068e8:	080069c1 	.word	0x080069c1
 80068ec:	6833      	ldr	r3, [r6, #0]
 80068ee:	1d1a      	adds	r2, r3, #4
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6032      	str	r2, [r6, #0]
 80068f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068fc:	2301      	movs	r3, #1
 80068fe:	e09c      	b.n	8006a3a <_printf_i+0x1e6>
 8006900:	6833      	ldr	r3, [r6, #0]
 8006902:	6820      	ldr	r0, [r4, #0]
 8006904:	1d19      	adds	r1, r3, #4
 8006906:	6031      	str	r1, [r6, #0]
 8006908:	0606      	lsls	r6, r0, #24
 800690a:	d501      	bpl.n	8006910 <_printf_i+0xbc>
 800690c:	681d      	ldr	r5, [r3, #0]
 800690e:	e003      	b.n	8006918 <_printf_i+0xc4>
 8006910:	0645      	lsls	r5, r0, #25
 8006912:	d5fb      	bpl.n	800690c <_printf_i+0xb8>
 8006914:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006918:	2d00      	cmp	r5, #0
 800691a:	da03      	bge.n	8006924 <_printf_i+0xd0>
 800691c:	232d      	movs	r3, #45	@ 0x2d
 800691e:	426d      	negs	r5, r5
 8006920:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006924:	4858      	ldr	r0, [pc, #352]	@ (8006a88 <_printf_i+0x234>)
 8006926:	230a      	movs	r3, #10
 8006928:	e011      	b.n	800694e <_printf_i+0xfa>
 800692a:	6821      	ldr	r1, [r4, #0]
 800692c:	6833      	ldr	r3, [r6, #0]
 800692e:	0608      	lsls	r0, r1, #24
 8006930:	f853 5b04 	ldr.w	r5, [r3], #4
 8006934:	d402      	bmi.n	800693c <_printf_i+0xe8>
 8006936:	0649      	lsls	r1, r1, #25
 8006938:	bf48      	it	mi
 800693a:	b2ad      	uxthmi	r5, r5
 800693c:	2f6f      	cmp	r7, #111	@ 0x6f
 800693e:	4852      	ldr	r0, [pc, #328]	@ (8006a88 <_printf_i+0x234>)
 8006940:	6033      	str	r3, [r6, #0]
 8006942:	bf14      	ite	ne
 8006944:	230a      	movne	r3, #10
 8006946:	2308      	moveq	r3, #8
 8006948:	2100      	movs	r1, #0
 800694a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800694e:	6866      	ldr	r6, [r4, #4]
 8006950:	60a6      	str	r6, [r4, #8]
 8006952:	2e00      	cmp	r6, #0
 8006954:	db05      	blt.n	8006962 <_printf_i+0x10e>
 8006956:	6821      	ldr	r1, [r4, #0]
 8006958:	432e      	orrs	r6, r5
 800695a:	f021 0104 	bic.w	r1, r1, #4
 800695e:	6021      	str	r1, [r4, #0]
 8006960:	d04b      	beq.n	80069fa <_printf_i+0x1a6>
 8006962:	4616      	mov	r6, r2
 8006964:	fbb5 f1f3 	udiv	r1, r5, r3
 8006968:	fb03 5711 	mls	r7, r3, r1, r5
 800696c:	5dc7      	ldrb	r7, [r0, r7]
 800696e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006972:	462f      	mov	r7, r5
 8006974:	42bb      	cmp	r3, r7
 8006976:	460d      	mov	r5, r1
 8006978:	d9f4      	bls.n	8006964 <_printf_i+0x110>
 800697a:	2b08      	cmp	r3, #8
 800697c:	d10b      	bne.n	8006996 <_printf_i+0x142>
 800697e:	6823      	ldr	r3, [r4, #0]
 8006980:	07df      	lsls	r7, r3, #31
 8006982:	d508      	bpl.n	8006996 <_printf_i+0x142>
 8006984:	6923      	ldr	r3, [r4, #16]
 8006986:	6861      	ldr	r1, [r4, #4]
 8006988:	4299      	cmp	r1, r3
 800698a:	bfde      	ittt	le
 800698c:	2330      	movle	r3, #48	@ 0x30
 800698e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006992:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006996:	1b92      	subs	r2, r2, r6
 8006998:	6122      	str	r2, [r4, #16]
 800699a:	f8cd a000 	str.w	sl, [sp]
 800699e:	464b      	mov	r3, r9
 80069a0:	aa03      	add	r2, sp, #12
 80069a2:	4621      	mov	r1, r4
 80069a4:	4640      	mov	r0, r8
 80069a6:	f7ff fee7 	bl	8006778 <_printf_common>
 80069aa:	3001      	adds	r0, #1
 80069ac:	d14a      	bne.n	8006a44 <_printf_i+0x1f0>
 80069ae:	f04f 30ff 	mov.w	r0, #4294967295
 80069b2:	b004      	add	sp, #16
 80069b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	f043 0320 	orr.w	r3, r3, #32
 80069be:	6023      	str	r3, [r4, #0]
 80069c0:	4832      	ldr	r0, [pc, #200]	@ (8006a8c <_printf_i+0x238>)
 80069c2:	2778      	movs	r7, #120	@ 0x78
 80069c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	6831      	ldr	r1, [r6, #0]
 80069cc:	061f      	lsls	r7, r3, #24
 80069ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80069d2:	d402      	bmi.n	80069da <_printf_i+0x186>
 80069d4:	065f      	lsls	r7, r3, #25
 80069d6:	bf48      	it	mi
 80069d8:	b2ad      	uxthmi	r5, r5
 80069da:	6031      	str	r1, [r6, #0]
 80069dc:	07d9      	lsls	r1, r3, #31
 80069de:	bf44      	itt	mi
 80069e0:	f043 0320 	orrmi.w	r3, r3, #32
 80069e4:	6023      	strmi	r3, [r4, #0]
 80069e6:	b11d      	cbz	r5, 80069f0 <_printf_i+0x19c>
 80069e8:	2310      	movs	r3, #16
 80069ea:	e7ad      	b.n	8006948 <_printf_i+0xf4>
 80069ec:	4826      	ldr	r0, [pc, #152]	@ (8006a88 <_printf_i+0x234>)
 80069ee:	e7e9      	b.n	80069c4 <_printf_i+0x170>
 80069f0:	6823      	ldr	r3, [r4, #0]
 80069f2:	f023 0320 	bic.w	r3, r3, #32
 80069f6:	6023      	str	r3, [r4, #0]
 80069f8:	e7f6      	b.n	80069e8 <_printf_i+0x194>
 80069fa:	4616      	mov	r6, r2
 80069fc:	e7bd      	b.n	800697a <_printf_i+0x126>
 80069fe:	6833      	ldr	r3, [r6, #0]
 8006a00:	6825      	ldr	r5, [r4, #0]
 8006a02:	6961      	ldr	r1, [r4, #20]
 8006a04:	1d18      	adds	r0, r3, #4
 8006a06:	6030      	str	r0, [r6, #0]
 8006a08:	062e      	lsls	r6, r5, #24
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	d501      	bpl.n	8006a12 <_printf_i+0x1be>
 8006a0e:	6019      	str	r1, [r3, #0]
 8006a10:	e002      	b.n	8006a18 <_printf_i+0x1c4>
 8006a12:	0668      	lsls	r0, r5, #25
 8006a14:	d5fb      	bpl.n	8006a0e <_printf_i+0x1ba>
 8006a16:	8019      	strh	r1, [r3, #0]
 8006a18:	2300      	movs	r3, #0
 8006a1a:	6123      	str	r3, [r4, #16]
 8006a1c:	4616      	mov	r6, r2
 8006a1e:	e7bc      	b.n	800699a <_printf_i+0x146>
 8006a20:	6833      	ldr	r3, [r6, #0]
 8006a22:	1d1a      	adds	r2, r3, #4
 8006a24:	6032      	str	r2, [r6, #0]
 8006a26:	681e      	ldr	r6, [r3, #0]
 8006a28:	6862      	ldr	r2, [r4, #4]
 8006a2a:	2100      	movs	r1, #0
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	f7f9 fbe7 	bl	8000200 <memchr>
 8006a32:	b108      	cbz	r0, 8006a38 <_printf_i+0x1e4>
 8006a34:	1b80      	subs	r0, r0, r6
 8006a36:	6060      	str	r0, [r4, #4]
 8006a38:	6863      	ldr	r3, [r4, #4]
 8006a3a:	6123      	str	r3, [r4, #16]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a42:	e7aa      	b.n	800699a <_printf_i+0x146>
 8006a44:	6923      	ldr	r3, [r4, #16]
 8006a46:	4632      	mov	r2, r6
 8006a48:	4649      	mov	r1, r9
 8006a4a:	4640      	mov	r0, r8
 8006a4c:	47d0      	blx	sl
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d0ad      	beq.n	80069ae <_printf_i+0x15a>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	079b      	lsls	r3, r3, #30
 8006a56:	d413      	bmi.n	8006a80 <_printf_i+0x22c>
 8006a58:	68e0      	ldr	r0, [r4, #12]
 8006a5a:	9b03      	ldr	r3, [sp, #12]
 8006a5c:	4298      	cmp	r0, r3
 8006a5e:	bfb8      	it	lt
 8006a60:	4618      	movlt	r0, r3
 8006a62:	e7a6      	b.n	80069b2 <_printf_i+0x15e>
 8006a64:	2301      	movs	r3, #1
 8006a66:	4632      	mov	r2, r6
 8006a68:	4649      	mov	r1, r9
 8006a6a:	4640      	mov	r0, r8
 8006a6c:	47d0      	blx	sl
 8006a6e:	3001      	adds	r0, #1
 8006a70:	d09d      	beq.n	80069ae <_printf_i+0x15a>
 8006a72:	3501      	adds	r5, #1
 8006a74:	68e3      	ldr	r3, [r4, #12]
 8006a76:	9903      	ldr	r1, [sp, #12]
 8006a78:	1a5b      	subs	r3, r3, r1
 8006a7a:	42ab      	cmp	r3, r5
 8006a7c:	dcf2      	bgt.n	8006a64 <_printf_i+0x210>
 8006a7e:	e7eb      	b.n	8006a58 <_printf_i+0x204>
 8006a80:	2500      	movs	r5, #0
 8006a82:	f104 0619 	add.w	r6, r4, #25
 8006a86:	e7f5      	b.n	8006a74 <_printf_i+0x220>
 8006a88:	08009a54 	.word	0x08009a54
 8006a8c:	08009a65 	.word	0x08009a65

08006a90 <std>:
 8006a90:	2300      	movs	r3, #0
 8006a92:	b510      	push	{r4, lr}
 8006a94:	4604      	mov	r4, r0
 8006a96:	e9c0 3300 	strd	r3, r3, [r0]
 8006a9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a9e:	6083      	str	r3, [r0, #8]
 8006aa0:	8181      	strh	r1, [r0, #12]
 8006aa2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006aa4:	81c2      	strh	r2, [r0, #14]
 8006aa6:	6183      	str	r3, [r0, #24]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	2208      	movs	r2, #8
 8006aac:	305c      	adds	r0, #92	@ 0x5c
 8006aae:	f000 f944 	bl	8006d3a <memset>
 8006ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae8 <std+0x58>)
 8006ab4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8006aec <std+0x5c>)
 8006ab8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006aba:	4b0d      	ldr	r3, [pc, #52]	@ (8006af0 <std+0x60>)
 8006abc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006abe:	4b0d      	ldr	r3, [pc, #52]	@ (8006af4 <std+0x64>)
 8006ac0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8006af8 <std+0x68>)
 8006ac4:	6224      	str	r4, [r4, #32]
 8006ac6:	429c      	cmp	r4, r3
 8006ac8:	d006      	beq.n	8006ad8 <std+0x48>
 8006aca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ace:	4294      	cmp	r4, r2
 8006ad0:	d002      	beq.n	8006ad8 <std+0x48>
 8006ad2:	33d0      	adds	r3, #208	@ 0xd0
 8006ad4:	429c      	cmp	r4, r3
 8006ad6:	d105      	bne.n	8006ae4 <std+0x54>
 8006ad8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ae0:	f000 b9be 	b.w	8006e60 <__retarget_lock_init_recursive>
 8006ae4:	bd10      	pop	{r4, pc}
 8006ae6:	bf00      	nop
 8006ae8:	08006cb1 	.word	0x08006cb1
 8006aec:	08006cd7 	.word	0x08006cd7
 8006af0:	08006d0f 	.word	0x08006d0f
 8006af4:	08006d33 	.word	0x08006d33
 8006af8:	200007e0 	.word	0x200007e0

08006afc <stdio_exit_handler>:
 8006afc:	4a02      	ldr	r2, [pc, #8]	@ (8006b08 <stdio_exit_handler+0xc>)
 8006afe:	4903      	ldr	r1, [pc, #12]	@ (8006b0c <stdio_exit_handler+0x10>)
 8006b00:	4803      	ldr	r0, [pc, #12]	@ (8006b10 <stdio_exit_handler+0x14>)
 8006b02:	f000 b869 	b.w	8006bd8 <_fwalk_sglue>
 8006b06:	bf00      	nop
 8006b08:	2000000c 	.word	0x2000000c
 8006b0c:	08008e01 	.word	0x08008e01
 8006b10:	2000001c 	.word	0x2000001c

08006b14 <cleanup_stdio>:
 8006b14:	6841      	ldr	r1, [r0, #4]
 8006b16:	4b0c      	ldr	r3, [pc, #48]	@ (8006b48 <cleanup_stdio+0x34>)
 8006b18:	4299      	cmp	r1, r3
 8006b1a:	b510      	push	{r4, lr}
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	d001      	beq.n	8006b24 <cleanup_stdio+0x10>
 8006b20:	f002 f96e 	bl	8008e00 <_fflush_r>
 8006b24:	68a1      	ldr	r1, [r4, #8]
 8006b26:	4b09      	ldr	r3, [pc, #36]	@ (8006b4c <cleanup_stdio+0x38>)
 8006b28:	4299      	cmp	r1, r3
 8006b2a:	d002      	beq.n	8006b32 <cleanup_stdio+0x1e>
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f002 f967 	bl	8008e00 <_fflush_r>
 8006b32:	68e1      	ldr	r1, [r4, #12]
 8006b34:	4b06      	ldr	r3, [pc, #24]	@ (8006b50 <cleanup_stdio+0x3c>)
 8006b36:	4299      	cmp	r1, r3
 8006b38:	d004      	beq.n	8006b44 <cleanup_stdio+0x30>
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b40:	f002 b95e 	b.w	8008e00 <_fflush_r>
 8006b44:	bd10      	pop	{r4, pc}
 8006b46:	bf00      	nop
 8006b48:	200007e0 	.word	0x200007e0
 8006b4c:	20000848 	.word	0x20000848
 8006b50:	200008b0 	.word	0x200008b0

08006b54 <global_stdio_init.part.0>:
 8006b54:	b510      	push	{r4, lr}
 8006b56:	4b0b      	ldr	r3, [pc, #44]	@ (8006b84 <global_stdio_init.part.0+0x30>)
 8006b58:	4c0b      	ldr	r4, [pc, #44]	@ (8006b88 <global_stdio_init.part.0+0x34>)
 8006b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8006b8c <global_stdio_init.part.0+0x38>)
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	4620      	mov	r0, r4
 8006b60:	2200      	movs	r2, #0
 8006b62:	2104      	movs	r1, #4
 8006b64:	f7ff ff94 	bl	8006a90 <std>
 8006b68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	2109      	movs	r1, #9
 8006b70:	f7ff ff8e 	bl	8006a90 <std>
 8006b74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b78:	2202      	movs	r2, #2
 8006b7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b7e:	2112      	movs	r1, #18
 8006b80:	f7ff bf86 	b.w	8006a90 <std>
 8006b84:	20000918 	.word	0x20000918
 8006b88:	200007e0 	.word	0x200007e0
 8006b8c:	08006afd 	.word	0x08006afd

08006b90 <__sfp_lock_acquire>:
 8006b90:	4801      	ldr	r0, [pc, #4]	@ (8006b98 <__sfp_lock_acquire+0x8>)
 8006b92:	f000 b966 	b.w	8006e62 <__retarget_lock_acquire_recursive>
 8006b96:	bf00      	nop
 8006b98:	20000921 	.word	0x20000921

08006b9c <__sfp_lock_release>:
 8006b9c:	4801      	ldr	r0, [pc, #4]	@ (8006ba4 <__sfp_lock_release+0x8>)
 8006b9e:	f000 b961 	b.w	8006e64 <__retarget_lock_release_recursive>
 8006ba2:	bf00      	nop
 8006ba4:	20000921 	.word	0x20000921

08006ba8 <__sinit>:
 8006ba8:	b510      	push	{r4, lr}
 8006baa:	4604      	mov	r4, r0
 8006bac:	f7ff fff0 	bl	8006b90 <__sfp_lock_acquire>
 8006bb0:	6a23      	ldr	r3, [r4, #32]
 8006bb2:	b11b      	cbz	r3, 8006bbc <__sinit+0x14>
 8006bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb8:	f7ff bff0 	b.w	8006b9c <__sfp_lock_release>
 8006bbc:	4b04      	ldr	r3, [pc, #16]	@ (8006bd0 <__sinit+0x28>)
 8006bbe:	6223      	str	r3, [r4, #32]
 8006bc0:	4b04      	ldr	r3, [pc, #16]	@ (8006bd4 <__sinit+0x2c>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1f5      	bne.n	8006bb4 <__sinit+0xc>
 8006bc8:	f7ff ffc4 	bl	8006b54 <global_stdio_init.part.0>
 8006bcc:	e7f2      	b.n	8006bb4 <__sinit+0xc>
 8006bce:	bf00      	nop
 8006bd0:	08006b15 	.word	0x08006b15
 8006bd4:	20000918 	.word	0x20000918

08006bd8 <_fwalk_sglue>:
 8006bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bdc:	4607      	mov	r7, r0
 8006bde:	4688      	mov	r8, r1
 8006be0:	4614      	mov	r4, r2
 8006be2:	2600      	movs	r6, #0
 8006be4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006be8:	f1b9 0901 	subs.w	r9, r9, #1
 8006bec:	d505      	bpl.n	8006bfa <_fwalk_sglue+0x22>
 8006bee:	6824      	ldr	r4, [r4, #0]
 8006bf0:	2c00      	cmp	r4, #0
 8006bf2:	d1f7      	bne.n	8006be4 <_fwalk_sglue+0xc>
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bfa:	89ab      	ldrh	r3, [r5, #12]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d907      	bls.n	8006c10 <_fwalk_sglue+0x38>
 8006c00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c04:	3301      	adds	r3, #1
 8006c06:	d003      	beq.n	8006c10 <_fwalk_sglue+0x38>
 8006c08:	4629      	mov	r1, r5
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c0      	blx	r8
 8006c0e:	4306      	orrs	r6, r0
 8006c10:	3568      	adds	r5, #104	@ 0x68
 8006c12:	e7e9      	b.n	8006be8 <_fwalk_sglue+0x10>

08006c14 <siprintf>:
 8006c14:	b40e      	push	{r1, r2, r3}
 8006c16:	b510      	push	{r4, lr}
 8006c18:	b09d      	sub	sp, #116	@ 0x74
 8006c1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006c1c:	9002      	str	r0, [sp, #8]
 8006c1e:	9006      	str	r0, [sp, #24]
 8006c20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006c24:	480a      	ldr	r0, [pc, #40]	@ (8006c50 <siprintf+0x3c>)
 8006c26:	9107      	str	r1, [sp, #28]
 8006c28:	9104      	str	r1, [sp, #16]
 8006c2a:	490a      	ldr	r1, [pc, #40]	@ (8006c54 <siprintf+0x40>)
 8006c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c30:	9105      	str	r1, [sp, #20]
 8006c32:	2400      	movs	r4, #0
 8006c34:	a902      	add	r1, sp, #8
 8006c36:	6800      	ldr	r0, [r0, #0]
 8006c38:	9301      	str	r3, [sp, #4]
 8006c3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006c3c:	f001 fc42 	bl	80084c4 <_svfiprintf_r>
 8006c40:	9b02      	ldr	r3, [sp, #8]
 8006c42:	701c      	strb	r4, [r3, #0]
 8006c44:	b01d      	add	sp, #116	@ 0x74
 8006c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c4a:	b003      	add	sp, #12
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	20000018 	.word	0x20000018
 8006c54:	ffff0208 	.word	0xffff0208

08006c58 <siscanf>:
 8006c58:	b40e      	push	{r1, r2, r3}
 8006c5a:	b570      	push	{r4, r5, r6, lr}
 8006c5c:	b09d      	sub	sp, #116	@ 0x74
 8006c5e:	ac21      	add	r4, sp, #132	@ 0x84
 8006c60:	2500      	movs	r5, #0
 8006c62:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006c66:	f854 6b04 	ldr.w	r6, [r4], #4
 8006c6a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006c6e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8006c70:	9002      	str	r0, [sp, #8]
 8006c72:	9006      	str	r0, [sp, #24]
 8006c74:	f7f9 fb14 	bl	80002a0 <strlen>
 8006c78:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca8 <siscanf+0x50>)
 8006c7a:	9003      	str	r0, [sp, #12]
 8006c7c:	9007      	str	r0, [sp, #28]
 8006c7e:	480b      	ldr	r0, [pc, #44]	@ (8006cac <siscanf+0x54>)
 8006c80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006c86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c8a:	4632      	mov	r2, r6
 8006c8c:	4623      	mov	r3, r4
 8006c8e:	a902      	add	r1, sp, #8
 8006c90:	6800      	ldr	r0, [r0, #0]
 8006c92:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006c94:	9514      	str	r5, [sp, #80]	@ 0x50
 8006c96:	9401      	str	r4, [sp, #4]
 8006c98:	f001 fd6a 	bl	8008770 <__ssvfiscanf_r>
 8006c9c:	b01d      	add	sp, #116	@ 0x74
 8006c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ca2:	b003      	add	sp, #12
 8006ca4:	4770      	bx	lr
 8006ca6:	bf00      	nop
 8006ca8:	08006cd3 	.word	0x08006cd3
 8006cac:	20000018 	.word	0x20000018

08006cb0 <__sread>:
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb8:	f000 f884 	bl	8006dc4 <_read_r>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	bfab      	itete	ge
 8006cc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8006cc4:	181b      	addge	r3, r3, r0
 8006cc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006cca:	bfac      	ite	ge
 8006ccc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006cce:	81a3      	strhlt	r3, [r4, #12]
 8006cd0:	bd10      	pop	{r4, pc}

08006cd2 <__seofread>:
 8006cd2:	2000      	movs	r0, #0
 8006cd4:	4770      	bx	lr

08006cd6 <__swrite>:
 8006cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cda:	461f      	mov	r7, r3
 8006cdc:	898b      	ldrh	r3, [r1, #12]
 8006cde:	05db      	lsls	r3, r3, #23
 8006ce0:	4605      	mov	r5, r0
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	4616      	mov	r6, r2
 8006ce6:	d505      	bpl.n	8006cf4 <__swrite+0x1e>
 8006ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cec:	2302      	movs	r3, #2
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f000 f856 	bl	8006da0 <_lseek_r>
 8006cf4:	89a3      	ldrh	r3, [r4, #12]
 8006cf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cfe:	81a3      	strh	r3, [r4, #12]
 8006d00:	4632      	mov	r2, r6
 8006d02:	463b      	mov	r3, r7
 8006d04:	4628      	mov	r0, r5
 8006d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0a:	f000 b86d 	b.w	8006de8 <_write_r>

08006d0e <__sseek>:
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	460c      	mov	r4, r1
 8006d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d16:	f000 f843 	bl	8006da0 <_lseek_r>
 8006d1a:	1c43      	adds	r3, r0, #1
 8006d1c:	89a3      	ldrh	r3, [r4, #12]
 8006d1e:	bf15      	itete	ne
 8006d20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d2a:	81a3      	strheq	r3, [r4, #12]
 8006d2c:	bf18      	it	ne
 8006d2e:	81a3      	strhne	r3, [r4, #12]
 8006d30:	bd10      	pop	{r4, pc}

08006d32 <__sclose>:
 8006d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d36:	f000 b823 	b.w	8006d80 <_close_r>

08006d3a <memset>:
 8006d3a:	4402      	add	r2, r0
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d100      	bne.n	8006d44 <memset+0xa>
 8006d42:	4770      	bx	lr
 8006d44:	f803 1b01 	strb.w	r1, [r3], #1
 8006d48:	e7f9      	b.n	8006d3e <memset+0x4>

08006d4a <strstr>:
 8006d4a:	780a      	ldrb	r2, [r1, #0]
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	b96a      	cbnz	r2, 8006d6c <strstr+0x22>
 8006d50:	bd70      	pop	{r4, r5, r6, pc}
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d109      	bne.n	8006d6a <strstr+0x20>
 8006d56:	460c      	mov	r4, r1
 8006d58:	4605      	mov	r5, r0
 8006d5a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d0f6      	beq.n	8006d50 <strstr+0x6>
 8006d62:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006d66:	429e      	cmp	r6, r3
 8006d68:	d0f7      	beq.n	8006d5a <strstr+0x10>
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	7803      	ldrb	r3, [r0, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1ef      	bne.n	8006d52 <strstr+0x8>
 8006d72:	4618      	mov	r0, r3
 8006d74:	e7ec      	b.n	8006d50 <strstr+0x6>
	...

08006d78 <_localeconv_r>:
 8006d78:	4800      	ldr	r0, [pc, #0]	@ (8006d7c <_localeconv_r+0x4>)
 8006d7a:	4770      	bx	lr
 8006d7c:	20000158 	.word	0x20000158

08006d80 <_close_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4d06      	ldr	r5, [pc, #24]	@ (8006d9c <_close_r+0x1c>)
 8006d84:	2300      	movs	r3, #0
 8006d86:	4604      	mov	r4, r0
 8006d88:	4608      	mov	r0, r1
 8006d8a:	602b      	str	r3, [r5, #0]
 8006d8c:	f7fb fb74 	bl	8002478 <_close>
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	d102      	bne.n	8006d9a <_close_r+0x1a>
 8006d94:	682b      	ldr	r3, [r5, #0]
 8006d96:	b103      	cbz	r3, 8006d9a <_close_r+0x1a>
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	bd38      	pop	{r3, r4, r5, pc}
 8006d9c:	2000091c 	.word	0x2000091c

08006da0 <_lseek_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4d07      	ldr	r5, [pc, #28]	@ (8006dc0 <_lseek_r+0x20>)
 8006da4:	4604      	mov	r4, r0
 8006da6:	4608      	mov	r0, r1
 8006da8:	4611      	mov	r1, r2
 8006daa:	2200      	movs	r2, #0
 8006dac:	602a      	str	r2, [r5, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	f7fb fb89 	bl	80024c6 <_lseek>
 8006db4:	1c43      	adds	r3, r0, #1
 8006db6:	d102      	bne.n	8006dbe <_lseek_r+0x1e>
 8006db8:	682b      	ldr	r3, [r5, #0]
 8006dba:	b103      	cbz	r3, 8006dbe <_lseek_r+0x1e>
 8006dbc:	6023      	str	r3, [r4, #0]
 8006dbe:	bd38      	pop	{r3, r4, r5, pc}
 8006dc0:	2000091c 	.word	0x2000091c

08006dc4 <_read_r>:
 8006dc4:	b538      	push	{r3, r4, r5, lr}
 8006dc6:	4d07      	ldr	r5, [pc, #28]	@ (8006de4 <_read_r+0x20>)
 8006dc8:	4604      	mov	r4, r0
 8006dca:	4608      	mov	r0, r1
 8006dcc:	4611      	mov	r1, r2
 8006dce:	2200      	movs	r2, #0
 8006dd0:	602a      	str	r2, [r5, #0]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	f7fb fb17 	bl	8002406 <_read>
 8006dd8:	1c43      	adds	r3, r0, #1
 8006dda:	d102      	bne.n	8006de2 <_read_r+0x1e>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	b103      	cbz	r3, 8006de2 <_read_r+0x1e>
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	bd38      	pop	{r3, r4, r5, pc}
 8006de4:	2000091c 	.word	0x2000091c

08006de8 <_write_r>:
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	4d07      	ldr	r5, [pc, #28]	@ (8006e08 <_write_r+0x20>)
 8006dec:	4604      	mov	r4, r0
 8006dee:	4608      	mov	r0, r1
 8006df0:	4611      	mov	r1, r2
 8006df2:	2200      	movs	r2, #0
 8006df4:	602a      	str	r2, [r5, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f7fb fb22 	bl	8002440 <_write>
 8006dfc:	1c43      	adds	r3, r0, #1
 8006dfe:	d102      	bne.n	8006e06 <_write_r+0x1e>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	b103      	cbz	r3, 8006e06 <_write_r+0x1e>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	2000091c 	.word	0x2000091c

08006e0c <__errno>:
 8006e0c:	4b01      	ldr	r3, [pc, #4]	@ (8006e14 <__errno+0x8>)
 8006e0e:	6818      	ldr	r0, [r3, #0]
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000018 	.word	0x20000018

08006e18 <__libc_init_array>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	4d0d      	ldr	r5, [pc, #52]	@ (8006e50 <__libc_init_array+0x38>)
 8006e1c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e54 <__libc_init_array+0x3c>)
 8006e1e:	1b64      	subs	r4, r4, r5
 8006e20:	10a4      	asrs	r4, r4, #2
 8006e22:	2600      	movs	r6, #0
 8006e24:	42a6      	cmp	r6, r4
 8006e26:	d109      	bne.n	8006e3c <__libc_init_array+0x24>
 8006e28:	4d0b      	ldr	r5, [pc, #44]	@ (8006e58 <__libc_init_array+0x40>)
 8006e2a:	4c0c      	ldr	r4, [pc, #48]	@ (8006e5c <__libc_init_array+0x44>)
 8006e2c:	f002 fce6 	bl	80097fc <_init>
 8006e30:	1b64      	subs	r4, r4, r5
 8006e32:	10a4      	asrs	r4, r4, #2
 8006e34:	2600      	movs	r6, #0
 8006e36:	42a6      	cmp	r6, r4
 8006e38:	d105      	bne.n	8006e46 <__libc_init_array+0x2e>
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e40:	4798      	blx	r3
 8006e42:	3601      	adds	r6, #1
 8006e44:	e7ee      	b.n	8006e24 <__libc_init_array+0xc>
 8006e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4a:	4798      	blx	r3
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	e7f2      	b.n	8006e36 <__libc_init_array+0x1e>
 8006e50:	08009ddc 	.word	0x08009ddc
 8006e54:	08009ddc 	.word	0x08009ddc
 8006e58:	08009ddc 	.word	0x08009ddc
 8006e5c:	08009de0 	.word	0x08009de0

08006e60 <__retarget_lock_init_recursive>:
 8006e60:	4770      	bx	lr

08006e62 <__retarget_lock_acquire_recursive>:
 8006e62:	4770      	bx	lr

08006e64 <__retarget_lock_release_recursive>:
 8006e64:	4770      	bx	lr

08006e66 <quorem>:
 8006e66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e6a:	6903      	ldr	r3, [r0, #16]
 8006e6c:	690c      	ldr	r4, [r1, #16]
 8006e6e:	42a3      	cmp	r3, r4
 8006e70:	4607      	mov	r7, r0
 8006e72:	db7e      	blt.n	8006f72 <quorem+0x10c>
 8006e74:	3c01      	subs	r4, #1
 8006e76:	f101 0814 	add.w	r8, r1, #20
 8006e7a:	00a3      	lsls	r3, r4, #2
 8006e7c:	f100 0514 	add.w	r5, r0, #20
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e90:	3301      	adds	r3, #1
 8006e92:	429a      	cmp	r2, r3
 8006e94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e98:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e9c:	d32e      	bcc.n	8006efc <quorem+0x96>
 8006e9e:	f04f 0a00 	mov.w	sl, #0
 8006ea2:	46c4      	mov	ip, r8
 8006ea4:	46ae      	mov	lr, r5
 8006ea6:	46d3      	mov	fp, sl
 8006ea8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006eac:	b298      	uxth	r0, r3
 8006eae:	fb06 a000 	mla	r0, r6, r0, sl
 8006eb2:	0c02      	lsrs	r2, r0, #16
 8006eb4:	0c1b      	lsrs	r3, r3, #16
 8006eb6:	fb06 2303 	mla	r3, r6, r3, r2
 8006eba:	f8de 2000 	ldr.w	r2, [lr]
 8006ebe:	b280      	uxth	r0, r0
 8006ec0:	b292      	uxth	r2, r2
 8006ec2:	1a12      	subs	r2, r2, r0
 8006ec4:	445a      	add	r2, fp
 8006ec6:	f8de 0000 	ldr.w	r0, [lr]
 8006eca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006ed4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006ed8:	b292      	uxth	r2, r2
 8006eda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006ede:	45e1      	cmp	r9, ip
 8006ee0:	f84e 2b04 	str.w	r2, [lr], #4
 8006ee4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ee8:	d2de      	bcs.n	8006ea8 <quorem+0x42>
 8006eea:	9b00      	ldr	r3, [sp, #0]
 8006eec:	58eb      	ldr	r3, [r5, r3]
 8006eee:	b92b      	cbnz	r3, 8006efc <quorem+0x96>
 8006ef0:	9b01      	ldr	r3, [sp, #4]
 8006ef2:	3b04      	subs	r3, #4
 8006ef4:	429d      	cmp	r5, r3
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	d32f      	bcc.n	8006f5a <quorem+0xf4>
 8006efa:	613c      	str	r4, [r7, #16]
 8006efc:	4638      	mov	r0, r7
 8006efe:	f001 f97d 	bl	80081fc <__mcmp>
 8006f02:	2800      	cmp	r0, #0
 8006f04:	db25      	blt.n	8006f52 <quorem+0xec>
 8006f06:	4629      	mov	r1, r5
 8006f08:	2000      	movs	r0, #0
 8006f0a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f0e:	f8d1 c000 	ldr.w	ip, [r1]
 8006f12:	fa1f fe82 	uxth.w	lr, r2
 8006f16:	fa1f f38c 	uxth.w	r3, ip
 8006f1a:	eba3 030e 	sub.w	r3, r3, lr
 8006f1e:	4403      	add	r3, r0
 8006f20:	0c12      	lsrs	r2, r2, #16
 8006f22:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f26:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f30:	45c1      	cmp	r9, r8
 8006f32:	f841 3b04 	str.w	r3, [r1], #4
 8006f36:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f3a:	d2e6      	bcs.n	8006f0a <quorem+0xa4>
 8006f3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f44:	b922      	cbnz	r2, 8006f50 <quorem+0xea>
 8006f46:	3b04      	subs	r3, #4
 8006f48:	429d      	cmp	r5, r3
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	d30b      	bcc.n	8006f66 <quorem+0x100>
 8006f4e:	613c      	str	r4, [r7, #16]
 8006f50:	3601      	adds	r6, #1
 8006f52:	4630      	mov	r0, r6
 8006f54:	b003      	add	sp, #12
 8006f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5a:	6812      	ldr	r2, [r2, #0]
 8006f5c:	3b04      	subs	r3, #4
 8006f5e:	2a00      	cmp	r2, #0
 8006f60:	d1cb      	bne.n	8006efa <quorem+0x94>
 8006f62:	3c01      	subs	r4, #1
 8006f64:	e7c6      	b.n	8006ef4 <quorem+0x8e>
 8006f66:	6812      	ldr	r2, [r2, #0]
 8006f68:	3b04      	subs	r3, #4
 8006f6a:	2a00      	cmp	r2, #0
 8006f6c:	d1ef      	bne.n	8006f4e <quorem+0xe8>
 8006f6e:	3c01      	subs	r4, #1
 8006f70:	e7ea      	b.n	8006f48 <quorem+0xe2>
 8006f72:	2000      	movs	r0, #0
 8006f74:	e7ee      	b.n	8006f54 <quorem+0xee>
	...

08006f78 <_dtoa_r>:
 8006f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f7c:	69c7      	ldr	r7, [r0, #28]
 8006f7e:	b097      	sub	sp, #92	@ 0x5c
 8006f80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006f84:	ec55 4b10 	vmov	r4, r5, d0
 8006f88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006f8a:	9107      	str	r1, [sp, #28]
 8006f8c:	4681      	mov	r9, r0
 8006f8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f90:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f92:	b97f      	cbnz	r7, 8006fb4 <_dtoa_r+0x3c>
 8006f94:	2010      	movs	r0, #16
 8006f96:	f000 fe09 	bl	8007bac <malloc>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006fa0:	b920      	cbnz	r0, 8006fac <_dtoa_r+0x34>
 8006fa2:	4ba9      	ldr	r3, [pc, #676]	@ (8007248 <_dtoa_r+0x2d0>)
 8006fa4:	21ef      	movs	r1, #239	@ 0xef
 8006fa6:	48a9      	ldr	r0, [pc, #676]	@ (800724c <_dtoa_r+0x2d4>)
 8006fa8:	f001 fffe 	bl	8008fa8 <__assert_func>
 8006fac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006fb0:	6007      	str	r7, [r0, #0]
 8006fb2:	60c7      	str	r7, [r0, #12]
 8006fb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fb8:	6819      	ldr	r1, [r3, #0]
 8006fba:	b159      	cbz	r1, 8006fd4 <_dtoa_r+0x5c>
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	604a      	str	r2, [r1, #4]
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	4093      	lsls	r3, r2
 8006fc4:	608b      	str	r3, [r1, #8]
 8006fc6:	4648      	mov	r0, r9
 8006fc8:	f000 fee6 	bl	8007d98 <_Bfree>
 8006fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	601a      	str	r2, [r3, #0]
 8006fd4:	1e2b      	subs	r3, r5, #0
 8006fd6:	bfb9      	ittee	lt
 8006fd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006fdc:	9305      	strlt	r3, [sp, #20]
 8006fde:	2300      	movge	r3, #0
 8006fe0:	6033      	strge	r3, [r6, #0]
 8006fe2:	9f05      	ldr	r7, [sp, #20]
 8006fe4:	4b9a      	ldr	r3, [pc, #616]	@ (8007250 <_dtoa_r+0x2d8>)
 8006fe6:	bfbc      	itt	lt
 8006fe8:	2201      	movlt	r2, #1
 8006fea:	6032      	strlt	r2, [r6, #0]
 8006fec:	43bb      	bics	r3, r7
 8006fee:	d112      	bne.n	8007016 <_dtoa_r+0x9e>
 8006ff0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ff2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ffc:	4323      	orrs	r3, r4
 8006ffe:	f000 855a 	beq.w	8007ab6 <_dtoa_r+0xb3e>
 8007002:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007004:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007264 <_dtoa_r+0x2ec>
 8007008:	2b00      	cmp	r3, #0
 800700a:	f000 855c 	beq.w	8007ac6 <_dtoa_r+0xb4e>
 800700e:	f10a 0303 	add.w	r3, sl, #3
 8007012:	f000 bd56 	b.w	8007ac2 <_dtoa_r+0xb4a>
 8007016:	ed9d 7b04 	vldr	d7, [sp, #16]
 800701a:	2200      	movs	r2, #0
 800701c:	ec51 0b17 	vmov	r0, r1, d7
 8007020:	2300      	movs	r3, #0
 8007022:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007026:	f7f9 fd67 	bl	8000af8 <__aeabi_dcmpeq>
 800702a:	4680      	mov	r8, r0
 800702c:	b158      	cbz	r0, 8007046 <_dtoa_r+0xce>
 800702e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007030:	2301      	movs	r3, #1
 8007032:	6013      	str	r3, [r2, #0]
 8007034:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007036:	b113      	cbz	r3, 800703e <_dtoa_r+0xc6>
 8007038:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800703a:	4b86      	ldr	r3, [pc, #536]	@ (8007254 <_dtoa_r+0x2dc>)
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007268 <_dtoa_r+0x2f0>
 8007042:	f000 bd40 	b.w	8007ac6 <_dtoa_r+0xb4e>
 8007046:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800704a:	aa14      	add	r2, sp, #80	@ 0x50
 800704c:	a915      	add	r1, sp, #84	@ 0x54
 800704e:	4648      	mov	r0, r9
 8007050:	f001 f984 	bl	800835c <__d2b>
 8007054:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007058:	9002      	str	r0, [sp, #8]
 800705a:	2e00      	cmp	r6, #0
 800705c:	d078      	beq.n	8007150 <_dtoa_r+0x1d8>
 800705e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007060:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007068:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800706c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007070:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007074:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007078:	4619      	mov	r1, r3
 800707a:	2200      	movs	r2, #0
 800707c:	4b76      	ldr	r3, [pc, #472]	@ (8007258 <_dtoa_r+0x2e0>)
 800707e:	f7f9 f91b 	bl	80002b8 <__aeabi_dsub>
 8007082:	a36b      	add	r3, pc, #428	@ (adr r3, 8007230 <_dtoa_r+0x2b8>)
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f7f9 face 	bl	8000628 <__aeabi_dmul>
 800708c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007238 <_dtoa_r+0x2c0>)
 800708e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007092:	f7f9 f913 	bl	80002bc <__adddf3>
 8007096:	4604      	mov	r4, r0
 8007098:	4630      	mov	r0, r6
 800709a:	460d      	mov	r5, r1
 800709c:	f7f9 fa5a 	bl	8000554 <__aeabi_i2d>
 80070a0:	a367      	add	r3, pc, #412	@ (adr r3, 8007240 <_dtoa_r+0x2c8>)
 80070a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a6:	f7f9 fabf 	bl	8000628 <__aeabi_dmul>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4620      	mov	r0, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	f7f9 f903 	bl	80002bc <__adddf3>
 80070b6:	4604      	mov	r4, r0
 80070b8:	460d      	mov	r5, r1
 80070ba:	f7f9 fd65 	bl	8000b88 <__aeabi_d2iz>
 80070be:	2200      	movs	r2, #0
 80070c0:	4607      	mov	r7, r0
 80070c2:	2300      	movs	r3, #0
 80070c4:	4620      	mov	r0, r4
 80070c6:	4629      	mov	r1, r5
 80070c8:	f7f9 fd20 	bl	8000b0c <__aeabi_dcmplt>
 80070cc:	b140      	cbz	r0, 80070e0 <_dtoa_r+0x168>
 80070ce:	4638      	mov	r0, r7
 80070d0:	f7f9 fa40 	bl	8000554 <__aeabi_i2d>
 80070d4:	4622      	mov	r2, r4
 80070d6:	462b      	mov	r3, r5
 80070d8:	f7f9 fd0e 	bl	8000af8 <__aeabi_dcmpeq>
 80070dc:	b900      	cbnz	r0, 80070e0 <_dtoa_r+0x168>
 80070de:	3f01      	subs	r7, #1
 80070e0:	2f16      	cmp	r7, #22
 80070e2:	d852      	bhi.n	800718a <_dtoa_r+0x212>
 80070e4:	4b5d      	ldr	r3, [pc, #372]	@ (800725c <_dtoa_r+0x2e4>)
 80070e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80070f2:	f7f9 fd0b 	bl	8000b0c <__aeabi_dcmplt>
 80070f6:	2800      	cmp	r0, #0
 80070f8:	d049      	beq.n	800718e <_dtoa_r+0x216>
 80070fa:	3f01      	subs	r7, #1
 80070fc:	2300      	movs	r3, #0
 80070fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007100:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007102:	1b9b      	subs	r3, r3, r6
 8007104:	1e5a      	subs	r2, r3, #1
 8007106:	bf45      	ittet	mi
 8007108:	f1c3 0301 	rsbmi	r3, r3, #1
 800710c:	9300      	strmi	r3, [sp, #0]
 800710e:	2300      	movpl	r3, #0
 8007110:	2300      	movmi	r3, #0
 8007112:	9206      	str	r2, [sp, #24]
 8007114:	bf54      	ite	pl
 8007116:	9300      	strpl	r3, [sp, #0]
 8007118:	9306      	strmi	r3, [sp, #24]
 800711a:	2f00      	cmp	r7, #0
 800711c:	db39      	blt.n	8007192 <_dtoa_r+0x21a>
 800711e:	9b06      	ldr	r3, [sp, #24]
 8007120:	970d      	str	r7, [sp, #52]	@ 0x34
 8007122:	443b      	add	r3, r7
 8007124:	9306      	str	r3, [sp, #24]
 8007126:	2300      	movs	r3, #0
 8007128:	9308      	str	r3, [sp, #32]
 800712a:	9b07      	ldr	r3, [sp, #28]
 800712c:	2b09      	cmp	r3, #9
 800712e:	d863      	bhi.n	80071f8 <_dtoa_r+0x280>
 8007130:	2b05      	cmp	r3, #5
 8007132:	bfc4      	itt	gt
 8007134:	3b04      	subgt	r3, #4
 8007136:	9307      	strgt	r3, [sp, #28]
 8007138:	9b07      	ldr	r3, [sp, #28]
 800713a:	f1a3 0302 	sub.w	r3, r3, #2
 800713e:	bfcc      	ite	gt
 8007140:	2400      	movgt	r4, #0
 8007142:	2401      	movle	r4, #1
 8007144:	2b03      	cmp	r3, #3
 8007146:	d863      	bhi.n	8007210 <_dtoa_r+0x298>
 8007148:	e8df f003 	tbb	[pc, r3]
 800714c:	2b375452 	.word	0x2b375452
 8007150:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007154:	441e      	add	r6, r3
 8007156:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800715a:	2b20      	cmp	r3, #32
 800715c:	bfc1      	itttt	gt
 800715e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007162:	409f      	lslgt	r7, r3
 8007164:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007168:	fa24 f303 	lsrgt.w	r3, r4, r3
 800716c:	bfd6      	itet	le
 800716e:	f1c3 0320 	rsble	r3, r3, #32
 8007172:	ea47 0003 	orrgt.w	r0, r7, r3
 8007176:	fa04 f003 	lslle.w	r0, r4, r3
 800717a:	f7f9 f9db 	bl	8000534 <__aeabi_ui2d>
 800717e:	2201      	movs	r2, #1
 8007180:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007184:	3e01      	subs	r6, #1
 8007186:	9212      	str	r2, [sp, #72]	@ 0x48
 8007188:	e776      	b.n	8007078 <_dtoa_r+0x100>
 800718a:	2301      	movs	r3, #1
 800718c:	e7b7      	b.n	80070fe <_dtoa_r+0x186>
 800718e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007190:	e7b6      	b.n	8007100 <_dtoa_r+0x188>
 8007192:	9b00      	ldr	r3, [sp, #0]
 8007194:	1bdb      	subs	r3, r3, r7
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	427b      	negs	r3, r7
 800719a:	9308      	str	r3, [sp, #32]
 800719c:	2300      	movs	r3, #0
 800719e:	930d      	str	r3, [sp, #52]	@ 0x34
 80071a0:	e7c3      	b.n	800712a <_dtoa_r+0x1b2>
 80071a2:	2301      	movs	r3, #1
 80071a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071a8:	eb07 0b03 	add.w	fp, r7, r3
 80071ac:	f10b 0301 	add.w	r3, fp, #1
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	9303      	str	r3, [sp, #12]
 80071b4:	bfb8      	it	lt
 80071b6:	2301      	movlt	r3, #1
 80071b8:	e006      	b.n	80071c8 <_dtoa_r+0x250>
 80071ba:	2301      	movs	r3, #1
 80071bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80071be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	dd28      	ble.n	8007216 <_dtoa_r+0x29e>
 80071c4:	469b      	mov	fp, r3
 80071c6:	9303      	str	r3, [sp, #12]
 80071c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80071cc:	2100      	movs	r1, #0
 80071ce:	2204      	movs	r2, #4
 80071d0:	f102 0514 	add.w	r5, r2, #20
 80071d4:	429d      	cmp	r5, r3
 80071d6:	d926      	bls.n	8007226 <_dtoa_r+0x2ae>
 80071d8:	6041      	str	r1, [r0, #4]
 80071da:	4648      	mov	r0, r9
 80071dc:	f000 fd9c 	bl	8007d18 <_Balloc>
 80071e0:	4682      	mov	sl, r0
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d142      	bne.n	800726c <_dtoa_r+0x2f4>
 80071e6:	4b1e      	ldr	r3, [pc, #120]	@ (8007260 <_dtoa_r+0x2e8>)
 80071e8:	4602      	mov	r2, r0
 80071ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80071ee:	e6da      	b.n	8006fa6 <_dtoa_r+0x2e>
 80071f0:	2300      	movs	r3, #0
 80071f2:	e7e3      	b.n	80071bc <_dtoa_r+0x244>
 80071f4:	2300      	movs	r3, #0
 80071f6:	e7d5      	b.n	80071a4 <_dtoa_r+0x22c>
 80071f8:	2401      	movs	r4, #1
 80071fa:	2300      	movs	r3, #0
 80071fc:	9307      	str	r3, [sp, #28]
 80071fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8007200:	f04f 3bff 	mov.w	fp, #4294967295
 8007204:	2200      	movs	r2, #0
 8007206:	f8cd b00c 	str.w	fp, [sp, #12]
 800720a:	2312      	movs	r3, #18
 800720c:	920c      	str	r2, [sp, #48]	@ 0x30
 800720e:	e7db      	b.n	80071c8 <_dtoa_r+0x250>
 8007210:	2301      	movs	r3, #1
 8007212:	9309      	str	r3, [sp, #36]	@ 0x24
 8007214:	e7f4      	b.n	8007200 <_dtoa_r+0x288>
 8007216:	f04f 0b01 	mov.w	fp, #1
 800721a:	f8cd b00c 	str.w	fp, [sp, #12]
 800721e:	465b      	mov	r3, fp
 8007220:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007224:	e7d0      	b.n	80071c8 <_dtoa_r+0x250>
 8007226:	3101      	adds	r1, #1
 8007228:	0052      	lsls	r2, r2, #1
 800722a:	e7d1      	b.n	80071d0 <_dtoa_r+0x258>
 800722c:	f3af 8000 	nop.w
 8007230:	636f4361 	.word	0x636f4361
 8007234:	3fd287a7 	.word	0x3fd287a7
 8007238:	8b60c8b3 	.word	0x8b60c8b3
 800723c:	3fc68a28 	.word	0x3fc68a28
 8007240:	509f79fb 	.word	0x509f79fb
 8007244:	3fd34413 	.word	0x3fd34413
 8007248:	08009a83 	.word	0x08009a83
 800724c:	08009a9a 	.word	0x08009a9a
 8007250:	7ff00000 	.word	0x7ff00000
 8007254:	08009b84 	.word	0x08009b84
 8007258:	3ff80000 	.word	0x3ff80000
 800725c:	08009c08 	.word	0x08009c08
 8007260:	08009af2 	.word	0x08009af2
 8007264:	08009a7f 	.word	0x08009a7f
 8007268:	08009b83 	.word	0x08009b83
 800726c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007270:	6018      	str	r0, [r3, #0]
 8007272:	9b03      	ldr	r3, [sp, #12]
 8007274:	2b0e      	cmp	r3, #14
 8007276:	f200 80a1 	bhi.w	80073bc <_dtoa_r+0x444>
 800727a:	2c00      	cmp	r4, #0
 800727c:	f000 809e 	beq.w	80073bc <_dtoa_r+0x444>
 8007280:	2f00      	cmp	r7, #0
 8007282:	dd33      	ble.n	80072ec <_dtoa_r+0x374>
 8007284:	4b9c      	ldr	r3, [pc, #624]	@ (80074f8 <_dtoa_r+0x580>)
 8007286:	f007 020f 	and.w	r2, r7, #15
 800728a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800728e:	ed93 7b00 	vldr	d7, [r3]
 8007292:	05f8      	lsls	r0, r7, #23
 8007294:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007298:	ea4f 1427 	mov.w	r4, r7, asr #4
 800729c:	d516      	bpl.n	80072cc <_dtoa_r+0x354>
 800729e:	4b97      	ldr	r3, [pc, #604]	@ (80074fc <_dtoa_r+0x584>)
 80072a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80072a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072a8:	f7f9 fae8 	bl	800087c <__aeabi_ddiv>
 80072ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072b0:	f004 040f 	and.w	r4, r4, #15
 80072b4:	2603      	movs	r6, #3
 80072b6:	4d91      	ldr	r5, [pc, #580]	@ (80074fc <_dtoa_r+0x584>)
 80072b8:	b954      	cbnz	r4, 80072d0 <_dtoa_r+0x358>
 80072ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072c2:	f7f9 fadb 	bl	800087c <__aeabi_ddiv>
 80072c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072ca:	e028      	b.n	800731e <_dtoa_r+0x3a6>
 80072cc:	2602      	movs	r6, #2
 80072ce:	e7f2      	b.n	80072b6 <_dtoa_r+0x33e>
 80072d0:	07e1      	lsls	r1, r4, #31
 80072d2:	d508      	bpl.n	80072e6 <_dtoa_r+0x36e>
 80072d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80072d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072dc:	f7f9 f9a4 	bl	8000628 <__aeabi_dmul>
 80072e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80072e4:	3601      	adds	r6, #1
 80072e6:	1064      	asrs	r4, r4, #1
 80072e8:	3508      	adds	r5, #8
 80072ea:	e7e5      	b.n	80072b8 <_dtoa_r+0x340>
 80072ec:	f000 80af 	beq.w	800744e <_dtoa_r+0x4d6>
 80072f0:	427c      	negs	r4, r7
 80072f2:	4b81      	ldr	r3, [pc, #516]	@ (80074f8 <_dtoa_r+0x580>)
 80072f4:	4d81      	ldr	r5, [pc, #516]	@ (80074fc <_dtoa_r+0x584>)
 80072f6:	f004 020f 	and.w	r2, r4, #15
 80072fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007306:	f7f9 f98f 	bl	8000628 <__aeabi_dmul>
 800730a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800730e:	1124      	asrs	r4, r4, #4
 8007310:	2300      	movs	r3, #0
 8007312:	2602      	movs	r6, #2
 8007314:	2c00      	cmp	r4, #0
 8007316:	f040 808f 	bne.w	8007438 <_dtoa_r+0x4c0>
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1d3      	bne.n	80072c6 <_dtoa_r+0x34e>
 800731e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007320:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 8094 	beq.w	8007452 <_dtoa_r+0x4da>
 800732a:	4b75      	ldr	r3, [pc, #468]	@ (8007500 <_dtoa_r+0x588>)
 800732c:	2200      	movs	r2, #0
 800732e:	4620      	mov	r0, r4
 8007330:	4629      	mov	r1, r5
 8007332:	f7f9 fbeb 	bl	8000b0c <__aeabi_dcmplt>
 8007336:	2800      	cmp	r0, #0
 8007338:	f000 808b 	beq.w	8007452 <_dtoa_r+0x4da>
 800733c:	9b03      	ldr	r3, [sp, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	f000 8087 	beq.w	8007452 <_dtoa_r+0x4da>
 8007344:	f1bb 0f00 	cmp.w	fp, #0
 8007348:	dd34      	ble.n	80073b4 <_dtoa_r+0x43c>
 800734a:	4620      	mov	r0, r4
 800734c:	4b6d      	ldr	r3, [pc, #436]	@ (8007504 <_dtoa_r+0x58c>)
 800734e:	2200      	movs	r2, #0
 8007350:	4629      	mov	r1, r5
 8007352:	f7f9 f969 	bl	8000628 <__aeabi_dmul>
 8007356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800735a:	f107 38ff 	add.w	r8, r7, #4294967295
 800735e:	3601      	adds	r6, #1
 8007360:	465c      	mov	r4, fp
 8007362:	4630      	mov	r0, r6
 8007364:	f7f9 f8f6 	bl	8000554 <__aeabi_i2d>
 8007368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800736c:	f7f9 f95c 	bl	8000628 <__aeabi_dmul>
 8007370:	4b65      	ldr	r3, [pc, #404]	@ (8007508 <_dtoa_r+0x590>)
 8007372:	2200      	movs	r2, #0
 8007374:	f7f8 ffa2 	bl	80002bc <__adddf3>
 8007378:	4605      	mov	r5, r0
 800737a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800737e:	2c00      	cmp	r4, #0
 8007380:	d16a      	bne.n	8007458 <_dtoa_r+0x4e0>
 8007382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007386:	4b61      	ldr	r3, [pc, #388]	@ (800750c <_dtoa_r+0x594>)
 8007388:	2200      	movs	r2, #0
 800738a:	f7f8 ff95 	bl	80002b8 <__aeabi_dsub>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007396:	462a      	mov	r2, r5
 8007398:	4633      	mov	r3, r6
 800739a:	f7f9 fbd5 	bl	8000b48 <__aeabi_dcmpgt>
 800739e:	2800      	cmp	r0, #0
 80073a0:	f040 8298 	bne.w	80078d4 <_dtoa_r+0x95c>
 80073a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a8:	462a      	mov	r2, r5
 80073aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073ae:	f7f9 fbad 	bl	8000b0c <__aeabi_dcmplt>
 80073b2:	bb38      	cbnz	r0, 8007404 <_dtoa_r+0x48c>
 80073b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80073b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80073bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f2c0 8157 	blt.w	8007672 <_dtoa_r+0x6fa>
 80073c4:	2f0e      	cmp	r7, #14
 80073c6:	f300 8154 	bgt.w	8007672 <_dtoa_r+0x6fa>
 80073ca:	4b4b      	ldr	r3, [pc, #300]	@ (80074f8 <_dtoa_r+0x580>)
 80073cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073d0:	ed93 7b00 	vldr	d7, [r3]
 80073d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	ed8d 7b00 	vstr	d7, [sp]
 80073dc:	f280 80e5 	bge.w	80075aa <_dtoa_r+0x632>
 80073e0:	9b03      	ldr	r3, [sp, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f300 80e1 	bgt.w	80075aa <_dtoa_r+0x632>
 80073e8:	d10c      	bne.n	8007404 <_dtoa_r+0x48c>
 80073ea:	4b48      	ldr	r3, [pc, #288]	@ (800750c <_dtoa_r+0x594>)
 80073ec:	2200      	movs	r2, #0
 80073ee:	ec51 0b17 	vmov	r0, r1, d7
 80073f2:	f7f9 f919 	bl	8000628 <__aeabi_dmul>
 80073f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073fa:	f7f9 fb9b 	bl	8000b34 <__aeabi_dcmpge>
 80073fe:	2800      	cmp	r0, #0
 8007400:	f000 8266 	beq.w	80078d0 <_dtoa_r+0x958>
 8007404:	2400      	movs	r4, #0
 8007406:	4625      	mov	r5, r4
 8007408:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800740a:	4656      	mov	r6, sl
 800740c:	ea6f 0803 	mvn.w	r8, r3
 8007410:	2700      	movs	r7, #0
 8007412:	4621      	mov	r1, r4
 8007414:	4648      	mov	r0, r9
 8007416:	f000 fcbf 	bl	8007d98 <_Bfree>
 800741a:	2d00      	cmp	r5, #0
 800741c:	f000 80bd 	beq.w	800759a <_dtoa_r+0x622>
 8007420:	b12f      	cbz	r7, 800742e <_dtoa_r+0x4b6>
 8007422:	42af      	cmp	r7, r5
 8007424:	d003      	beq.n	800742e <_dtoa_r+0x4b6>
 8007426:	4639      	mov	r1, r7
 8007428:	4648      	mov	r0, r9
 800742a:	f000 fcb5 	bl	8007d98 <_Bfree>
 800742e:	4629      	mov	r1, r5
 8007430:	4648      	mov	r0, r9
 8007432:	f000 fcb1 	bl	8007d98 <_Bfree>
 8007436:	e0b0      	b.n	800759a <_dtoa_r+0x622>
 8007438:	07e2      	lsls	r2, r4, #31
 800743a:	d505      	bpl.n	8007448 <_dtoa_r+0x4d0>
 800743c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007440:	f7f9 f8f2 	bl	8000628 <__aeabi_dmul>
 8007444:	3601      	adds	r6, #1
 8007446:	2301      	movs	r3, #1
 8007448:	1064      	asrs	r4, r4, #1
 800744a:	3508      	adds	r5, #8
 800744c:	e762      	b.n	8007314 <_dtoa_r+0x39c>
 800744e:	2602      	movs	r6, #2
 8007450:	e765      	b.n	800731e <_dtoa_r+0x3a6>
 8007452:	9c03      	ldr	r4, [sp, #12]
 8007454:	46b8      	mov	r8, r7
 8007456:	e784      	b.n	8007362 <_dtoa_r+0x3ea>
 8007458:	4b27      	ldr	r3, [pc, #156]	@ (80074f8 <_dtoa_r+0x580>)
 800745a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800745c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007460:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007464:	4454      	add	r4, sl
 8007466:	2900      	cmp	r1, #0
 8007468:	d054      	beq.n	8007514 <_dtoa_r+0x59c>
 800746a:	4929      	ldr	r1, [pc, #164]	@ (8007510 <_dtoa_r+0x598>)
 800746c:	2000      	movs	r0, #0
 800746e:	f7f9 fa05 	bl	800087c <__aeabi_ddiv>
 8007472:	4633      	mov	r3, r6
 8007474:	462a      	mov	r2, r5
 8007476:	f7f8 ff1f 	bl	80002b8 <__aeabi_dsub>
 800747a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800747e:	4656      	mov	r6, sl
 8007480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007484:	f7f9 fb80 	bl	8000b88 <__aeabi_d2iz>
 8007488:	4605      	mov	r5, r0
 800748a:	f7f9 f863 	bl	8000554 <__aeabi_i2d>
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007496:	f7f8 ff0f 	bl	80002b8 <__aeabi_dsub>
 800749a:	3530      	adds	r5, #48	@ 0x30
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074a4:	f806 5b01 	strb.w	r5, [r6], #1
 80074a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074ac:	f7f9 fb2e 	bl	8000b0c <__aeabi_dcmplt>
 80074b0:	2800      	cmp	r0, #0
 80074b2:	d172      	bne.n	800759a <_dtoa_r+0x622>
 80074b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074b8:	4911      	ldr	r1, [pc, #68]	@ (8007500 <_dtoa_r+0x588>)
 80074ba:	2000      	movs	r0, #0
 80074bc:	f7f8 fefc 	bl	80002b8 <__aeabi_dsub>
 80074c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074c4:	f7f9 fb22 	bl	8000b0c <__aeabi_dcmplt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f040 80b4 	bne.w	8007636 <_dtoa_r+0x6be>
 80074ce:	42a6      	cmp	r6, r4
 80074d0:	f43f af70 	beq.w	80073b4 <_dtoa_r+0x43c>
 80074d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007504 <_dtoa_r+0x58c>)
 80074da:	2200      	movs	r2, #0
 80074dc:	f7f9 f8a4 	bl	8000628 <__aeabi_dmul>
 80074e0:	4b08      	ldr	r3, [pc, #32]	@ (8007504 <_dtoa_r+0x58c>)
 80074e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074e6:	2200      	movs	r2, #0
 80074e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ec:	f7f9 f89c 	bl	8000628 <__aeabi_dmul>
 80074f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074f4:	e7c4      	b.n	8007480 <_dtoa_r+0x508>
 80074f6:	bf00      	nop
 80074f8:	08009c08 	.word	0x08009c08
 80074fc:	08009be0 	.word	0x08009be0
 8007500:	3ff00000 	.word	0x3ff00000
 8007504:	40240000 	.word	0x40240000
 8007508:	401c0000 	.word	0x401c0000
 800750c:	40140000 	.word	0x40140000
 8007510:	3fe00000 	.word	0x3fe00000
 8007514:	4631      	mov	r1, r6
 8007516:	4628      	mov	r0, r5
 8007518:	f7f9 f886 	bl	8000628 <__aeabi_dmul>
 800751c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007520:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007522:	4656      	mov	r6, sl
 8007524:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007528:	f7f9 fb2e 	bl	8000b88 <__aeabi_d2iz>
 800752c:	4605      	mov	r5, r0
 800752e:	f7f9 f811 	bl	8000554 <__aeabi_i2d>
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800753a:	f7f8 febd 	bl	80002b8 <__aeabi_dsub>
 800753e:	3530      	adds	r5, #48	@ 0x30
 8007540:	f806 5b01 	strb.w	r5, [r6], #1
 8007544:	4602      	mov	r2, r0
 8007546:	460b      	mov	r3, r1
 8007548:	42a6      	cmp	r6, r4
 800754a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800754e:	f04f 0200 	mov.w	r2, #0
 8007552:	d124      	bne.n	800759e <_dtoa_r+0x626>
 8007554:	4baf      	ldr	r3, [pc, #700]	@ (8007814 <_dtoa_r+0x89c>)
 8007556:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800755a:	f7f8 feaf 	bl	80002bc <__adddf3>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007566:	f7f9 faef 	bl	8000b48 <__aeabi_dcmpgt>
 800756a:	2800      	cmp	r0, #0
 800756c:	d163      	bne.n	8007636 <_dtoa_r+0x6be>
 800756e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007572:	49a8      	ldr	r1, [pc, #672]	@ (8007814 <_dtoa_r+0x89c>)
 8007574:	2000      	movs	r0, #0
 8007576:	f7f8 fe9f 	bl	80002b8 <__aeabi_dsub>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007582:	f7f9 fac3 	bl	8000b0c <__aeabi_dcmplt>
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f af14 	beq.w	80073b4 <_dtoa_r+0x43c>
 800758c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800758e:	1e73      	subs	r3, r6, #1
 8007590:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007592:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007596:	2b30      	cmp	r3, #48	@ 0x30
 8007598:	d0f8      	beq.n	800758c <_dtoa_r+0x614>
 800759a:	4647      	mov	r7, r8
 800759c:	e03b      	b.n	8007616 <_dtoa_r+0x69e>
 800759e:	4b9e      	ldr	r3, [pc, #632]	@ (8007818 <_dtoa_r+0x8a0>)
 80075a0:	f7f9 f842 	bl	8000628 <__aeabi_dmul>
 80075a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075a8:	e7bc      	b.n	8007524 <_dtoa_r+0x5ac>
 80075aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80075ae:	4656      	mov	r6, sl
 80075b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075b4:	4620      	mov	r0, r4
 80075b6:	4629      	mov	r1, r5
 80075b8:	f7f9 f960 	bl	800087c <__aeabi_ddiv>
 80075bc:	f7f9 fae4 	bl	8000b88 <__aeabi_d2iz>
 80075c0:	4680      	mov	r8, r0
 80075c2:	f7f8 ffc7 	bl	8000554 <__aeabi_i2d>
 80075c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075ca:	f7f9 f82d 	bl	8000628 <__aeabi_dmul>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	4620      	mov	r0, r4
 80075d4:	4629      	mov	r1, r5
 80075d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80075da:	f7f8 fe6d 	bl	80002b8 <__aeabi_dsub>
 80075de:	f806 4b01 	strb.w	r4, [r6], #1
 80075e2:	9d03      	ldr	r5, [sp, #12]
 80075e4:	eba6 040a 	sub.w	r4, r6, sl
 80075e8:	42a5      	cmp	r5, r4
 80075ea:	4602      	mov	r2, r0
 80075ec:	460b      	mov	r3, r1
 80075ee:	d133      	bne.n	8007658 <_dtoa_r+0x6e0>
 80075f0:	f7f8 fe64 	bl	80002bc <__adddf3>
 80075f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075f8:	4604      	mov	r4, r0
 80075fa:	460d      	mov	r5, r1
 80075fc:	f7f9 faa4 	bl	8000b48 <__aeabi_dcmpgt>
 8007600:	b9c0      	cbnz	r0, 8007634 <_dtoa_r+0x6bc>
 8007602:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007606:	4620      	mov	r0, r4
 8007608:	4629      	mov	r1, r5
 800760a:	f7f9 fa75 	bl	8000af8 <__aeabi_dcmpeq>
 800760e:	b110      	cbz	r0, 8007616 <_dtoa_r+0x69e>
 8007610:	f018 0f01 	tst.w	r8, #1
 8007614:	d10e      	bne.n	8007634 <_dtoa_r+0x6bc>
 8007616:	9902      	ldr	r1, [sp, #8]
 8007618:	4648      	mov	r0, r9
 800761a:	f000 fbbd 	bl	8007d98 <_Bfree>
 800761e:	2300      	movs	r3, #0
 8007620:	7033      	strb	r3, [r6, #0]
 8007622:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007624:	3701      	adds	r7, #1
 8007626:	601f      	str	r7, [r3, #0]
 8007628:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 824b 	beq.w	8007ac6 <_dtoa_r+0xb4e>
 8007630:	601e      	str	r6, [r3, #0]
 8007632:	e248      	b.n	8007ac6 <_dtoa_r+0xb4e>
 8007634:	46b8      	mov	r8, r7
 8007636:	4633      	mov	r3, r6
 8007638:	461e      	mov	r6, r3
 800763a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800763e:	2a39      	cmp	r2, #57	@ 0x39
 8007640:	d106      	bne.n	8007650 <_dtoa_r+0x6d8>
 8007642:	459a      	cmp	sl, r3
 8007644:	d1f8      	bne.n	8007638 <_dtoa_r+0x6c0>
 8007646:	2230      	movs	r2, #48	@ 0x30
 8007648:	f108 0801 	add.w	r8, r8, #1
 800764c:	f88a 2000 	strb.w	r2, [sl]
 8007650:	781a      	ldrb	r2, [r3, #0]
 8007652:	3201      	adds	r2, #1
 8007654:	701a      	strb	r2, [r3, #0]
 8007656:	e7a0      	b.n	800759a <_dtoa_r+0x622>
 8007658:	4b6f      	ldr	r3, [pc, #444]	@ (8007818 <_dtoa_r+0x8a0>)
 800765a:	2200      	movs	r2, #0
 800765c:	f7f8 ffe4 	bl	8000628 <__aeabi_dmul>
 8007660:	2200      	movs	r2, #0
 8007662:	2300      	movs	r3, #0
 8007664:	4604      	mov	r4, r0
 8007666:	460d      	mov	r5, r1
 8007668:	f7f9 fa46 	bl	8000af8 <__aeabi_dcmpeq>
 800766c:	2800      	cmp	r0, #0
 800766e:	d09f      	beq.n	80075b0 <_dtoa_r+0x638>
 8007670:	e7d1      	b.n	8007616 <_dtoa_r+0x69e>
 8007672:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007674:	2a00      	cmp	r2, #0
 8007676:	f000 80ea 	beq.w	800784e <_dtoa_r+0x8d6>
 800767a:	9a07      	ldr	r2, [sp, #28]
 800767c:	2a01      	cmp	r2, #1
 800767e:	f300 80cd 	bgt.w	800781c <_dtoa_r+0x8a4>
 8007682:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007684:	2a00      	cmp	r2, #0
 8007686:	f000 80c1 	beq.w	800780c <_dtoa_r+0x894>
 800768a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800768e:	9c08      	ldr	r4, [sp, #32]
 8007690:	9e00      	ldr	r6, [sp, #0]
 8007692:	9a00      	ldr	r2, [sp, #0]
 8007694:	441a      	add	r2, r3
 8007696:	9200      	str	r2, [sp, #0]
 8007698:	9a06      	ldr	r2, [sp, #24]
 800769a:	2101      	movs	r1, #1
 800769c:	441a      	add	r2, r3
 800769e:	4648      	mov	r0, r9
 80076a0:	9206      	str	r2, [sp, #24]
 80076a2:	f000 fc2d 	bl	8007f00 <__i2b>
 80076a6:	4605      	mov	r5, r0
 80076a8:	b166      	cbz	r6, 80076c4 <_dtoa_r+0x74c>
 80076aa:	9b06      	ldr	r3, [sp, #24]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	dd09      	ble.n	80076c4 <_dtoa_r+0x74c>
 80076b0:	42b3      	cmp	r3, r6
 80076b2:	9a00      	ldr	r2, [sp, #0]
 80076b4:	bfa8      	it	ge
 80076b6:	4633      	movge	r3, r6
 80076b8:	1ad2      	subs	r2, r2, r3
 80076ba:	9200      	str	r2, [sp, #0]
 80076bc:	9a06      	ldr	r2, [sp, #24]
 80076be:	1af6      	subs	r6, r6, r3
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	9306      	str	r3, [sp, #24]
 80076c4:	9b08      	ldr	r3, [sp, #32]
 80076c6:	b30b      	cbz	r3, 800770c <_dtoa_r+0x794>
 80076c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 80c6 	beq.w	800785c <_dtoa_r+0x8e4>
 80076d0:	2c00      	cmp	r4, #0
 80076d2:	f000 80c0 	beq.w	8007856 <_dtoa_r+0x8de>
 80076d6:	4629      	mov	r1, r5
 80076d8:	4622      	mov	r2, r4
 80076da:	4648      	mov	r0, r9
 80076dc:	f000 fcc8 	bl	8008070 <__pow5mult>
 80076e0:	9a02      	ldr	r2, [sp, #8]
 80076e2:	4601      	mov	r1, r0
 80076e4:	4605      	mov	r5, r0
 80076e6:	4648      	mov	r0, r9
 80076e8:	f000 fc20 	bl	8007f2c <__multiply>
 80076ec:	9902      	ldr	r1, [sp, #8]
 80076ee:	4680      	mov	r8, r0
 80076f0:	4648      	mov	r0, r9
 80076f2:	f000 fb51 	bl	8007d98 <_Bfree>
 80076f6:	9b08      	ldr	r3, [sp, #32]
 80076f8:	1b1b      	subs	r3, r3, r4
 80076fa:	9308      	str	r3, [sp, #32]
 80076fc:	f000 80b1 	beq.w	8007862 <_dtoa_r+0x8ea>
 8007700:	9a08      	ldr	r2, [sp, #32]
 8007702:	4641      	mov	r1, r8
 8007704:	4648      	mov	r0, r9
 8007706:	f000 fcb3 	bl	8008070 <__pow5mult>
 800770a:	9002      	str	r0, [sp, #8]
 800770c:	2101      	movs	r1, #1
 800770e:	4648      	mov	r0, r9
 8007710:	f000 fbf6 	bl	8007f00 <__i2b>
 8007714:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007716:	4604      	mov	r4, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 81d8 	beq.w	8007ace <_dtoa_r+0xb56>
 800771e:	461a      	mov	r2, r3
 8007720:	4601      	mov	r1, r0
 8007722:	4648      	mov	r0, r9
 8007724:	f000 fca4 	bl	8008070 <__pow5mult>
 8007728:	9b07      	ldr	r3, [sp, #28]
 800772a:	2b01      	cmp	r3, #1
 800772c:	4604      	mov	r4, r0
 800772e:	f300 809f 	bgt.w	8007870 <_dtoa_r+0x8f8>
 8007732:	9b04      	ldr	r3, [sp, #16]
 8007734:	2b00      	cmp	r3, #0
 8007736:	f040 8097 	bne.w	8007868 <_dtoa_r+0x8f0>
 800773a:	9b05      	ldr	r3, [sp, #20]
 800773c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007740:	2b00      	cmp	r3, #0
 8007742:	f040 8093 	bne.w	800786c <_dtoa_r+0x8f4>
 8007746:	9b05      	ldr	r3, [sp, #20]
 8007748:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800774c:	0d1b      	lsrs	r3, r3, #20
 800774e:	051b      	lsls	r3, r3, #20
 8007750:	b133      	cbz	r3, 8007760 <_dtoa_r+0x7e8>
 8007752:	9b00      	ldr	r3, [sp, #0]
 8007754:	3301      	adds	r3, #1
 8007756:	9300      	str	r3, [sp, #0]
 8007758:	9b06      	ldr	r3, [sp, #24]
 800775a:	3301      	adds	r3, #1
 800775c:	9306      	str	r3, [sp, #24]
 800775e:	2301      	movs	r3, #1
 8007760:	9308      	str	r3, [sp, #32]
 8007762:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 81b8 	beq.w	8007ada <_dtoa_r+0xb62>
 800776a:	6923      	ldr	r3, [r4, #16]
 800776c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007770:	6918      	ldr	r0, [r3, #16]
 8007772:	f000 fb79 	bl	8007e68 <__hi0bits>
 8007776:	f1c0 0020 	rsb	r0, r0, #32
 800777a:	9b06      	ldr	r3, [sp, #24]
 800777c:	4418      	add	r0, r3
 800777e:	f010 001f 	ands.w	r0, r0, #31
 8007782:	f000 8082 	beq.w	800788a <_dtoa_r+0x912>
 8007786:	f1c0 0320 	rsb	r3, r0, #32
 800778a:	2b04      	cmp	r3, #4
 800778c:	dd73      	ble.n	8007876 <_dtoa_r+0x8fe>
 800778e:	9b00      	ldr	r3, [sp, #0]
 8007790:	f1c0 001c 	rsb	r0, r0, #28
 8007794:	4403      	add	r3, r0
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	9b06      	ldr	r3, [sp, #24]
 800779a:	4403      	add	r3, r0
 800779c:	4406      	add	r6, r0
 800779e:	9306      	str	r3, [sp, #24]
 80077a0:	9b00      	ldr	r3, [sp, #0]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	dd05      	ble.n	80077b2 <_dtoa_r+0x83a>
 80077a6:	9902      	ldr	r1, [sp, #8]
 80077a8:	461a      	mov	r2, r3
 80077aa:	4648      	mov	r0, r9
 80077ac:	f000 fcba 	bl	8008124 <__lshift>
 80077b0:	9002      	str	r0, [sp, #8]
 80077b2:	9b06      	ldr	r3, [sp, #24]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	dd05      	ble.n	80077c4 <_dtoa_r+0x84c>
 80077b8:	4621      	mov	r1, r4
 80077ba:	461a      	mov	r2, r3
 80077bc:	4648      	mov	r0, r9
 80077be:	f000 fcb1 	bl	8008124 <__lshift>
 80077c2:	4604      	mov	r4, r0
 80077c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d061      	beq.n	800788e <_dtoa_r+0x916>
 80077ca:	9802      	ldr	r0, [sp, #8]
 80077cc:	4621      	mov	r1, r4
 80077ce:	f000 fd15 	bl	80081fc <__mcmp>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	da5b      	bge.n	800788e <_dtoa_r+0x916>
 80077d6:	2300      	movs	r3, #0
 80077d8:	9902      	ldr	r1, [sp, #8]
 80077da:	220a      	movs	r2, #10
 80077dc:	4648      	mov	r0, r9
 80077de:	f000 fafd 	bl	8007ddc <__multadd>
 80077e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e4:	9002      	str	r0, [sp, #8]
 80077e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 8177 	beq.w	8007ade <_dtoa_r+0xb66>
 80077f0:	4629      	mov	r1, r5
 80077f2:	2300      	movs	r3, #0
 80077f4:	220a      	movs	r2, #10
 80077f6:	4648      	mov	r0, r9
 80077f8:	f000 faf0 	bl	8007ddc <__multadd>
 80077fc:	f1bb 0f00 	cmp.w	fp, #0
 8007800:	4605      	mov	r5, r0
 8007802:	dc6f      	bgt.n	80078e4 <_dtoa_r+0x96c>
 8007804:	9b07      	ldr	r3, [sp, #28]
 8007806:	2b02      	cmp	r3, #2
 8007808:	dc49      	bgt.n	800789e <_dtoa_r+0x926>
 800780a:	e06b      	b.n	80078e4 <_dtoa_r+0x96c>
 800780c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800780e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007812:	e73c      	b.n	800768e <_dtoa_r+0x716>
 8007814:	3fe00000 	.word	0x3fe00000
 8007818:	40240000 	.word	0x40240000
 800781c:	9b03      	ldr	r3, [sp, #12]
 800781e:	1e5c      	subs	r4, r3, #1
 8007820:	9b08      	ldr	r3, [sp, #32]
 8007822:	42a3      	cmp	r3, r4
 8007824:	db09      	blt.n	800783a <_dtoa_r+0x8c2>
 8007826:	1b1c      	subs	r4, r3, r4
 8007828:	9b03      	ldr	r3, [sp, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	f6bf af30 	bge.w	8007690 <_dtoa_r+0x718>
 8007830:	9b00      	ldr	r3, [sp, #0]
 8007832:	9a03      	ldr	r2, [sp, #12]
 8007834:	1a9e      	subs	r6, r3, r2
 8007836:	2300      	movs	r3, #0
 8007838:	e72b      	b.n	8007692 <_dtoa_r+0x71a>
 800783a:	9b08      	ldr	r3, [sp, #32]
 800783c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800783e:	9408      	str	r4, [sp, #32]
 8007840:	1ae3      	subs	r3, r4, r3
 8007842:	441a      	add	r2, r3
 8007844:	9e00      	ldr	r6, [sp, #0]
 8007846:	9b03      	ldr	r3, [sp, #12]
 8007848:	920d      	str	r2, [sp, #52]	@ 0x34
 800784a:	2400      	movs	r4, #0
 800784c:	e721      	b.n	8007692 <_dtoa_r+0x71a>
 800784e:	9c08      	ldr	r4, [sp, #32]
 8007850:	9e00      	ldr	r6, [sp, #0]
 8007852:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007854:	e728      	b.n	80076a8 <_dtoa_r+0x730>
 8007856:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800785a:	e751      	b.n	8007700 <_dtoa_r+0x788>
 800785c:	9a08      	ldr	r2, [sp, #32]
 800785e:	9902      	ldr	r1, [sp, #8]
 8007860:	e750      	b.n	8007704 <_dtoa_r+0x78c>
 8007862:	f8cd 8008 	str.w	r8, [sp, #8]
 8007866:	e751      	b.n	800770c <_dtoa_r+0x794>
 8007868:	2300      	movs	r3, #0
 800786a:	e779      	b.n	8007760 <_dtoa_r+0x7e8>
 800786c:	9b04      	ldr	r3, [sp, #16]
 800786e:	e777      	b.n	8007760 <_dtoa_r+0x7e8>
 8007870:	2300      	movs	r3, #0
 8007872:	9308      	str	r3, [sp, #32]
 8007874:	e779      	b.n	800776a <_dtoa_r+0x7f2>
 8007876:	d093      	beq.n	80077a0 <_dtoa_r+0x828>
 8007878:	9a00      	ldr	r2, [sp, #0]
 800787a:	331c      	adds	r3, #28
 800787c:	441a      	add	r2, r3
 800787e:	9200      	str	r2, [sp, #0]
 8007880:	9a06      	ldr	r2, [sp, #24]
 8007882:	441a      	add	r2, r3
 8007884:	441e      	add	r6, r3
 8007886:	9206      	str	r2, [sp, #24]
 8007888:	e78a      	b.n	80077a0 <_dtoa_r+0x828>
 800788a:	4603      	mov	r3, r0
 800788c:	e7f4      	b.n	8007878 <_dtoa_r+0x900>
 800788e:	9b03      	ldr	r3, [sp, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	46b8      	mov	r8, r7
 8007894:	dc20      	bgt.n	80078d8 <_dtoa_r+0x960>
 8007896:	469b      	mov	fp, r3
 8007898:	9b07      	ldr	r3, [sp, #28]
 800789a:	2b02      	cmp	r3, #2
 800789c:	dd1e      	ble.n	80078dc <_dtoa_r+0x964>
 800789e:	f1bb 0f00 	cmp.w	fp, #0
 80078a2:	f47f adb1 	bne.w	8007408 <_dtoa_r+0x490>
 80078a6:	4621      	mov	r1, r4
 80078a8:	465b      	mov	r3, fp
 80078aa:	2205      	movs	r2, #5
 80078ac:	4648      	mov	r0, r9
 80078ae:	f000 fa95 	bl	8007ddc <__multadd>
 80078b2:	4601      	mov	r1, r0
 80078b4:	4604      	mov	r4, r0
 80078b6:	9802      	ldr	r0, [sp, #8]
 80078b8:	f000 fca0 	bl	80081fc <__mcmp>
 80078bc:	2800      	cmp	r0, #0
 80078be:	f77f ada3 	ble.w	8007408 <_dtoa_r+0x490>
 80078c2:	4656      	mov	r6, sl
 80078c4:	2331      	movs	r3, #49	@ 0x31
 80078c6:	f806 3b01 	strb.w	r3, [r6], #1
 80078ca:	f108 0801 	add.w	r8, r8, #1
 80078ce:	e59f      	b.n	8007410 <_dtoa_r+0x498>
 80078d0:	9c03      	ldr	r4, [sp, #12]
 80078d2:	46b8      	mov	r8, r7
 80078d4:	4625      	mov	r5, r4
 80078d6:	e7f4      	b.n	80078c2 <_dtoa_r+0x94a>
 80078d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80078dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 8101 	beq.w	8007ae6 <_dtoa_r+0xb6e>
 80078e4:	2e00      	cmp	r6, #0
 80078e6:	dd05      	ble.n	80078f4 <_dtoa_r+0x97c>
 80078e8:	4629      	mov	r1, r5
 80078ea:	4632      	mov	r2, r6
 80078ec:	4648      	mov	r0, r9
 80078ee:	f000 fc19 	bl	8008124 <__lshift>
 80078f2:	4605      	mov	r5, r0
 80078f4:	9b08      	ldr	r3, [sp, #32]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d05c      	beq.n	80079b4 <_dtoa_r+0xa3c>
 80078fa:	6869      	ldr	r1, [r5, #4]
 80078fc:	4648      	mov	r0, r9
 80078fe:	f000 fa0b 	bl	8007d18 <_Balloc>
 8007902:	4606      	mov	r6, r0
 8007904:	b928      	cbnz	r0, 8007912 <_dtoa_r+0x99a>
 8007906:	4b82      	ldr	r3, [pc, #520]	@ (8007b10 <_dtoa_r+0xb98>)
 8007908:	4602      	mov	r2, r0
 800790a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800790e:	f7ff bb4a 	b.w	8006fa6 <_dtoa_r+0x2e>
 8007912:	692a      	ldr	r2, [r5, #16]
 8007914:	3202      	adds	r2, #2
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	f105 010c 	add.w	r1, r5, #12
 800791c:	300c      	adds	r0, #12
 800791e:	f001 fb35 	bl	8008f8c <memcpy>
 8007922:	2201      	movs	r2, #1
 8007924:	4631      	mov	r1, r6
 8007926:	4648      	mov	r0, r9
 8007928:	f000 fbfc 	bl	8008124 <__lshift>
 800792c:	f10a 0301 	add.w	r3, sl, #1
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	eb0a 030b 	add.w	r3, sl, fp
 8007936:	9308      	str	r3, [sp, #32]
 8007938:	9b04      	ldr	r3, [sp, #16]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	462f      	mov	r7, r5
 8007940:	9306      	str	r3, [sp, #24]
 8007942:	4605      	mov	r5, r0
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	9802      	ldr	r0, [sp, #8]
 8007948:	4621      	mov	r1, r4
 800794a:	f103 3bff 	add.w	fp, r3, #4294967295
 800794e:	f7ff fa8a 	bl	8006e66 <quorem>
 8007952:	4603      	mov	r3, r0
 8007954:	3330      	adds	r3, #48	@ 0x30
 8007956:	9003      	str	r0, [sp, #12]
 8007958:	4639      	mov	r1, r7
 800795a:	9802      	ldr	r0, [sp, #8]
 800795c:	9309      	str	r3, [sp, #36]	@ 0x24
 800795e:	f000 fc4d 	bl	80081fc <__mcmp>
 8007962:	462a      	mov	r2, r5
 8007964:	9004      	str	r0, [sp, #16]
 8007966:	4621      	mov	r1, r4
 8007968:	4648      	mov	r0, r9
 800796a:	f000 fc63 	bl	8008234 <__mdiff>
 800796e:	68c2      	ldr	r2, [r0, #12]
 8007970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007972:	4606      	mov	r6, r0
 8007974:	bb02      	cbnz	r2, 80079b8 <_dtoa_r+0xa40>
 8007976:	4601      	mov	r1, r0
 8007978:	9802      	ldr	r0, [sp, #8]
 800797a:	f000 fc3f 	bl	80081fc <__mcmp>
 800797e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007980:	4602      	mov	r2, r0
 8007982:	4631      	mov	r1, r6
 8007984:	4648      	mov	r0, r9
 8007986:	920c      	str	r2, [sp, #48]	@ 0x30
 8007988:	9309      	str	r3, [sp, #36]	@ 0x24
 800798a:	f000 fa05 	bl	8007d98 <_Bfree>
 800798e:	9b07      	ldr	r3, [sp, #28]
 8007990:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007992:	9e00      	ldr	r6, [sp, #0]
 8007994:	ea42 0103 	orr.w	r1, r2, r3
 8007998:	9b06      	ldr	r3, [sp, #24]
 800799a:	4319      	orrs	r1, r3
 800799c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799e:	d10d      	bne.n	80079bc <_dtoa_r+0xa44>
 80079a0:	2b39      	cmp	r3, #57	@ 0x39
 80079a2:	d027      	beq.n	80079f4 <_dtoa_r+0xa7c>
 80079a4:	9a04      	ldr	r2, [sp, #16]
 80079a6:	2a00      	cmp	r2, #0
 80079a8:	dd01      	ble.n	80079ae <_dtoa_r+0xa36>
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	3331      	adds	r3, #49	@ 0x31
 80079ae:	f88b 3000 	strb.w	r3, [fp]
 80079b2:	e52e      	b.n	8007412 <_dtoa_r+0x49a>
 80079b4:	4628      	mov	r0, r5
 80079b6:	e7b9      	b.n	800792c <_dtoa_r+0x9b4>
 80079b8:	2201      	movs	r2, #1
 80079ba:	e7e2      	b.n	8007982 <_dtoa_r+0xa0a>
 80079bc:	9904      	ldr	r1, [sp, #16]
 80079be:	2900      	cmp	r1, #0
 80079c0:	db04      	blt.n	80079cc <_dtoa_r+0xa54>
 80079c2:	9807      	ldr	r0, [sp, #28]
 80079c4:	4301      	orrs	r1, r0
 80079c6:	9806      	ldr	r0, [sp, #24]
 80079c8:	4301      	orrs	r1, r0
 80079ca:	d120      	bne.n	8007a0e <_dtoa_r+0xa96>
 80079cc:	2a00      	cmp	r2, #0
 80079ce:	ddee      	ble.n	80079ae <_dtoa_r+0xa36>
 80079d0:	9902      	ldr	r1, [sp, #8]
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	2201      	movs	r2, #1
 80079d6:	4648      	mov	r0, r9
 80079d8:	f000 fba4 	bl	8008124 <__lshift>
 80079dc:	4621      	mov	r1, r4
 80079de:	9002      	str	r0, [sp, #8]
 80079e0:	f000 fc0c 	bl	80081fc <__mcmp>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	9b00      	ldr	r3, [sp, #0]
 80079e8:	dc02      	bgt.n	80079f0 <_dtoa_r+0xa78>
 80079ea:	d1e0      	bne.n	80079ae <_dtoa_r+0xa36>
 80079ec:	07da      	lsls	r2, r3, #31
 80079ee:	d5de      	bpl.n	80079ae <_dtoa_r+0xa36>
 80079f0:	2b39      	cmp	r3, #57	@ 0x39
 80079f2:	d1da      	bne.n	80079aa <_dtoa_r+0xa32>
 80079f4:	2339      	movs	r3, #57	@ 0x39
 80079f6:	f88b 3000 	strb.w	r3, [fp]
 80079fa:	4633      	mov	r3, r6
 80079fc:	461e      	mov	r6, r3
 80079fe:	3b01      	subs	r3, #1
 8007a00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a04:	2a39      	cmp	r2, #57	@ 0x39
 8007a06:	d04e      	beq.n	8007aa6 <_dtoa_r+0xb2e>
 8007a08:	3201      	adds	r2, #1
 8007a0a:	701a      	strb	r2, [r3, #0]
 8007a0c:	e501      	b.n	8007412 <_dtoa_r+0x49a>
 8007a0e:	2a00      	cmp	r2, #0
 8007a10:	dd03      	ble.n	8007a1a <_dtoa_r+0xaa2>
 8007a12:	2b39      	cmp	r3, #57	@ 0x39
 8007a14:	d0ee      	beq.n	80079f4 <_dtoa_r+0xa7c>
 8007a16:	3301      	adds	r3, #1
 8007a18:	e7c9      	b.n	80079ae <_dtoa_r+0xa36>
 8007a1a:	9a00      	ldr	r2, [sp, #0]
 8007a1c:	9908      	ldr	r1, [sp, #32]
 8007a1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a22:	428a      	cmp	r2, r1
 8007a24:	d028      	beq.n	8007a78 <_dtoa_r+0xb00>
 8007a26:	9902      	ldr	r1, [sp, #8]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	220a      	movs	r2, #10
 8007a2c:	4648      	mov	r0, r9
 8007a2e:	f000 f9d5 	bl	8007ddc <__multadd>
 8007a32:	42af      	cmp	r7, r5
 8007a34:	9002      	str	r0, [sp, #8]
 8007a36:	f04f 0300 	mov.w	r3, #0
 8007a3a:	f04f 020a 	mov.w	r2, #10
 8007a3e:	4639      	mov	r1, r7
 8007a40:	4648      	mov	r0, r9
 8007a42:	d107      	bne.n	8007a54 <_dtoa_r+0xadc>
 8007a44:	f000 f9ca 	bl	8007ddc <__multadd>
 8007a48:	4607      	mov	r7, r0
 8007a4a:	4605      	mov	r5, r0
 8007a4c:	9b00      	ldr	r3, [sp, #0]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	9300      	str	r3, [sp, #0]
 8007a52:	e777      	b.n	8007944 <_dtoa_r+0x9cc>
 8007a54:	f000 f9c2 	bl	8007ddc <__multadd>
 8007a58:	4629      	mov	r1, r5
 8007a5a:	4607      	mov	r7, r0
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	220a      	movs	r2, #10
 8007a60:	4648      	mov	r0, r9
 8007a62:	f000 f9bb 	bl	8007ddc <__multadd>
 8007a66:	4605      	mov	r5, r0
 8007a68:	e7f0      	b.n	8007a4c <_dtoa_r+0xad4>
 8007a6a:	f1bb 0f00 	cmp.w	fp, #0
 8007a6e:	bfcc      	ite	gt
 8007a70:	465e      	movgt	r6, fp
 8007a72:	2601      	movle	r6, #1
 8007a74:	4456      	add	r6, sl
 8007a76:	2700      	movs	r7, #0
 8007a78:	9902      	ldr	r1, [sp, #8]
 8007a7a:	9300      	str	r3, [sp, #0]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	4648      	mov	r0, r9
 8007a80:	f000 fb50 	bl	8008124 <__lshift>
 8007a84:	4621      	mov	r1, r4
 8007a86:	9002      	str	r0, [sp, #8]
 8007a88:	f000 fbb8 	bl	80081fc <__mcmp>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	dcb4      	bgt.n	80079fa <_dtoa_r+0xa82>
 8007a90:	d102      	bne.n	8007a98 <_dtoa_r+0xb20>
 8007a92:	9b00      	ldr	r3, [sp, #0]
 8007a94:	07db      	lsls	r3, r3, #31
 8007a96:	d4b0      	bmi.n	80079fa <_dtoa_r+0xa82>
 8007a98:	4633      	mov	r3, r6
 8007a9a:	461e      	mov	r6, r3
 8007a9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007aa0:	2a30      	cmp	r2, #48	@ 0x30
 8007aa2:	d0fa      	beq.n	8007a9a <_dtoa_r+0xb22>
 8007aa4:	e4b5      	b.n	8007412 <_dtoa_r+0x49a>
 8007aa6:	459a      	cmp	sl, r3
 8007aa8:	d1a8      	bne.n	80079fc <_dtoa_r+0xa84>
 8007aaa:	2331      	movs	r3, #49	@ 0x31
 8007aac:	f108 0801 	add.w	r8, r8, #1
 8007ab0:	f88a 3000 	strb.w	r3, [sl]
 8007ab4:	e4ad      	b.n	8007412 <_dtoa_r+0x49a>
 8007ab6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ab8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007b14 <_dtoa_r+0xb9c>
 8007abc:	b11b      	cbz	r3, 8007ac6 <_dtoa_r+0xb4e>
 8007abe:	f10a 0308 	add.w	r3, sl, #8
 8007ac2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ac4:	6013      	str	r3, [r2, #0]
 8007ac6:	4650      	mov	r0, sl
 8007ac8:	b017      	add	sp, #92	@ 0x5c
 8007aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ace:	9b07      	ldr	r3, [sp, #28]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	f77f ae2e 	ble.w	8007732 <_dtoa_r+0x7ba>
 8007ad6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ad8:	9308      	str	r3, [sp, #32]
 8007ada:	2001      	movs	r0, #1
 8007adc:	e64d      	b.n	800777a <_dtoa_r+0x802>
 8007ade:	f1bb 0f00 	cmp.w	fp, #0
 8007ae2:	f77f aed9 	ble.w	8007898 <_dtoa_r+0x920>
 8007ae6:	4656      	mov	r6, sl
 8007ae8:	9802      	ldr	r0, [sp, #8]
 8007aea:	4621      	mov	r1, r4
 8007aec:	f7ff f9bb 	bl	8006e66 <quorem>
 8007af0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007af4:	f806 3b01 	strb.w	r3, [r6], #1
 8007af8:	eba6 020a 	sub.w	r2, r6, sl
 8007afc:	4593      	cmp	fp, r2
 8007afe:	ddb4      	ble.n	8007a6a <_dtoa_r+0xaf2>
 8007b00:	9902      	ldr	r1, [sp, #8]
 8007b02:	2300      	movs	r3, #0
 8007b04:	220a      	movs	r2, #10
 8007b06:	4648      	mov	r0, r9
 8007b08:	f000 f968 	bl	8007ddc <__multadd>
 8007b0c:	9002      	str	r0, [sp, #8]
 8007b0e:	e7eb      	b.n	8007ae8 <_dtoa_r+0xb70>
 8007b10:	08009af2 	.word	0x08009af2
 8007b14:	08009a76 	.word	0x08009a76

08007b18 <_free_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4605      	mov	r5, r0
 8007b1c:	2900      	cmp	r1, #0
 8007b1e:	d041      	beq.n	8007ba4 <_free_r+0x8c>
 8007b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b24:	1f0c      	subs	r4, r1, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bfb8      	it	lt
 8007b2a:	18e4      	addlt	r4, r4, r3
 8007b2c:	f000 f8e8 	bl	8007d00 <__malloc_lock>
 8007b30:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba8 <_free_r+0x90>)
 8007b32:	6813      	ldr	r3, [r2, #0]
 8007b34:	b933      	cbnz	r3, 8007b44 <_free_r+0x2c>
 8007b36:	6063      	str	r3, [r4, #4]
 8007b38:	6014      	str	r4, [r2, #0]
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b40:	f000 b8e4 	b.w	8007d0c <__malloc_unlock>
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	d908      	bls.n	8007b5a <_free_r+0x42>
 8007b48:	6820      	ldr	r0, [r4, #0]
 8007b4a:	1821      	adds	r1, r4, r0
 8007b4c:	428b      	cmp	r3, r1
 8007b4e:	bf01      	itttt	eq
 8007b50:	6819      	ldreq	r1, [r3, #0]
 8007b52:	685b      	ldreq	r3, [r3, #4]
 8007b54:	1809      	addeq	r1, r1, r0
 8007b56:	6021      	streq	r1, [r4, #0]
 8007b58:	e7ed      	b.n	8007b36 <_free_r+0x1e>
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	b10b      	cbz	r3, 8007b64 <_free_r+0x4c>
 8007b60:	42a3      	cmp	r3, r4
 8007b62:	d9fa      	bls.n	8007b5a <_free_r+0x42>
 8007b64:	6811      	ldr	r1, [r2, #0]
 8007b66:	1850      	adds	r0, r2, r1
 8007b68:	42a0      	cmp	r0, r4
 8007b6a:	d10b      	bne.n	8007b84 <_free_r+0x6c>
 8007b6c:	6820      	ldr	r0, [r4, #0]
 8007b6e:	4401      	add	r1, r0
 8007b70:	1850      	adds	r0, r2, r1
 8007b72:	4283      	cmp	r3, r0
 8007b74:	6011      	str	r1, [r2, #0]
 8007b76:	d1e0      	bne.n	8007b3a <_free_r+0x22>
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	6053      	str	r3, [r2, #4]
 8007b7e:	4408      	add	r0, r1
 8007b80:	6010      	str	r0, [r2, #0]
 8007b82:	e7da      	b.n	8007b3a <_free_r+0x22>
 8007b84:	d902      	bls.n	8007b8c <_free_r+0x74>
 8007b86:	230c      	movs	r3, #12
 8007b88:	602b      	str	r3, [r5, #0]
 8007b8a:	e7d6      	b.n	8007b3a <_free_r+0x22>
 8007b8c:	6820      	ldr	r0, [r4, #0]
 8007b8e:	1821      	adds	r1, r4, r0
 8007b90:	428b      	cmp	r3, r1
 8007b92:	bf04      	itt	eq
 8007b94:	6819      	ldreq	r1, [r3, #0]
 8007b96:	685b      	ldreq	r3, [r3, #4]
 8007b98:	6063      	str	r3, [r4, #4]
 8007b9a:	bf04      	itt	eq
 8007b9c:	1809      	addeq	r1, r1, r0
 8007b9e:	6021      	streq	r1, [r4, #0]
 8007ba0:	6054      	str	r4, [r2, #4]
 8007ba2:	e7ca      	b.n	8007b3a <_free_r+0x22>
 8007ba4:	bd38      	pop	{r3, r4, r5, pc}
 8007ba6:	bf00      	nop
 8007ba8:	20000928 	.word	0x20000928

08007bac <malloc>:
 8007bac:	4b02      	ldr	r3, [pc, #8]	@ (8007bb8 <malloc+0xc>)
 8007bae:	4601      	mov	r1, r0
 8007bb0:	6818      	ldr	r0, [r3, #0]
 8007bb2:	f000 b825 	b.w	8007c00 <_malloc_r>
 8007bb6:	bf00      	nop
 8007bb8:	20000018 	.word	0x20000018

08007bbc <sbrk_aligned>:
 8007bbc:	b570      	push	{r4, r5, r6, lr}
 8007bbe:	4e0f      	ldr	r6, [pc, #60]	@ (8007bfc <sbrk_aligned+0x40>)
 8007bc0:	460c      	mov	r4, r1
 8007bc2:	6831      	ldr	r1, [r6, #0]
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	b911      	cbnz	r1, 8007bce <sbrk_aligned+0x12>
 8007bc8:	f001 f9d0 	bl	8008f6c <_sbrk_r>
 8007bcc:	6030      	str	r0, [r6, #0]
 8007bce:	4621      	mov	r1, r4
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f001 f9cb 	bl	8008f6c <_sbrk_r>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	d103      	bne.n	8007be2 <sbrk_aligned+0x26>
 8007bda:	f04f 34ff 	mov.w	r4, #4294967295
 8007bde:	4620      	mov	r0, r4
 8007be0:	bd70      	pop	{r4, r5, r6, pc}
 8007be2:	1cc4      	adds	r4, r0, #3
 8007be4:	f024 0403 	bic.w	r4, r4, #3
 8007be8:	42a0      	cmp	r0, r4
 8007bea:	d0f8      	beq.n	8007bde <sbrk_aligned+0x22>
 8007bec:	1a21      	subs	r1, r4, r0
 8007bee:	4628      	mov	r0, r5
 8007bf0:	f001 f9bc 	bl	8008f6c <_sbrk_r>
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	d1f2      	bne.n	8007bde <sbrk_aligned+0x22>
 8007bf8:	e7ef      	b.n	8007bda <sbrk_aligned+0x1e>
 8007bfa:	bf00      	nop
 8007bfc:	20000924 	.word	0x20000924

08007c00 <_malloc_r>:
 8007c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	1ccd      	adds	r5, r1, #3
 8007c06:	f025 0503 	bic.w	r5, r5, #3
 8007c0a:	3508      	adds	r5, #8
 8007c0c:	2d0c      	cmp	r5, #12
 8007c0e:	bf38      	it	cc
 8007c10:	250c      	movcc	r5, #12
 8007c12:	2d00      	cmp	r5, #0
 8007c14:	4606      	mov	r6, r0
 8007c16:	db01      	blt.n	8007c1c <_malloc_r+0x1c>
 8007c18:	42a9      	cmp	r1, r5
 8007c1a:	d904      	bls.n	8007c26 <_malloc_r+0x26>
 8007c1c:	230c      	movs	r3, #12
 8007c1e:	6033      	str	r3, [r6, #0]
 8007c20:	2000      	movs	r0, #0
 8007c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cfc <_malloc_r+0xfc>
 8007c2a:	f000 f869 	bl	8007d00 <__malloc_lock>
 8007c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c32:	461c      	mov	r4, r3
 8007c34:	bb44      	cbnz	r4, 8007c88 <_malloc_r+0x88>
 8007c36:	4629      	mov	r1, r5
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7ff ffbf 	bl	8007bbc <sbrk_aligned>
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	4604      	mov	r4, r0
 8007c42:	d158      	bne.n	8007cf6 <_malloc_r+0xf6>
 8007c44:	f8d8 4000 	ldr.w	r4, [r8]
 8007c48:	4627      	mov	r7, r4
 8007c4a:	2f00      	cmp	r7, #0
 8007c4c:	d143      	bne.n	8007cd6 <_malloc_r+0xd6>
 8007c4e:	2c00      	cmp	r4, #0
 8007c50:	d04b      	beq.n	8007cea <_malloc_r+0xea>
 8007c52:	6823      	ldr	r3, [r4, #0]
 8007c54:	4639      	mov	r1, r7
 8007c56:	4630      	mov	r0, r6
 8007c58:	eb04 0903 	add.w	r9, r4, r3
 8007c5c:	f001 f986 	bl	8008f6c <_sbrk_r>
 8007c60:	4581      	cmp	r9, r0
 8007c62:	d142      	bne.n	8007cea <_malloc_r+0xea>
 8007c64:	6821      	ldr	r1, [r4, #0]
 8007c66:	1a6d      	subs	r5, r5, r1
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4630      	mov	r0, r6
 8007c6c:	f7ff ffa6 	bl	8007bbc <sbrk_aligned>
 8007c70:	3001      	adds	r0, #1
 8007c72:	d03a      	beq.n	8007cea <_malloc_r+0xea>
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	442b      	add	r3, r5
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	bb62      	cbnz	r2, 8007cdc <_malloc_r+0xdc>
 8007c82:	f8c8 7000 	str.w	r7, [r8]
 8007c86:	e00f      	b.n	8007ca8 <_malloc_r+0xa8>
 8007c88:	6822      	ldr	r2, [r4, #0]
 8007c8a:	1b52      	subs	r2, r2, r5
 8007c8c:	d420      	bmi.n	8007cd0 <_malloc_r+0xd0>
 8007c8e:	2a0b      	cmp	r2, #11
 8007c90:	d917      	bls.n	8007cc2 <_malloc_r+0xc2>
 8007c92:	1961      	adds	r1, r4, r5
 8007c94:	42a3      	cmp	r3, r4
 8007c96:	6025      	str	r5, [r4, #0]
 8007c98:	bf18      	it	ne
 8007c9a:	6059      	strne	r1, [r3, #4]
 8007c9c:	6863      	ldr	r3, [r4, #4]
 8007c9e:	bf08      	it	eq
 8007ca0:	f8c8 1000 	streq.w	r1, [r8]
 8007ca4:	5162      	str	r2, [r4, r5]
 8007ca6:	604b      	str	r3, [r1, #4]
 8007ca8:	4630      	mov	r0, r6
 8007caa:	f000 f82f 	bl	8007d0c <__malloc_unlock>
 8007cae:	f104 000b 	add.w	r0, r4, #11
 8007cb2:	1d23      	adds	r3, r4, #4
 8007cb4:	f020 0007 	bic.w	r0, r0, #7
 8007cb8:	1ac2      	subs	r2, r0, r3
 8007cba:	bf1c      	itt	ne
 8007cbc:	1a1b      	subne	r3, r3, r0
 8007cbe:	50a3      	strne	r3, [r4, r2]
 8007cc0:	e7af      	b.n	8007c22 <_malloc_r+0x22>
 8007cc2:	6862      	ldr	r2, [r4, #4]
 8007cc4:	42a3      	cmp	r3, r4
 8007cc6:	bf0c      	ite	eq
 8007cc8:	f8c8 2000 	streq.w	r2, [r8]
 8007ccc:	605a      	strne	r2, [r3, #4]
 8007cce:	e7eb      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cd0:	4623      	mov	r3, r4
 8007cd2:	6864      	ldr	r4, [r4, #4]
 8007cd4:	e7ae      	b.n	8007c34 <_malloc_r+0x34>
 8007cd6:	463c      	mov	r4, r7
 8007cd8:	687f      	ldr	r7, [r7, #4]
 8007cda:	e7b6      	b.n	8007c4a <_malloc_r+0x4a>
 8007cdc:	461a      	mov	r2, r3
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	42a3      	cmp	r3, r4
 8007ce2:	d1fb      	bne.n	8007cdc <_malloc_r+0xdc>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	6053      	str	r3, [r2, #4]
 8007ce8:	e7de      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cea:	230c      	movs	r3, #12
 8007cec:	6033      	str	r3, [r6, #0]
 8007cee:	4630      	mov	r0, r6
 8007cf0:	f000 f80c 	bl	8007d0c <__malloc_unlock>
 8007cf4:	e794      	b.n	8007c20 <_malloc_r+0x20>
 8007cf6:	6005      	str	r5, [r0, #0]
 8007cf8:	e7d6      	b.n	8007ca8 <_malloc_r+0xa8>
 8007cfa:	bf00      	nop
 8007cfc:	20000928 	.word	0x20000928

08007d00 <__malloc_lock>:
 8007d00:	4801      	ldr	r0, [pc, #4]	@ (8007d08 <__malloc_lock+0x8>)
 8007d02:	f7ff b8ae 	b.w	8006e62 <__retarget_lock_acquire_recursive>
 8007d06:	bf00      	nop
 8007d08:	20000920 	.word	0x20000920

08007d0c <__malloc_unlock>:
 8007d0c:	4801      	ldr	r0, [pc, #4]	@ (8007d14 <__malloc_unlock+0x8>)
 8007d0e:	f7ff b8a9 	b.w	8006e64 <__retarget_lock_release_recursive>
 8007d12:	bf00      	nop
 8007d14:	20000920 	.word	0x20000920

08007d18 <_Balloc>:
 8007d18:	b570      	push	{r4, r5, r6, lr}
 8007d1a:	69c6      	ldr	r6, [r0, #28]
 8007d1c:	4604      	mov	r4, r0
 8007d1e:	460d      	mov	r5, r1
 8007d20:	b976      	cbnz	r6, 8007d40 <_Balloc+0x28>
 8007d22:	2010      	movs	r0, #16
 8007d24:	f7ff ff42 	bl	8007bac <malloc>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	61e0      	str	r0, [r4, #28]
 8007d2c:	b920      	cbnz	r0, 8007d38 <_Balloc+0x20>
 8007d2e:	4b18      	ldr	r3, [pc, #96]	@ (8007d90 <_Balloc+0x78>)
 8007d30:	4818      	ldr	r0, [pc, #96]	@ (8007d94 <_Balloc+0x7c>)
 8007d32:	216b      	movs	r1, #107	@ 0x6b
 8007d34:	f001 f938 	bl	8008fa8 <__assert_func>
 8007d38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d3c:	6006      	str	r6, [r0, #0]
 8007d3e:	60c6      	str	r6, [r0, #12]
 8007d40:	69e6      	ldr	r6, [r4, #28]
 8007d42:	68f3      	ldr	r3, [r6, #12]
 8007d44:	b183      	cbz	r3, 8007d68 <_Balloc+0x50>
 8007d46:	69e3      	ldr	r3, [r4, #28]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d4e:	b9b8      	cbnz	r0, 8007d80 <_Balloc+0x68>
 8007d50:	2101      	movs	r1, #1
 8007d52:	fa01 f605 	lsl.w	r6, r1, r5
 8007d56:	1d72      	adds	r2, r6, #5
 8007d58:	0092      	lsls	r2, r2, #2
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f001 f942 	bl	8008fe4 <_calloc_r>
 8007d60:	b160      	cbz	r0, 8007d7c <_Balloc+0x64>
 8007d62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d66:	e00e      	b.n	8007d86 <_Balloc+0x6e>
 8007d68:	2221      	movs	r2, #33	@ 0x21
 8007d6a:	2104      	movs	r1, #4
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f001 f939 	bl	8008fe4 <_calloc_r>
 8007d72:	69e3      	ldr	r3, [r4, #28]
 8007d74:	60f0      	str	r0, [r6, #12]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1e4      	bne.n	8007d46 <_Balloc+0x2e>
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	bd70      	pop	{r4, r5, r6, pc}
 8007d80:	6802      	ldr	r2, [r0, #0]
 8007d82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d86:	2300      	movs	r3, #0
 8007d88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d8c:	e7f7      	b.n	8007d7e <_Balloc+0x66>
 8007d8e:	bf00      	nop
 8007d90:	08009a83 	.word	0x08009a83
 8007d94:	08009b03 	.word	0x08009b03

08007d98 <_Bfree>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	69c6      	ldr	r6, [r0, #28]
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	460c      	mov	r4, r1
 8007da0:	b976      	cbnz	r6, 8007dc0 <_Bfree+0x28>
 8007da2:	2010      	movs	r0, #16
 8007da4:	f7ff ff02 	bl	8007bac <malloc>
 8007da8:	4602      	mov	r2, r0
 8007daa:	61e8      	str	r0, [r5, #28]
 8007dac:	b920      	cbnz	r0, 8007db8 <_Bfree+0x20>
 8007dae:	4b09      	ldr	r3, [pc, #36]	@ (8007dd4 <_Bfree+0x3c>)
 8007db0:	4809      	ldr	r0, [pc, #36]	@ (8007dd8 <_Bfree+0x40>)
 8007db2:	218f      	movs	r1, #143	@ 0x8f
 8007db4:	f001 f8f8 	bl	8008fa8 <__assert_func>
 8007db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dbc:	6006      	str	r6, [r0, #0]
 8007dbe:	60c6      	str	r6, [r0, #12]
 8007dc0:	b13c      	cbz	r4, 8007dd2 <_Bfree+0x3a>
 8007dc2:	69eb      	ldr	r3, [r5, #28]
 8007dc4:	6862      	ldr	r2, [r4, #4]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007dcc:	6021      	str	r1, [r4, #0]
 8007dce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	08009a83 	.word	0x08009a83
 8007dd8:	08009b03 	.word	0x08009b03

08007ddc <__multadd>:
 8007ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de0:	690d      	ldr	r5, [r1, #16]
 8007de2:	4607      	mov	r7, r0
 8007de4:	460c      	mov	r4, r1
 8007de6:	461e      	mov	r6, r3
 8007de8:	f101 0c14 	add.w	ip, r1, #20
 8007dec:	2000      	movs	r0, #0
 8007dee:	f8dc 3000 	ldr.w	r3, [ip]
 8007df2:	b299      	uxth	r1, r3
 8007df4:	fb02 6101 	mla	r1, r2, r1, r6
 8007df8:	0c1e      	lsrs	r6, r3, #16
 8007dfa:	0c0b      	lsrs	r3, r1, #16
 8007dfc:	fb02 3306 	mla	r3, r2, r6, r3
 8007e00:	b289      	uxth	r1, r1
 8007e02:	3001      	adds	r0, #1
 8007e04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e08:	4285      	cmp	r5, r0
 8007e0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e12:	dcec      	bgt.n	8007dee <__multadd+0x12>
 8007e14:	b30e      	cbz	r6, 8007e5a <__multadd+0x7e>
 8007e16:	68a3      	ldr	r3, [r4, #8]
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	dc19      	bgt.n	8007e50 <__multadd+0x74>
 8007e1c:	6861      	ldr	r1, [r4, #4]
 8007e1e:	4638      	mov	r0, r7
 8007e20:	3101      	adds	r1, #1
 8007e22:	f7ff ff79 	bl	8007d18 <_Balloc>
 8007e26:	4680      	mov	r8, r0
 8007e28:	b928      	cbnz	r0, 8007e36 <__multadd+0x5a>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007e60 <__multadd+0x84>)
 8007e2e:	480d      	ldr	r0, [pc, #52]	@ (8007e64 <__multadd+0x88>)
 8007e30:	21ba      	movs	r1, #186	@ 0xba
 8007e32:	f001 f8b9 	bl	8008fa8 <__assert_func>
 8007e36:	6922      	ldr	r2, [r4, #16]
 8007e38:	3202      	adds	r2, #2
 8007e3a:	f104 010c 	add.w	r1, r4, #12
 8007e3e:	0092      	lsls	r2, r2, #2
 8007e40:	300c      	adds	r0, #12
 8007e42:	f001 f8a3 	bl	8008f8c <memcpy>
 8007e46:	4621      	mov	r1, r4
 8007e48:	4638      	mov	r0, r7
 8007e4a:	f7ff ffa5 	bl	8007d98 <_Bfree>
 8007e4e:	4644      	mov	r4, r8
 8007e50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e54:	3501      	adds	r5, #1
 8007e56:	615e      	str	r6, [r3, #20]
 8007e58:	6125      	str	r5, [r4, #16]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e60:	08009af2 	.word	0x08009af2
 8007e64:	08009b03 	.word	0x08009b03

08007e68 <__hi0bits>:
 8007e68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	bf36      	itet	cc
 8007e70:	0403      	lslcc	r3, r0, #16
 8007e72:	2000      	movcs	r0, #0
 8007e74:	2010      	movcc	r0, #16
 8007e76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e7a:	bf3c      	itt	cc
 8007e7c:	021b      	lslcc	r3, r3, #8
 8007e7e:	3008      	addcc	r0, #8
 8007e80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e84:	bf3c      	itt	cc
 8007e86:	011b      	lslcc	r3, r3, #4
 8007e88:	3004      	addcc	r0, #4
 8007e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e8e:	bf3c      	itt	cc
 8007e90:	009b      	lslcc	r3, r3, #2
 8007e92:	3002      	addcc	r0, #2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	db05      	blt.n	8007ea4 <__hi0bits+0x3c>
 8007e98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e9c:	f100 0001 	add.w	r0, r0, #1
 8007ea0:	bf08      	it	eq
 8007ea2:	2020      	moveq	r0, #32
 8007ea4:	4770      	bx	lr

08007ea6 <__lo0bits>:
 8007ea6:	6803      	ldr	r3, [r0, #0]
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	f013 0007 	ands.w	r0, r3, #7
 8007eae:	d00b      	beq.n	8007ec8 <__lo0bits+0x22>
 8007eb0:	07d9      	lsls	r1, r3, #31
 8007eb2:	d421      	bmi.n	8007ef8 <__lo0bits+0x52>
 8007eb4:	0798      	lsls	r0, r3, #30
 8007eb6:	bf49      	itett	mi
 8007eb8:	085b      	lsrmi	r3, r3, #1
 8007eba:	089b      	lsrpl	r3, r3, #2
 8007ebc:	2001      	movmi	r0, #1
 8007ebe:	6013      	strmi	r3, [r2, #0]
 8007ec0:	bf5c      	itt	pl
 8007ec2:	6013      	strpl	r3, [r2, #0]
 8007ec4:	2002      	movpl	r0, #2
 8007ec6:	4770      	bx	lr
 8007ec8:	b299      	uxth	r1, r3
 8007eca:	b909      	cbnz	r1, 8007ed0 <__lo0bits+0x2a>
 8007ecc:	0c1b      	lsrs	r3, r3, #16
 8007ece:	2010      	movs	r0, #16
 8007ed0:	b2d9      	uxtb	r1, r3
 8007ed2:	b909      	cbnz	r1, 8007ed8 <__lo0bits+0x32>
 8007ed4:	3008      	adds	r0, #8
 8007ed6:	0a1b      	lsrs	r3, r3, #8
 8007ed8:	0719      	lsls	r1, r3, #28
 8007eda:	bf04      	itt	eq
 8007edc:	091b      	lsreq	r3, r3, #4
 8007ede:	3004      	addeq	r0, #4
 8007ee0:	0799      	lsls	r1, r3, #30
 8007ee2:	bf04      	itt	eq
 8007ee4:	089b      	lsreq	r3, r3, #2
 8007ee6:	3002      	addeq	r0, #2
 8007ee8:	07d9      	lsls	r1, r3, #31
 8007eea:	d403      	bmi.n	8007ef4 <__lo0bits+0x4e>
 8007eec:	085b      	lsrs	r3, r3, #1
 8007eee:	f100 0001 	add.w	r0, r0, #1
 8007ef2:	d003      	beq.n	8007efc <__lo0bits+0x56>
 8007ef4:	6013      	str	r3, [r2, #0]
 8007ef6:	4770      	bx	lr
 8007ef8:	2000      	movs	r0, #0
 8007efa:	4770      	bx	lr
 8007efc:	2020      	movs	r0, #32
 8007efe:	4770      	bx	lr

08007f00 <__i2b>:
 8007f00:	b510      	push	{r4, lr}
 8007f02:	460c      	mov	r4, r1
 8007f04:	2101      	movs	r1, #1
 8007f06:	f7ff ff07 	bl	8007d18 <_Balloc>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	b928      	cbnz	r0, 8007f1a <__i2b+0x1a>
 8007f0e:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <__i2b+0x24>)
 8007f10:	4805      	ldr	r0, [pc, #20]	@ (8007f28 <__i2b+0x28>)
 8007f12:	f240 1145 	movw	r1, #325	@ 0x145
 8007f16:	f001 f847 	bl	8008fa8 <__assert_func>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	6144      	str	r4, [r0, #20]
 8007f1e:	6103      	str	r3, [r0, #16]
 8007f20:	bd10      	pop	{r4, pc}
 8007f22:	bf00      	nop
 8007f24:	08009af2 	.word	0x08009af2
 8007f28:	08009b03 	.word	0x08009b03

08007f2c <__multiply>:
 8007f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f30:	4617      	mov	r7, r2
 8007f32:	690a      	ldr	r2, [r1, #16]
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	bfa8      	it	ge
 8007f3a:	463b      	movge	r3, r7
 8007f3c:	4689      	mov	r9, r1
 8007f3e:	bfa4      	itt	ge
 8007f40:	460f      	movge	r7, r1
 8007f42:	4699      	movge	r9, r3
 8007f44:	693d      	ldr	r5, [r7, #16]
 8007f46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	6879      	ldr	r1, [r7, #4]
 8007f4e:	eb05 060a 	add.w	r6, r5, sl
 8007f52:	42b3      	cmp	r3, r6
 8007f54:	b085      	sub	sp, #20
 8007f56:	bfb8      	it	lt
 8007f58:	3101      	addlt	r1, #1
 8007f5a:	f7ff fedd 	bl	8007d18 <_Balloc>
 8007f5e:	b930      	cbnz	r0, 8007f6e <__multiply+0x42>
 8007f60:	4602      	mov	r2, r0
 8007f62:	4b41      	ldr	r3, [pc, #260]	@ (8008068 <__multiply+0x13c>)
 8007f64:	4841      	ldr	r0, [pc, #260]	@ (800806c <__multiply+0x140>)
 8007f66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f6a:	f001 f81d 	bl	8008fa8 <__assert_func>
 8007f6e:	f100 0414 	add.w	r4, r0, #20
 8007f72:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007f76:	4623      	mov	r3, r4
 8007f78:	2200      	movs	r2, #0
 8007f7a:	4573      	cmp	r3, lr
 8007f7c:	d320      	bcc.n	8007fc0 <__multiply+0x94>
 8007f7e:	f107 0814 	add.w	r8, r7, #20
 8007f82:	f109 0114 	add.w	r1, r9, #20
 8007f86:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007f8a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007f8e:	9302      	str	r3, [sp, #8]
 8007f90:	1beb      	subs	r3, r5, r7
 8007f92:	3b15      	subs	r3, #21
 8007f94:	f023 0303 	bic.w	r3, r3, #3
 8007f98:	3304      	adds	r3, #4
 8007f9a:	3715      	adds	r7, #21
 8007f9c:	42bd      	cmp	r5, r7
 8007f9e:	bf38      	it	cc
 8007fa0:	2304      	movcc	r3, #4
 8007fa2:	9301      	str	r3, [sp, #4]
 8007fa4:	9b02      	ldr	r3, [sp, #8]
 8007fa6:	9103      	str	r1, [sp, #12]
 8007fa8:	428b      	cmp	r3, r1
 8007faa:	d80c      	bhi.n	8007fc6 <__multiply+0x9a>
 8007fac:	2e00      	cmp	r6, #0
 8007fae:	dd03      	ble.n	8007fb8 <__multiply+0x8c>
 8007fb0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d055      	beq.n	8008064 <__multiply+0x138>
 8007fb8:	6106      	str	r6, [r0, #16]
 8007fba:	b005      	add	sp, #20
 8007fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc0:	f843 2b04 	str.w	r2, [r3], #4
 8007fc4:	e7d9      	b.n	8007f7a <__multiply+0x4e>
 8007fc6:	f8b1 a000 	ldrh.w	sl, [r1]
 8007fca:	f1ba 0f00 	cmp.w	sl, #0
 8007fce:	d01f      	beq.n	8008010 <__multiply+0xe4>
 8007fd0:	46c4      	mov	ip, r8
 8007fd2:	46a1      	mov	r9, r4
 8007fd4:	2700      	movs	r7, #0
 8007fd6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007fda:	f8d9 3000 	ldr.w	r3, [r9]
 8007fde:	fa1f fb82 	uxth.w	fp, r2
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007fe8:	443b      	add	r3, r7
 8007fea:	f8d9 7000 	ldr.w	r7, [r9]
 8007fee:	0c12      	lsrs	r2, r2, #16
 8007ff0:	0c3f      	lsrs	r7, r7, #16
 8007ff2:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ff6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008000:	4565      	cmp	r5, ip
 8008002:	f849 3b04 	str.w	r3, [r9], #4
 8008006:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800800a:	d8e4      	bhi.n	8007fd6 <__multiply+0xaa>
 800800c:	9b01      	ldr	r3, [sp, #4]
 800800e:	50e7      	str	r7, [r4, r3]
 8008010:	9b03      	ldr	r3, [sp, #12]
 8008012:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008016:	3104      	adds	r1, #4
 8008018:	f1b9 0f00 	cmp.w	r9, #0
 800801c:	d020      	beq.n	8008060 <__multiply+0x134>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	4647      	mov	r7, r8
 8008022:	46a4      	mov	ip, r4
 8008024:	f04f 0a00 	mov.w	sl, #0
 8008028:	f8b7 b000 	ldrh.w	fp, [r7]
 800802c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008030:	fb09 220b 	mla	r2, r9, fp, r2
 8008034:	4452      	add	r2, sl
 8008036:	b29b      	uxth	r3, r3
 8008038:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800803c:	f84c 3b04 	str.w	r3, [ip], #4
 8008040:	f857 3b04 	ldr.w	r3, [r7], #4
 8008044:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008048:	f8bc 3000 	ldrh.w	r3, [ip]
 800804c:	fb09 330a 	mla	r3, r9, sl, r3
 8008050:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008054:	42bd      	cmp	r5, r7
 8008056:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800805a:	d8e5      	bhi.n	8008028 <__multiply+0xfc>
 800805c:	9a01      	ldr	r2, [sp, #4]
 800805e:	50a3      	str	r3, [r4, r2]
 8008060:	3404      	adds	r4, #4
 8008062:	e79f      	b.n	8007fa4 <__multiply+0x78>
 8008064:	3e01      	subs	r6, #1
 8008066:	e7a1      	b.n	8007fac <__multiply+0x80>
 8008068:	08009af2 	.word	0x08009af2
 800806c:	08009b03 	.word	0x08009b03

08008070 <__pow5mult>:
 8008070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008074:	4615      	mov	r5, r2
 8008076:	f012 0203 	ands.w	r2, r2, #3
 800807a:	4607      	mov	r7, r0
 800807c:	460e      	mov	r6, r1
 800807e:	d007      	beq.n	8008090 <__pow5mult+0x20>
 8008080:	4c25      	ldr	r4, [pc, #148]	@ (8008118 <__pow5mult+0xa8>)
 8008082:	3a01      	subs	r2, #1
 8008084:	2300      	movs	r3, #0
 8008086:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800808a:	f7ff fea7 	bl	8007ddc <__multadd>
 800808e:	4606      	mov	r6, r0
 8008090:	10ad      	asrs	r5, r5, #2
 8008092:	d03d      	beq.n	8008110 <__pow5mult+0xa0>
 8008094:	69fc      	ldr	r4, [r7, #28]
 8008096:	b97c      	cbnz	r4, 80080b8 <__pow5mult+0x48>
 8008098:	2010      	movs	r0, #16
 800809a:	f7ff fd87 	bl	8007bac <malloc>
 800809e:	4602      	mov	r2, r0
 80080a0:	61f8      	str	r0, [r7, #28]
 80080a2:	b928      	cbnz	r0, 80080b0 <__pow5mult+0x40>
 80080a4:	4b1d      	ldr	r3, [pc, #116]	@ (800811c <__pow5mult+0xac>)
 80080a6:	481e      	ldr	r0, [pc, #120]	@ (8008120 <__pow5mult+0xb0>)
 80080a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80080ac:	f000 ff7c 	bl	8008fa8 <__assert_func>
 80080b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080b4:	6004      	str	r4, [r0, #0]
 80080b6:	60c4      	str	r4, [r0, #12]
 80080b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80080bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080c0:	b94c      	cbnz	r4, 80080d6 <__pow5mult+0x66>
 80080c2:	f240 2171 	movw	r1, #625	@ 0x271
 80080c6:	4638      	mov	r0, r7
 80080c8:	f7ff ff1a 	bl	8007f00 <__i2b>
 80080cc:	2300      	movs	r3, #0
 80080ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80080d2:	4604      	mov	r4, r0
 80080d4:	6003      	str	r3, [r0, #0]
 80080d6:	f04f 0900 	mov.w	r9, #0
 80080da:	07eb      	lsls	r3, r5, #31
 80080dc:	d50a      	bpl.n	80080f4 <__pow5mult+0x84>
 80080de:	4631      	mov	r1, r6
 80080e0:	4622      	mov	r2, r4
 80080e2:	4638      	mov	r0, r7
 80080e4:	f7ff ff22 	bl	8007f2c <__multiply>
 80080e8:	4631      	mov	r1, r6
 80080ea:	4680      	mov	r8, r0
 80080ec:	4638      	mov	r0, r7
 80080ee:	f7ff fe53 	bl	8007d98 <_Bfree>
 80080f2:	4646      	mov	r6, r8
 80080f4:	106d      	asrs	r5, r5, #1
 80080f6:	d00b      	beq.n	8008110 <__pow5mult+0xa0>
 80080f8:	6820      	ldr	r0, [r4, #0]
 80080fa:	b938      	cbnz	r0, 800810c <__pow5mult+0x9c>
 80080fc:	4622      	mov	r2, r4
 80080fe:	4621      	mov	r1, r4
 8008100:	4638      	mov	r0, r7
 8008102:	f7ff ff13 	bl	8007f2c <__multiply>
 8008106:	6020      	str	r0, [r4, #0]
 8008108:	f8c0 9000 	str.w	r9, [r0]
 800810c:	4604      	mov	r4, r0
 800810e:	e7e4      	b.n	80080da <__pow5mult+0x6a>
 8008110:	4630      	mov	r0, r6
 8008112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008116:	bf00      	nop
 8008118:	08009bd0 	.word	0x08009bd0
 800811c:	08009a83 	.word	0x08009a83
 8008120:	08009b03 	.word	0x08009b03

08008124 <__lshift>:
 8008124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008128:	460c      	mov	r4, r1
 800812a:	6849      	ldr	r1, [r1, #4]
 800812c:	6923      	ldr	r3, [r4, #16]
 800812e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008132:	68a3      	ldr	r3, [r4, #8]
 8008134:	4607      	mov	r7, r0
 8008136:	4691      	mov	r9, r2
 8008138:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800813c:	f108 0601 	add.w	r6, r8, #1
 8008140:	42b3      	cmp	r3, r6
 8008142:	db0b      	blt.n	800815c <__lshift+0x38>
 8008144:	4638      	mov	r0, r7
 8008146:	f7ff fde7 	bl	8007d18 <_Balloc>
 800814a:	4605      	mov	r5, r0
 800814c:	b948      	cbnz	r0, 8008162 <__lshift+0x3e>
 800814e:	4602      	mov	r2, r0
 8008150:	4b28      	ldr	r3, [pc, #160]	@ (80081f4 <__lshift+0xd0>)
 8008152:	4829      	ldr	r0, [pc, #164]	@ (80081f8 <__lshift+0xd4>)
 8008154:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008158:	f000 ff26 	bl	8008fa8 <__assert_func>
 800815c:	3101      	adds	r1, #1
 800815e:	005b      	lsls	r3, r3, #1
 8008160:	e7ee      	b.n	8008140 <__lshift+0x1c>
 8008162:	2300      	movs	r3, #0
 8008164:	f100 0114 	add.w	r1, r0, #20
 8008168:	f100 0210 	add.w	r2, r0, #16
 800816c:	4618      	mov	r0, r3
 800816e:	4553      	cmp	r3, sl
 8008170:	db33      	blt.n	80081da <__lshift+0xb6>
 8008172:	6920      	ldr	r0, [r4, #16]
 8008174:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008178:	f104 0314 	add.w	r3, r4, #20
 800817c:	f019 091f 	ands.w	r9, r9, #31
 8008180:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008184:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008188:	d02b      	beq.n	80081e2 <__lshift+0xbe>
 800818a:	f1c9 0e20 	rsb	lr, r9, #32
 800818e:	468a      	mov	sl, r1
 8008190:	2200      	movs	r2, #0
 8008192:	6818      	ldr	r0, [r3, #0]
 8008194:	fa00 f009 	lsl.w	r0, r0, r9
 8008198:	4310      	orrs	r0, r2
 800819a:	f84a 0b04 	str.w	r0, [sl], #4
 800819e:	f853 2b04 	ldr.w	r2, [r3], #4
 80081a2:	459c      	cmp	ip, r3
 80081a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80081a8:	d8f3      	bhi.n	8008192 <__lshift+0x6e>
 80081aa:	ebac 0304 	sub.w	r3, ip, r4
 80081ae:	3b15      	subs	r3, #21
 80081b0:	f023 0303 	bic.w	r3, r3, #3
 80081b4:	3304      	adds	r3, #4
 80081b6:	f104 0015 	add.w	r0, r4, #21
 80081ba:	4560      	cmp	r0, ip
 80081bc:	bf88      	it	hi
 80081be:	2304      	movhi	r3, #4
 80081c0:	50ca      	str	r2, [r1, r3]
 80081c2:	b10a      	cbz	r2, 80081c8 <__lshift+0xa4>
 80081c4:	f108 0602 	add.w	r6, r8, #2
 80081c8:	3e01      	subs	r6, #1
 80081ca:	4638      	mov	r0, r7
 80081cc:	612e      	str	r6, [r5, #16]
 80081ce:	4621      	mov	r1, r4
 80081d0:	f7ff fde2 	bl	8007d98 <_Bfree>
 80081d4:	4628      	mov	r0, r5
 80081d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081da:	f842 0f04 	str.w	r0, [r2, #4]!
 80081de:	3301      	adds	r3, #1
 80081e0:	e7c5      	b.n	800816e <__lshift+0x4a>
 80081e2:	3904      	subs	r1, #4
 80081e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80081e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80081ec:	459c      	cmp	ip, r3
 80081ee:	d8f9      	bhi.n	80081e4 <__lshift+0xc0>
 80081f0:	e7ea      	b.n	80081c8 <__lshift+0xa4>
 80081f2:	bf00      	nop
 80081f4:	08009af2 	.word	0x08009af2
 80081f8:	08009b03 	.word	0x08009b03

080081fc <__mcmp>:
 80081fc:	690a      	ldr	r2, [r1, #16]
 80081fe:	4603      	mov	r3, r0
 8008200:	6900      	ldr	r0, [r0, #16]
 8008202:	1a80      	subs	r0, r0, r2
 8008204:	b530      	push	{r4, r5, lr}
 8008206:	d10e      	bne.n	8008226 <__mcmp+0x2a>
 8008208:	3314      	adds	r3, #20
 800820a:	3114      	adds	r1, #20
 800820c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008210:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008214:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008218:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800821c:	4295      	cmp	r5, r2
 800821e:	d003      	beq.n	8008228 <__mcmp+0x2c>
 8008220:	d205      	bcs.n	800822e <__mcmp+0x32>
 8008222:	f04f 30ff 	mov.w	r0, #4294967295
 8008226:	bd30      	pop	{r4, r5, pc}
 8008228:	42a3      	cmp	r3, r4
 800822a:	d3f3      	bcc.n	8008214 <__mcmp+0x18>
 800822c:	e7fb      	b.n	8008226 <__mcmp+0x2a>
 800822e:	2001      	movs	r0, #1
 8008230:	e7f9      	b.n	8008226 <__mcmp+0x2a>
	...

08008234 <__mdiff>:
 8008234:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008238:	4689      	mov	r9, r1
 800823a:	4606      	mov	r6, r0
 800823c:	4611      	mov	r1, r2
 800823e:	4648      	mov	r0, r9
 8008240:	4614      	mov	r4, r2
 8008242:	f7ff ffdb 	bl	80081fc <__mcmp>
 8008246:	1e05      	subs	r5, r0, #0
 8008248:	d112      	bne.n	8008270 <__mdiff+0x3c>
 800824a:	4629      	mov	r1, r5
 800824c:	4630      	mov	r0, r6
 800824e:	f7ff fd63 	bl	8007d18 <_Balloc>
 8008252:	4602      	mov	r2, r0
 8008254:	b928      	cbnz	r0, 8008262 <__mdiff+0x2e>
 8008256:	4b3f      	ldr	r3, [pc, #252]	@ (8008354 <__mdiff+0x120>)
 8008258:	f240 2137 	movw	r1, #567	@ 0x237
 800825c:	483e      	ldr	r0, [pc, #248]	@ (8008358 <__mdiff+0x124>)
 800825e:	f000 fea3 	bl	8008fa8 <__assert_func>
 8008262:	2301      	movs	r3, #1
 8008264:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008268:	4610      	mov	r0, r2
 800826a:	b003      	add	sp, #12
 800826c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008270:	bfbc      	itt	lt
 8008272:	464b      	movlt	r3, r9
 8008274:	46a1      	movlt	r9, r4
 8008276:	4630      	mov	r0, r6
 8008278:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800827c:	bfba      	itte	lt
 800827e:	461c      	movlt	r4, r3
 8008280:	2501      	movlt	r5, #1
 8008282:	2500      	movge	r5, #0
 8008284:	f7ff fd48 	bl	8007d18 <_Balloc>
 8008288:	4602      	mov	r2, r0
 800828a:	b918      	cbnz	r0, 8008294 <__mdiff+0x60>
 800828c:	4b31      	ldr	r3, [pc, #196]	@ (8008354 <__mdiff+0x120>)
 800828e:	f240 2145 	movw	r1, #581	@ 0x245
 8008292:	e7e3      	b.n	800825c <__mdiff+0x28>
 8008294:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008298:	6926      	ldr	r6, [r4, #16]
 800829a:	60c5      	str	r5, [r0, #12]
 800829c:	f109 0310 	add.w	r3, r9, #16
 80082a0:	f109 0514 	add.w	r5, r9, #20
 80082a4:	f104 0e14 	add.w	lr, r4, #20
 80082a8:	f100 0b14 	add.w	fp, r0, #20
 80082ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80082b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80082b4:	9301      	str	r3, [sp, #4]
 80082b6:	46d9      	mov	r9, fp
 80082b8:	f04f 0c00 	mov.w	ip, #0
 80082bc:	9b01      	ldr	r3, [sp, #4]
 80082be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80082c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80082c6:	9301      	str	r3, [sp, #4]
 80082c8:	fa1f f38a 	uxth.w	r3, sl
 80082cc:	4619      	mov	r1, r3
 80082ce:	b283      	uxth	r3, r0
 80082d0:	1acb      	subs	r3, r1, r3
 80082d2:	0c00      	lsrs	r0, r0, #16
 80082d4:	4463      	add	r3, ip
 80082d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80082da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80082de:	b29b      	uxth	r3, r3
 80082e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80082e4:	4576      	cmp	r6, lr
 80082e6:	f849 3b04 	str.w	r3, [r9], #4
 80082ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082ee:	d8e5      	bhi.n	80082bc <__mdiff+0x88>
 80082f0:	1b33      	subs	r3, r6, r4
 80082f2:	3b15      	subs	r3, #21
 80082f4:	f023 0303 	bic.w	r3, r3, #3
 80082f8:	3415      	adds	r4, #21
 80082fa:	3304      	adds	r3, #4
 80082fc:	42a6      	cmp	r6, r4
 80082fe:	bf38      	it	cc
 8008300:	2304      	movcc	r3, #4
 8008302:	441d      	add	r5, r3
 8008304:	445b      	add	r3, fp
 8008306:	461e      	mov	r6, r3
 8008308:	462c      	mov	r4, r5
 800830a:	4544      	cmp	r4, r8
 800830c:	d30e      	bcc.n	800832c <__mdiff+0xf8>
 800830e:	f108 0103 	add.w	r1, r8, #3
 8008312:	1b49      	subs	r1, r1, r5
 8008314:	f021 0103 	bic.w	r1, r1, #3
 8008318:	3d03      	subs	r5, #3
 800831a:	45a8      	cmp	r8, r5
 800831c:	bf38      	it	cc
 800831e:	2100      	movcc	r1, #0
 8008320:	440b      	add	r3, r1
 8008322:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008326:	b191      	cbz	r1, 800834e <__mdiff+0x11a>
 8008328:	6117      	str	r7, [r2, #16]
 800832a:	e79d      	b.n	8008268 <__mdiff+0x34>
 800832c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008330:	46e6      	mov	lr, ip
 8008332:	0c08      	lsrs	r0, r1, #16
 8008334:	fa1c fc81 	uxtah	ip, ip, r1
 8008338:	4471      	add	r1, lr
 800833a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800833e:	b289      	uxth	r1, r1
 8008340:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008344:	f846 1b04 	str.w	r1, [r6], #4
 8008348:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800834c:	e7dd      	b.n	800830a <__mdiff+0xd6>
 800834e:	3f01      	subs	r7, #1
 8008350:	e7e7      	b.n	8008322 <__mdiff+0xee>
 8008352:	bf00      	nop
 8008354:	08009af2 	.word	0x08009af2
 8008358:	08009b03 	.word	0x08009b03

0800835c <__d2b>:
 800835c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008360:	460f      	mov	r7, r1
 8008362:	2101      	movs	r1, #1
 8008364:	ec59 8b10 	vmov	r8, r9, d0
 8008368:	4616      	mov	r6, r2
 800836a:	f7ff fcd5 	bl	8007d18 <_Balloc>
 800836e:	4604      	mov	r4, r0
 8008370:	b930      	cbnz	r0, 8008380 <__d2b+0x24>
 8008372:	4602      	mov	r2, r0
 8008374:	4b23      	ldr	r3, [pc, #140]	@ (8008404 <__d2b+0xa8>)
 8008376:	4824      	ldr	r0, [pc, #144]	@ (8008408 <__d2b+0xac>)
 8008378:	f240 310f 	movw	r1, #783	@ 0x30f
 800837c:	f000 fe14 	bl	8008fa8 <__assert_func>
 8008380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008388:	b10d      	cbz	r5, 800838e <__d2b+0x32>
 800838a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800838e:	9301      	str	r3, [sp, #4]
 8008390:	f1b8 0300 	subs.w	r3, r8, #0
 8008394:	d023      	beq.n	80083de <__d2b+0x82>
 8008396:	4668      	mov	r0, sp
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	f7ff fd84 	bl	8007ea6 <__lo0bits>
 800839e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80083a2:	b1d0      	cbz	r0, 80083da <__d2b+0x7e>
 80083a4:	f1c0 0320 	rsb	r3, r0, #32
 80083a8:	fa02 f303 	lsl.w	r3, r2, r3
 80083ac:	430b      	orrs	r3, r1
 80083ae:	40c2      	lsrs	r2, r0
 80083b0:	6163      	str	r3, [r4, #20]
 80083b2:	9201      	str	r2, [sp, #4]
 80083b4:	9b01      	ldr	r3, [sp, #4]
 80083b6:	61a3      	str	r3, [r4, #24]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	bf0c      	ite	eq
 80083bc:	2201      	moveq	r2, #1
 80083be:	2202      	movne	r2, #2
 80083c0:	6122      	str	r2, [r4, #16]
 80083c2:	b1a5      	cbz	r5, 80083ee <__d2b+0x92>
 80083c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083c8:	4405      	add	r5, r0
 80083ca:	603d      	str	r5, [r7, #0]
 80083cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083d0:	6030      	str	r0, [r6, #0]
 80083d2:	4620      	mov	r0, r4
 80083d4:	b003      	add	sp, #12
 80083d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083da:	6161      	str	r1, [r4, #20]
 80083dc:	e7ea      	b.n	80083b4 <__d2b+0x58>
 80083de:	a801      	add	r0, sp, #4
 80083e0:	f7ff fd61 	bl	8007ea6 <__lo0bits>
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	6163      	str	r3, [r4, #20]
 80083e8:	3020      	adds	r0, #32
 80083ea:	2201      	movs	r2, #1
 80083ec:	e7e8      	b.n	80083c0 <__d2b+0x64>
 80083ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083f6:	6038      	str	r0, [r7, #0]
 80083f8:	6918      	ldr	r0, [r3, #16]
 80083fa:	f7ff fd35 	bl	8007e68 <__hi0bits>
 80083fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008402:	e7e5      	b.n	80083d0 <__d2b+0x74>
 8008404:	08009af2 	.word	0x08009af2
 8008408:	08009b03 	.word	0x08009b03

0800840c <__ssputs_r>:
 800840c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008410:	688e      	ldr	r6, [r1, #8]
 8008412:	461f      	mov	r7, r3
 8008414:	42be      	cmp	r6, r7
 8008416:	680b      	ldr	r3, [r1, #0]
 8008418:	4682      	mov	sl, r0
 800841a:	460c      	mov	r4, r1
 800841c:	4690      	mov	r8, r2
 800841e:	d82d      	bhi.n	800847c <__ssputs_r+0x70>
 8008420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008424:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008428:	d026      	beq.n	8008478 <__ssputs_r+0x6c>
 800842a:	6965      	ldr	r5, [r4, #20]
 800842c:	6909      	ldr	r1, [r1, #16]
 800842e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008432:	eba3 0901 	sub.w	r9, r3, r1
 8008436:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800843a:	1c7b      	adds	r3, r7, #1
 800843c:	444b      	add	r3, r9
 800843e:	106d      	asrs	r5, r5, #1
 8008440:	429d      	cmp	r5, r3
 8008442:	bf38      	it	cc
 8008444:	461d      	movcc	r5, r3
 8008446:	0553      	lsls	r3, r2, #21
 8008448:	d527      	bpl.n	800849a <__ssputs_r+0x8e>
 800844a:	4629      	mov	r1, r5
 800844c:	f7ff fbd8 	bl	8007c00 <_malloc_r>
 8008450:	4606      	mov	r6, r0
 8008452:	b360      	cbz	r0, 80084ae <__ssputs_r+0xa2>
 8008454:	6921      	ldr	r1, [r4, #16]
 8008456:	464a      	mov	r2, r9
 8008458:	f000 fd98 	bl	8008f8c <memcpy>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	6126      	str	r6, [r4, #16]
 800846a:	6165      	str	r5, [r4, #20]
 800846c:	444e      	add	r6, r9
 800846e:	eba5 0509 	sub.w	r5, r5, r9
 8008472:	6026      	str	r6, [r4, #0]
 8008474:	60a5      	str	r5, [r4, #8]
 8008476:	463e      	mov	r6, r7
 8008478:	42be      	cmp	r6, r7
 800847a:	d900      	bls.n	800847e <__ssputs_r+0x72>
 800847c:	463e      	mov	r6, r7
 800847e:	6820      	ldr	r0, [r4, #0]
 8008480:	4632      	mov	r2, r6
 8008482:	4641      	mov	r1, r8
 8008484:	f000 fd57 	bl	8008f36 <memmove>
 8008488:	68a3      	ldr	r3, [r4, #8]
 800848a:	1b9b      	subs	r3, r3, r6
 800848c:	60a3      	str	r3, [r4, #8]
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	4433      	add	r3, r6
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	2000      	movs	r0, #0
 8008496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849a:	462a      	mov	r2, r5
 800849c:	f000 fdc8 	bl	8009030 <_realloc_r>
 80084a0:	4606      	mov	r6, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d1e0      	bne.n	8008468 <__ssputs_r+0x5c>
 80084a6:	6921      	ldr	r1, [r4, #16]
 80084a8:	4650      	mov	r0, sl
 80084aa:	f7ff fb35 	bl	8007b18 <_free_r>
 80084ae:	230c      	movs	r3, #12
 80084b0:	f8ca 3000 	str.w	r3, [sl]
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084ba:	81a3      	strh	r3, [r4, #12]
 80084bc:	f04f 30ff 	mov.w	r0, #4294967295
 80084c0:	e7e9      	b.n	8008496 <__ssputs_r+0x8a>
	...

080084c4 <_svfiprintf_r>:
 80084c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c8:	4698      	mov	r8, r3
 80084ca:	898b      	ldrh	r3, [r1, #12]
 80084cc:	061b      	lsls	r3, r3, #24
 80084ce:	b09d      	sub	sp, #116	@ 0x74
 80084d0:	4607      	mov	r7, r0
 80084d2:	460d      	mov	r5, r1
 80084d4:	4614      	mov	r4, r2
 80084d6:	d510      	bpl.n	80084fa <_svfiprintf_r+0x36>
 80084d8:	690b      	ldr	r3, [r1, #16]
 80084da:	b973      	cbnz	r3, 80084fa <_svfiprintf_r+0x36>
 80084dc:	2140      	movs	r1, #64	@ 0x40
 80084de:	f7ff fb8f 	bl	8007c00 <_malloc_r>
 80084e2:	6028      	str	r0, [r5, #0]
 80084e4:	6128      	str	r0, [r5, #16]
 80084e6:	b930      	cbnz	r0, 80084f6 <_svfiprintf_r+0x32>
 80084e8:	230c      	movs	r3, #12
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	f04f 30ff 	mov.w	r0, #4294967295
 80084f0:	b01d      	add	sp, #116	@ 0x74
 80084f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f6:	2340      	movs	r3, #64	@ 0x40
 80084f8:	616b      	str	r3, [r5, #20]
 80084fa:	2300      	movs	r3, #0
 80084fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084fe:	2320      	movs	r3, #32
 8008500:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008504:	f8cd 800c 	str.w	r8, [sp, #12]
 8008508:	2330      	movs	r3, #48	@ 0x30
 800850a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80086a8 <_svfiprintf_r+0x1e4>
 800850e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008512:	f04f 0901 	mov.w	r9, #1
 8008516:	4623      	mov	r3, r4
 8008518:	469a      	mov	sl, r3
 800851a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800851e:	b10a      	cbz	r2, 8008524 <_svfiprintf_r+0x60>
 8008520:	2a25      	cmp	r2, #37	@ 0x25
 8008522:	d1f9      	bne.n	8008518 <_svfiprintf_r+0x54>
 8008524:	ebba 0b04 	subs.w	fp, sl, r4
 8008528:	d00b      	beq.n	8008542 <_svfiprintf_r+0x7e>
 800852a:	465b      	mov	r3, fp
 800852c:	4622      	mov	r2, r4
 800852e:	4629      	mov	r1, r5
 8008530:	4638      	mov	r0, r7
 8008532:	f7ff ff6b 	bl	800840c <__ssputs_r>
 8008536:	3001      	adds	r0, #1
 8008538:	f000 80a7 	beq.w	800868a <_svfiprintf_r+0x1c6>
 800853c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800853e:	445a      	add	r2, fp
 8008540:	9209      	str	r2, [sp, #36]	@ 0x24
 8008542:	f89a 3000 	ldrb.w	r3, [sl]
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 809f 	beq.w	800868a <_svfiprintf_r+0x1c6>
 800854c:	2300      	movs	r3, #0
 800854e:	f04f 32ff 	mov.w	r2, #4294967295
 8008552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008556:	f10a 0a01 	add.w	sl, sl, #1
 800855a:	9304      	str	r3, [sp, #16]
 800855c:	9307      	str	r3, [sp, #28]
 800855e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008562:	931a      	str	r3, [sp, #104]	@ 0x68
 8008564:	4654      	mov	r4, sl
 8008566:	2205      	movs	r2, #5
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	484e      	ldr	r0, [pc, #312]	@ (80086a8 <_svfiprintf_r+0x1e4>)
 800856e:	f7f7 fe47 	bl	8000200 <memchr>
 8008572:	9a04      	ldr	r2, [sp, #16]
 8008574:	b9d8      	cbnz	r0, 80085ae <_svfiprintf_r+0xea>
 8008576:	06d0      	lsls	r0, r2, #27
 8008578:	bf44      	itt	mi
 800857a:	2320      	movmi	r3, #32
 800857c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008580:	0711      	lsls	r1, r2, #28
 8008582:	bf44      	itt	mi
 8008584:	232b      	movmi	r3, #43	@ 0x2b
 8008586:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800858a:	f89a 3000 	ldrb.w	r3, [sl]
 800858e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008590:	d015      	beq.n	80085be <_svfiprintf_r+0xfa>
 8008592:	9a07      	ldr	r2, [sp, #28]
 8008594:	4654      	mov	r4, sl
 8008596:	2000      	movs	r0, #0
 8008598:	f04f 0c0a 	mov.w	ip, #10
 800859c:	4621      	mov	r1, r4
 800859e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085a2:	3b30      	subs	r3, #48	@ 0x30
 80085a4:	2b09      	cmp	r3, #9
 80085a6:	d94b      	bls.n	8008640 <_svfiprintf_r+0x17c>
 80085a8:	b1b0      	cbz	r0, 80085d8 <_svfiprintf_r+0x114>
 80085aa:	9207      	str	r2, [sp, #28]
 80085ac:	e014      	b.n	80085d8 <_svfiprintf_r+0x114>
 80085ae:	eba0 0308 	sub.w	r3, r0, r8
 80085b2:	fa09 f303 	lsl.w	r3, r9, r3
 80085b6:	4313      	orrs	r3, r2
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	46a2      	mov	sl, r4
 80085bc:	e7d2      	b.n	8008564 <_svfiprintf_r+0xa0>
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	1d19      	adds	r1, r3, #4
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	9103      	str	r1, [sp, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	bfbb      	ittet	lt
 80085ca:	425b      	neglt	r3, r3
 80085cc:	f042 0202 	orrlt.w	r2, r2, #2
 80085d0:	9307      	strge	r3, [sp, #28]
 80085d2:	9307      	strlt	r3, [sp, #28]
 80085d4:	bfb8      	it	lt
 80085d6:	9204      	strlt	r2, [sp, #16]
 80085d8:	7823      	ldrb	r3, [r4, #0]
 80085da:	2b2e      	cmp	r3, #46	@ 0x2e
 80085dc:	d10a      	bne.n	80085f4 <_svfiprintf_r+0x130>
 80085de:	7863      	ldrb	r3, [r4, #1]
 80085e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085e2:	d132      	bne.n	800864a <_svfiprintf_r+0x186>
 80085e4:	9b03      	ldr	r3, [sp, #12]
 80085e6:	1d1a      	adds	r2, r3, #4
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	9203      	str	r2, [sp, #12]
 80085ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085f0:	3402      	adds	r4, #2
 80085f2:	9305      	str	r3, [sp, #20]
 80085f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086b8 <_svfiprintf_r+0x1f4>
 80085f8:	7821      	ldrb	r1, [r4, #0]
 80085fa:	2203      	movs	r2, #3
 80085fc:	4650      	mov	r0, sl
 80085fe:	f7f7 fdff 	bl	8000200 <memchr>
 8008602:	b138      	cbz	r0, 8008614 <_svfiprintf_r+0x150>
 8008604:	9b04      	ldr	r3, [sp, #16]
 8008606:	eba0 000a 	sub.w	r0, r0, sl
 800860a:	2240      	movs	r2, #64	@ 0x40
 800860c:	4082      	lsls	r2, r0
 800860e:	4313      	orrs	r3, r2
 8008610:	3401      	adds	r4, #1
 8008612:	9304      	str	r3, [sp, #16]
 8008614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008618:	4824      	ldr	r0, [pc, #144]	@ (80086ac <_svfiprintf_r+0x1e8>)
 800861a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800861e:	2206      	movs	r2, #6
 8008620:	f7f7 fdee 	bl	8000200 <memchr>
 8008624:	2800      	cmp	r0, #0
 8008626:	d036      	beq.n	8008696 <_svfiprintf_r+0x1d2>
 8008628:	4b21      	ldr	r3, [pc, #132]	@ (80086b0 <_svfiprintf_r+0x1ec>)
 800862a:	bb1b      	cbnz	r3, 8008674 <_svfiprintf_r+0x1b0>
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	3307      	adds	r3, #7
 8008630:	f023 0307 	bic.w	r3, r3, #7
 8008634:	3308      	adds	r3, #8
 8008636:	9303      	str	r3, [sp, #12]
 8008638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800863a:	4433      	add	r3, r6
 800863c:	9309      	str	r3, [sp, #36]	@ 0x24
 800863e:	e76a      	b.n	8008516 <_svfiprintf_r+0x52>
 8008640:	fb0c 3202 	mla	r2, ip, r2, r3
 8008644:	460c      	mov	r4, r1
 8008646:	2001      	movs	r0, #1
 8008648:	e7a8      	b.n	800859c <_svfiprintf_r+0xd8>
 800864a:	2300      	movs	r3, #0
 800864c:	3401      	adds	r4, #1
 800864e:	9305      	str	r3, [sp, #20]
 8008650:	4619      	mov	r1, r3
 8008652:	f04f 0c0a 	mov.w	ip, #10
 8008656:	4620      	mov	r0, r4
 8008658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800865c:	3a30      	subs	r2, #48	@ 0x30
 800865e:	2a09      	cmp	r2, #9
 8008660:	d903      	bls.n	800866a <_svfiprintf_r+0x1a6>
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0c6      	beq.n	80085f4 <_svfiprintf_r+0x130>
 8008666:	9105      	str	r1, [sp, #20]
 8008668:	e7c4      	b.n	80085f4 <_svfiprintf_r+0x130>
 800866a:	fb0c 2101 	mla	r1, ip, r1, r2
 800866e:	4604      	mov	r4, r0
 8008670:	2301      	movs	r3, #1
 8008672:	e7f0      	b.n	8008656 <_svfiprintf_r+0x192>
 8008674:	ab03      	add	r3, sp, #12
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	462a      	mov	r2, r5
 800867a:	4b0e      	ldr	r3, [pc, #56]	@ (80086b4 <_svfiprintf_r+0x1f0>)
 800867c:	a904      	add	r1, sp, #16
 800867e:	4638      	mov	r0, r7
 8008680:	f7fd fe50 	bl	8006324 <_printf_float>
 8008684:	1c42      	adds	r2, r0, #1
 8008686:	4606      	mov	r6, r0
 8008688:	d1d6      	bne.n	8008638 <_svfiprintf_r+0x174>
 800868a:	89ab      	ldrh	r3, [r5, #12]
 800868c:	065b      	lsls	r3, r3, #25
 800868e:	f53f af2d 	bmi.w	80084ec <_svfiprintf_r+0x28>
 8008692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008694:	e72c      	b.n	80084f0 <_svfiprintf_r+0x2c>
 8008696:	ab03      	add	r3, sp, #12
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	462a      	mov	r2, r5
 800869c:	4b05      	ldr	r3, [pc, #20]	@ (80086b4 <_svfiprintf_r+0x1f0>)
 800869e:	a904      	add	r1, sp, #16
 80086a0:	4638      	mov	r0, r7
 80086a2:	f7fe f8d7 	bl	8006854 <_printf_i>
 80086a6:	e7ed      	b.n	8008684 <_svfiprintf_r+0x1c0>
 80086a8:	08009b5c 	.word	0x08009b5c
 80086ac:	08009b66 	.word	0x08009b66
 80086b0:	08006325 	.word	0x08006325
 80086b4:	0800840d 	.word	0x0800840d
 80086b8:	08009b62 	.word	0x08009b62

080086bc <_sungetc_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	1c4b      	adds	r3, r1, #1
 80086c0:	4614      	mov	r4, r2
 80086c2:	d103      	bne.n	80086cc <_sungetc_r+0x10>
 80086c4:	f04f 35ff 	mov.w	r5, #4294967295
 80086c8:	4628      	mov	r0, r5
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	8993      	ldrh	r3, [r2, #12]
 80086ce:	f023 0320 	bic.w	r3, r3, #32
 80086d2:	8193      	strh	r3, [r2, #12]
 80086d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086d6:	6852      	ldr	r2, [r2, #4]
 80086d8:	b2cd      	uxtb	r5, r1
 80086da:	b18b      	cbz	r3, 8008700 <_sungetc_r+0x44>
 80086dc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086de:	4293      	cmp	r3, r2
 80086e0:	dd08      	ble.n	80086f4 <_sungetc_r+0x38>
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	1e5a      	subs	r2, r3, #1
 80086e6:	6022      	str	r2, [r4, #0]
 80086e8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80086ec:	6863      	ldr	r3, [r4, #4]
 80086ee:	3301      	adds	r3, #1
 80086f0:	6063      	str	r3, [r4, #4]
 80086f2:	e7e9      	b.n	80086c8 <_sungetc_r+0xc>
 80086f4:	4621      	mov	r1, r4
 80086f6:	f000 fbe4 	bl	8008ec2 <__submore>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d0f1      	beq.n	80086e2 <_sungetc_r+0x26>
 80086fe:	e7e1      	b.n	80086c4 <_sungetc_r+0x8>
 8008700:	6921      	ldr	r1, [r4, #16]
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	b151      	cbz	r1, 800871c <_sungetc_r+0x60>
 8008706:	4299      	cmp	r1, r3
 8008708:	d208      	bcs.n	800871c <_sungetc_r+0x60>
 800870a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800870e:	42a9      	cmp	r1, r5
 8008710:	d104      	bne.n	800871c <_sungetc_r+0x60>
 8008712:	3b01      	subs	r3, #1
 8008714:	3201      	adds	r2, #1
 8008716:	6023      	str	r3, [r4, #0]
 8008718:	6062      	str	r2, [r4, #4]
 800871a:	e7d5      	b.n	80086c8 <_sungetc_r+0xc>
 800871c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008720:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008724:	6363      	str	r3, [r4, #52]	@ 0x34
 8008726:	2303      	movs	r3, #3
 8008728:	63a3      	str	r3, [r4, #56]	@ 0x38
 800872a:	4623      	mov	r3, r4
 800872c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008730:	6023      	str	r3, [r4, #0]
 8008732:	2301      	movs	r3, #1
 8008734:	e7dc      	b.n	80086f0 <_sungetc_r+0x34>

08008736 <__ssrefill_r>:
 8008736:	b510      	push	{r4, lr}
 8008738:	460c      	mov	r4, r1
 800873a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800873c:	b169      	cbz	r1, 800875a <__ssrefill_r+0x24>
 800873e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008742:	4299      	cmp	r1, r3
 8008744:	d001      	beq.n	800874a <__ssrefill_r+0x14>
 8008746:	f7ff f9e7 	bl	8007b18 <_free_r>
 800874a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800874c:	6063      	str	r3, [r4, #4]
 800874e:	2000      	movs	r0, #0
 8008750:	6360      	str	r0, [r4, #52]	@ 0x34
 8008752:	b113      	cbz	r3, 800875a <__ssrefill_r+0x24>
 8008754:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008756:	6023      	str	r3, [r4, #0]
 8008758:	bd10      	pop	{r4, pc}
 800875a:	6923      	ldr	r3, [r4, #16]
 800875c:	6023      	str	r3, [r4, #0]
 800875e:	2300      	movs	r3, #0
 8008760:	6063      	str	r3, [r4, #4]
 8008762:	89a3      	ldrh	r3, [r4, #12]
 8008764:	f043 0320 	orr.w	r3, r3, #32
 8008768:	81a3      	strh	r3, [r4, #12]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	e7f3      	b.n	8008758 <__ssrefill_r+0x22>

08008770 <__ssvfiscanf_r>:
 8008770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008774:	460c      	mov	r4, r1
 8008776:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800877a:	2100      	movs	r1, #0
 800877c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008780:	49a6      	ldr	r1, [pc, #664]	@ (8008a1c <__ssvfiscanf_r+0x2ac>)
 8008782:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008784:	f10d 0804 	add.w	r8, sp, #4
 8008788:	49a5      	ldr	r1, [pc, #660]	@ (8008a20 <__ssvfiscanf_r+0x2b0>)
 800878a:	4fa6      	ldr	r7, [pc, #664]	@ (8008a24 <__ssvfiscanf_r+0x2b4>)
 800878c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008790:	4606      	mov	r6, r0
 8008792:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	f892 9000 	ldrb.w	r9, [r2]
 800879a:	f1b9 0f00 	cmp.w	r9, #0
 800879e:	f000 8158 	beq.w	8008a52 <__ssvfiscanf_r+0x2e2>
 80087a2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80087a6:	f013 0308 	ands.w	r3, r3, #8
 80087aa:	f102 0501 	add.w	r5, r2, #1
 80087ae:	d019      	beq.n	80087e4 <__ssvfiscanf_r+0x74>
 80087b0:	6863      	ldr	r3, [r4, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	dd0f      	ble.n	80087d6 <__ssvfiscanf_r+0x66>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	781a      	ldrb	r2, [r3, #0]
 80087ba:	5cba      	ldrb	r2, [r7, r2]
 80087bc:	0712      	lsls	r2, r2, #28
 80087be:	d401      	bmi.n	80087c4 <__ssvfiscanf_r+0x54>
 80087c0:	462a      	mov	r2, r5
 80087c2:	e7e8      	b.n	8008796 <__ssvfiscanf_r+0x26>
 80087c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087c6:	3201      	adds	r2, #1
 80087c8:	9245      	str	r2, [sp, #276]	@ 0x114
 80087ca:	6862      	ldr	r2, [r4, #4]
 80087cc:	3301      	adds	r3, #1
 80087ce:	3a01      	subs	r2, #1
 80087d0:	6062      	str	r2, [r4, #4]
 80087d2:	6023      	str	r3, [r4, #0]
 80087d4:	e7ec      	b.n	80087b0 <__ssvfiscanf_r+0x40>
 80087d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087d8:	4621      	mov	r1, r4
 80087da:	4630      	mov	r0, r6
 80087dc:	4798      	blx	r3
 80087de:	2800      	cmp	r0, #0
 80087e0:	d0e9      	beq.n	80087b6 <__ssvfiscanf_r+0x46>
 80087e2:	e7ed      	b.n	80087c0 <__ssvfiscanf_r+0x50>
 80087e4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80087e8:	f040 8085 	bne.w	80088f6 <__ssvfiscanf_r+0x186>
 80087ec:	9341      	str	r3, [sp, #260]	@ 0x104
 80087ee:	9343      	str	r3, [sp, #268]	@ 0x10c
 80087f0:	7853      	ldrb	r3, [r2, #1]
 80087f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80087f4:	bf02      	ittt	eq
 80087f6:	2310      	moveq	r3, #16
 80087f8:	1c95      	addeq	r5, r2, #2
 80087fa:	9341      	streq	r3, [sp, #260]	@ 0x104
 80087fc:	220a      	movs	r2, #10
 80087fe:	46aa      	mov	sl, r5
 8008800:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008804:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008808:	2b09      	cmp	r3, #9
 800880a:	d91e      	bls.n	800884a <__ssvfiscanf_r+0xda>
 800880c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8008a28 <__ssvfiscanf_r+0x2b8>
 8008810:	2203      	movs	r2, #3
 8008812:	4658      	mov	r0, fp
 8008814:	f7f7 fcf4 	bl	8000200 <memchr>
 8008818:	b138      	cbz	r0, 800882a <__ssvfiscanf_r+0xba>
 800881a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800881c:	eba0 000b 	sub.w	r0, r0, fp
 8008820:	2301      	movs	r3, #1
 8008822:	4083      	lsls	r3, r0
 8008824:	4313      	orrs	r3, r2
 8008826:	9341      	str	r3, [sp, #260]	@ 0x104
 8008828:	4655      	mov	r5, sl
 800882a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800882e:	2b78      	cmp	r3, #120	@ 0x78
 8008830:	d806      	bhi.n	8008840 <__ssvfiscanf_r+0xd0>
 8008832:	2b57      	cmp	r3, #87	@ 0x57
 8008834:	d810      	bhi.n	8008858 <__ssvfiscanf_r+0xe8>
 8008836:	2b25      	cmp	r3, #37	@ 0x25
 8008838:	d05d      	beq.n	80088f6 <__ssvfiscanf_r+0x186>
 800883a:	d857      	bhi.n	80088ec <__ssvfiscanf_r+0x17c>
 800883c:	2b00      	cmp	r3, #0
 800883e:	d075      	beq.n	800892c <__ssvfiscanf_r+0x1bc>
 8008840:	2303      	movs	r3, #3
 8008842:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008844:	230a      	movs	r3, #10
 8008846:	9342      	str	r3, [sp, #264]	@ 0x108
 8008848:	e088      	b.n	800895c <__ssvfiscanf_r+0x1ec>
 800884a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800884c:	fb02 1103 	mla	r1, r2, r3, r1
 8008850:	3930      	subs	r1, #48	@ 0x30
 8008852:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008854:	4655      	mov	r5, sl
 8008856:	e7d2      	b.n	80087fe <__ssvfiscanf_r+0x8e>
 8008858:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800885c:	2a20      	cmp	r2, #32
 800885e:	d8ef      	bhi.n	8008840 <__ssvfiscanf_r+0xd0>
 8008860:	a101      	add	r1, pc, #4	@ (adr r1, 8008868 <__ssvfiscanf_r+0xf8>)
 8008862:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008866:	bf00      	nop
 8008868:	0800893b 	.word	0x0800893b
 800886c:	08008841 	.word	0x08008841
 8008870:	08008841 	.word	0x08008841
 8008874:	08008995 	.word	0x08008995
 8008878:	08008841 	.word	0x08008841
 800887c:	08008841 	.word	0x08008841
 8008880:	08008841 	.word	0x08008841
 8008884:	08008841 	.word	0x08008841
 8008888:	08008841 	.word	0x08008841
 800888c:	08008841 	.word	0x08008841
 8008890:	08008841 	.word	0x08008841
 8008894:	080089ab 	.word	0x080089ab
 8008898:	08008991 	.word	0x08008991
 800889c:	080088f3 	.word	0x080088f3
 80088a0:	080088f3 	.word	0x080088f3
 80088a4:	080088f3 	.word	0x080088f3
 80088a8:	08008841 	.word	0x08008841
 80088ac:	0800894d 	.word	0x0800894d
 80088b0:	08008841 	.word	0x08008841
 80088b4:	08008841 	.word	0x08008841
 80088b8:	08008841 	.word	0x08008841
 80088bc:	08008841 	.word	0x08008841
 80088c0:	080089bb 	.word	0x080089bb
 80088c4:	08008955 	.word	0x08008955
 80088c8:	08008933 	.word	0x08008933
 80088cc:	08008841 	.word	0x08008841
 80088d0:	08008841 	.word	0x08008841
 80088d4:	080089b7 	.word	0x080089b7
 80088d8:	08008841 	.word	0x08008841
 80088dc:	08008991 	.word	0x08008991
 80088e0:	08008841 	.word	0x08008841
 80088e4:	08008841 	.word	0x08008841
 80088e8:	0800893b 	.word	0x0800893b
 80088ec:	3b45      	subs	r3, #69	@ 0x45
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d8a6      	bhi.n	8008840 <__ssvfiscanf_r+0xd0>
 80088f2:	2305      	movs	r3, #5
 80088f4:	e031      	b.n	800895a <__ssvfiscanf_r+0x1ea>
 80088f6:	6863      	ldr	r3, [r4, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	dd0d      	ble.n	8008918 <__ssvfiscanf_r+0x1a8>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	781a      	ldrb	r2, [r3, #0]
 8008900:	454a      	cmp	r2, r9
 8008902:	f040 80a6 	bne.w	8008a52 <__ssvfiscanf_r+0x2e2>
 8008906:	3301      	adds	r3, #1
 8008908:	6862      	ldr	r2, [r4, #4]
 800890a:	6023      	str	r3, [r4, #0]
 800890c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800890e:	3a01      	subs	r2, #1
 8008910:	3301      	adds	r3, #1
 8008912:	6062      	str	r2, [r4, #4]
 8008914:	9345      	str	r3, [sp, #276]	@ 0x114
 8008916:	e753      	b.n	80087c0 <__ssvfiscanf_r+0x50>
 8008918:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800891a:	4621      	mov	r1, r4
 800891c:	4630      	mov	r0, r6
 800891e:	4798      	blx	r3
 8008920:	2800      	cmp	r0, #0
 8008922:	d0eb      	beq.n	80088fc <__ssvfiscanf_r+0x18c>
 8008924:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008926:	2800      	cmp	r0, #0
 8008928:	f040 808b 	bne.w	8008a42 <__ssvfiscanf_r+0x2d2>
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	e08b      	b.n	8008a4a <__ssvfiscanf_r+0x2da>
 8008932:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008934:	f042 0220 	orr.w	r2, r2, #32
 8008938:	9241      	str	r2, [sp, #260]	@ 0x104
 800893a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800893c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008940:	9241      	str	r2, [sp, #260]	@ 0x104
 8008942:	2210      	movs	r2, #16
 8008944:	2b6e      	cmp	r3, #110	@ 0x6e
 8008946:	9242      	str	r2, [sp, #264]	@ 0x108
 8008948:	d902      	bls.n	8008950 <__ssvfiscanf_r+0x1e0>
 800894a:	e005      	b.n	8008958 <__ssvfiscanf_r+0x1e8>
 800894c:	2300      	movs	r3, #0
 800894e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008950:	2303      	movs	r3, #3
 8008952:	e002      	b.n	800895a <__ssvfiscanf_r+0x1ea>
 8008954:	2308      	movs	r3, #8
 8008956:	9342      	str	r3, [sp, #264]	@ 0x108
 8008958:	2304      	movs	r3, #4
 800895a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800895c:	6863      	ldr	r3, [r4, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	dd39      	ble.n	80089d6 <__ssvfiscanf_r+0x266>
 8008962:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008964:	0659      	lsls	r1, r3, #25
 8008966:	d404      	bmi.n	8008972 <__ssvfiscanf_r+0x202>
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	781a      	ldrb	r2, [r3, #0]
 800896c:	5cba      	ldrb	r2, [r7, r2]
 800896e:	0712      	lsls	r2, r2, #28
 8008970:	d438      	bmi.n	80089e4 <__ssvfiscanf_r+0x274>
 8008972:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008974:	2b02      	cmp	r3, #2
 8008976:	dc47      	bgt.n	8008a08 <__ssvfiscanf_r+0x298>
 8008978:	466b      	mov	r3, sp
 800897a:	4622      	mov	r2, r4
 800897c:	a941      	add	r1, sp, #260	@ 0x104
 800897e:	4630      	mov	r0, r6
 8008980:	f000 f86c 	bl	8008a5c <_scanf_chars>
 8008984:	2801      	cmp	r0, #1
 8008986:	d064      	beq.n	8008a52 <__ssvfiscanf_r+0x2e2>
 8008988:	2802      	cmp	r0, #2
 800898a:	f47f af19 	bne.w	80087c0 <__ssvfiscanf_r+0x50>
 800898e:	e7c9      	b.n	8008924 <__ssvfiscanf_r+0x1b4>
 8008990:	220a      	movs	r2, #10
 8008992:	e7d7      	b.n	8008944 <__ssvfiscanf_r+0x1d4>
 8008994:	4629      	mov	r1, r5
 8008996:	4640      	mov	r0, r8
 8008998:	f000 fa5a 	bl	8008e50 <__sccl>
 800899c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800899e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089a2:	9341      	str	r3, [sp, #260]	@ 0x104
 80089a4:	4605      	mov	r5, r0
 80089a6:	2301      	movs	r3, #1
 80089a8:	e7d7      	b.n	800895a <__ssvfiscanf_r+0x1ea>
 80089aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80089ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089b0:	9341      	str	r3, [sp, #260]	@ 0x104
 80089b2:	2300      	movs	r3, #0
 80089b4:	e7d1      	b.n	800895a <__ssvfiscanf_r+0x1ea>
 80089b6:	2302      	movs	r3, #2
 80089b8:	e7cf      	b.n	800895a <__ssvfiscanf_r+0x1ea>
 80089ba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80089bc:	06c3      	lsls	r3, r0, #27
 80089be:	f53f aeff 	bmi.w	80087c0 <__ssvfiscanf_r+0x50>
 80089c2:	9b00      	ldr	r3, [sp, #0]
 80089c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80089c6:	1d19      	adds	r1, r3, #4
 80089c8:	9100      	str	r1, [sp, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	07c0      	lsls	r0, r0, #31
 80089ce:	bf4c      	ite	mi
 80089d0:	801a      	strhmi	r2, [r3, #0]
 80089d2:	601a      	strpl	r2, [r3, #0]
 80089d4:	e6f4      	b.n	80087c0 <__ssvfiscanf_r+0x50>
 80089d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80089d8:	4621      	mov	r1, r4
 80089da:	4630      	mov	r0, r6
 80089dc:	4798      	blx	r3
 80089de:	2800      	cmp	r0, #0
 80089e0:	d0bf      	beq.n	8008962 <__ssvfiscanf_r+0x1f2>
 80089e2:	e79f      	b.n	8008924 <__ssvfiscanf_r+0x1b4>
 80089e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80089e6:	3201      	adds	r2, #1
 80089e8:	9245      	str	r2, [sp, #276]	@ 0x114
 80089ea:	6862      	ldr	r2, [r4, #4]
 80089ec:	3a01      	subs	r2, #1
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	6062      	str	r2, [r4, #4]
 80089f2:	dd02      	ble.n	80089fa <__ssvfiscanf_r+0x28a>
 80089f4:	3301      	adds	r3, #1
 80089f6:	6023      	str	r3, [r4, #0]
 80089f8:	e7b6      	b.n	8008968 <__ssvfiscanf_r+0x1f8>
 80089fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80089fc:	4621      	mov	r1, r4
 80089fe:	4630      	mov	r0, r6
 8008a00:	4798      	blx	r3
 8008a02:	2800      	cmp	r0, #0
 8008a04:	d0b0      	beq.n	8008968 <__ssvfiscanf_r+0x1f8>
 8008a06:	e78d      	b.n	8008924 <__ssvfiscanf_r+0x1b4>
 8008a08:	2b04      	cmp	r3, #4
 8008a0a:	dc0f      	bgt.n	8008a2c <__ssvfiscanf_r+0x2bc>
 8008a0c:	466b      	mov	r3, sp
 8008a0e:	4622      	mov	r2, r4
 8008a10:	a941      	add	r1, sp, #260	@ 0x104
 8008a12:	4630      	mov	r0, r6
 8008a14:	f000 f87c 	bl	8008b10 <_scanf_i>
 8008a18:	e7b4      	b.n	8008984 <__ssvfiscanf_r+0x214>
 8008a1a:	bf00      	nop
 8008a1c:	080086bd 	.word	0x080086bd
 8008a20:	08008737 	.word	0x08008737
 8008a24:	08009cd1 	.word	0x08009cd1
 8008a28:	08009b62 	.word	0x08009b62
 8008a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a58 <__ssvfiscanf_r+0x2e8>)
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f43f aec6 	beq.w	80087c0 <__ssvfiscanf_r+0x50>
 8008a34:	466b      	mov	r3, sp
 8008a36:	4622      	mov	r2, r4
 8008a38:	a941      	add	r1, sp, #260	@ 0x104
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	f3af 8000 	nop.w
 8008a40:	e7a0      	b.n	8008984 <__ssvfiscanf_r+0x214>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	065b      	lsls	r3, r3, #25
 8008a46:	f53f af71 	bmi.w	800892c <__ssvfiscanf_r+0x1bc>
 8008a4a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a52:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008a54:	e7f9      	b.n	8008a4a <__ssvfiscanf_r+0x2da>
 8008a56:	bf00      	nop
 8008a58:	00000000 	.word	0x00000000

08008a5c <_scanf_chars>:
 8008a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a60:	4615      	mov	r5, r2
 8008a62:	688a      	ldr	r2, [r1, #8]
 8008a64:	4680      	mov	r8, r0
 8008a66:	460c      	mov	r4, r1
 8008a68:	b932      	cbnz	r2, 8008a78 <_scanf_chars+0x1c>
 8008a6a:	698a      	ldr	r2, [r1, #24]
 8008a6c:	2a00      	cmp	r2, #0
 8008a6e:	bf14      	ite	ne
 8008a70:	f04f 32ff 	movne.w	r2, #4294967295
 8008a74:	2201      	moveq	r2, #1
 8008a76:	608a      	str	r2, [r1, #8]
 8008a78:	6822      	ldr	r2, [r4, #0]
 8008a7a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008b0c <_scanf_chars+0xb0>
 8008a7e:	06d1      	lsls	r1, r2, #27
 8008a80:	bf5f      	itttt	pl
 8008a82:	681a      	ldrpl	r2, [r3, #0]
 8008a84:	1d11      	addpl	r1, r2, #4
 8008a86:	6019      	strpl	r1, [r3, #0]
 8008a88:	6816      	ldrpl	r6, [r2, #0]
 8008a8a:	2700      	movs	r7, #0
 8008a8c:	69a0      	ldr	r0, [r4, #24]
 8008a8e:	b188      	cbz	r0, 8008ab4 <_scanf_chars+0x58>
 8008a90:	2801      	cmp	r0, #1
 8008a92:	d107      	bne.n	8008aa4 <_scanf_chars+0x48>
 8008a94:	682b      	ldr	r3, [r5, #0]
 8008a96:	781a      	ldrb	r2, [r3, #0]
 8008a98:	6963      	ldr	r3, [r4, #20]
 8008a9a:	5c9b      	ldrb	r3, [r3, r2]
 8008a9c:	b953      	cbnz	r3, 8008ab4 <_scanf_chars+0x58>
 8008a9e:	2f00      	cmp	r7, #0
 8008aa0:	d031      	beq.n	8008b06 <_scanf_chars+0xaa>
 8008aa2:	e022      	b.n	8008aea <_scanf_chars+0x8e>
 8008aa4:	2802      	cmp	r0, #2
 8008aa6:	d120      	bne.n	8008aea <_scanf_chars+0x8e>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008ab0:	071b      	lsls	r3, r3, #28
 8008ab2:	d41a      	bmi.n	8008aea <_scanf_chars+0x8e>
 8008ab4:	6823      	ldr	r3, [r4, #0]
 8008ab6:	06da      	lsls	r2, r3, #27
 8008ab8:	bf5e      	ittt	pl
 8008aba:	682b      	ldrpl	r3, [r5, #0]
 8008abc:	781b      	ldrbpl	r3, [r3, #0]
 8008abe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008ac2:	682a      	ldr	r2, [r5, #0]
 8008ac4:	686b      	ldr	r3, [r5, #4]
 8008ac6:	3201      	adds	r2, #1
 8008ac8:	602a      	str	r2, [r5, #0]
 8008aca:	68a2      	ldr	r2, [r4, #8]
 8008acc:	3b01      	subs	r3, #1
 8008ace:	3a01      	subs	r2, #1
 8008ad0:	606b      	str	r3, [r5, #4]
 8008ad2:	3701      	adds	r7, #1
 8008ad4:	60a2      	str	r2, [r4, #8]
 8008ad6:	b142      	cbz	r2, 8008aea <_scanf_chars+0x8e>
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	dcd7      	bgt.n	8008a8c <_scanf_chars+0x30>
 8008adc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4640      	mov	r0, r8
 8008ae4:	4798      	blx	r3
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d0d0      	beq.n	8008a8c <_scanf_chars+0x30>
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	f013 0310 	ands.w	r3, r3, #16
 8008af0:	d105      	bne.n	8008afe <_scanf_chars+0xa2>
 8008af2:	68e2      	ldr	r2, [r4, #12]
 8008af4:	3201      	adds	r2, #1
 8008af6:	60e2      	str	r2, [r4, #12]
 8008af8:	69a2      	ldr	r2, [r4, #24]
 8008afa:	b102      	cbz	r2, 8008afe <_scanf_chars+0xa2>
 8008afc:	7033      	strb	r3, [r6, #0]
 8008afe:	6923      	ldr	r3, [r4, #16]
 8008b00:	443b      	add	r3, r7
 8008b02:	6123      	str	r3, [r4, #16]
 8008b04:	2000      	movs	r0, #0
 8008b06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b0a:	bf00      	nop
 8008b0c:	08009cd1 	.word	0x08009cd1

08008b10 <_scanf_i>:
 8008b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	4698      	mov	r8, r3
 8008b16:	4b74      	ldr	r3, [pc, #464]	@ (8008ce8 <_scanf_i+0x1d8>)
 8008b18:	460c      	mov	r4, r1
 8008b1a:	4682      	mov	sl, r0
 8008b1c:	4616      	mov	r6, r2
 8008b1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b22:	b087      	sub	sp, #28
 8008b24:	ab03      	add	r3, sp, #12
 8008b26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008b2a:	4b70      	ldr	r3, [pc, #448]	@ (8008cec <_scanf_i+0x1dc>)
 8008b2c:	69a1      	ldr	r1, [r4, #24]
 8008b2e:	4a70      	ldr	r2, [pc, #448]	@ (8008cf0 <_scanf_i+0x1e0>)
 8008b30:	2903      	cmp	r1, #3
 8008b32:	bf08      	it	eq
 8008b34:	461a      	moveq	r2, r3
 8008b36:	68a3      	ldr	r3, [r4, #8]
 8008b38:	9201      	str	r2, [sp, #4]
 8008b3a:	1e5a      	subs	r2, r3, #1
 8008b3c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008b40:	bf88      	it	hi
 8008b42:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b46:	4627      	mov	r7, r4
 8008b48:	bf82      	ittt	hi
 8008b4a:	eb03 0905 	addhi.w	r9, r3, r5
 8008b4e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b52:	60a3      	strhi	r3, [r4, #8]
 8008b54:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008b58:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008b5c:	bf98      	it	ls
 8008b5e:	f04f 0900 	movls.w	r9, #0
 8008b62:	6023      	str	r3, [r4, #0]
 8008b64:	463d      	mov	r5, r7
 8008b66:	f04f 0b00 	mov.w	fp, #0
 8008b6a:	6831      	ldr	r1, [r6, #0]
 8008b6c:	ab03      	add	r3, sp, #12
 8008b6e:	7809      	ldrb	r1, [r1, #0]
 8008b70:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008b74:	2202      	movs	r2, #2
 8008b76:	f7f7 fb43 	bl	8000200 <memchr>
 8008b7a:	b328      	cbz	r0, 8008bc8 <_scanf_i+0xb8>
 8008b7c:	f1bb 0f01 	cmp.w	fp, #1
 8008b80:	d159      	bne.n	8008c36 <_scanf_i+0x126>
 8008b82:	6862      	ldr	r2, [r4, #4]
 8008b84:	b92a      	cbnz	r2, 8008b92 <_scanf_i+0x82>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	2108      	movs	r1, #8
 8008b8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b8e:	6061      	str	r1, [r4, #4]
 8008b90:	6022      	str	r2, [r4, #0]
 8008b92:	6822      	ldr	r2, [r4, #0]
 8008b94:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008b98:	6022      	str	r2, [r4, #0]
 8008b9a:	68a2      	ldr	r2, [r4, #8]
 8008b9c:	1e51      	subs	r1, r2, #1
 8008b9e:	60a1      	str	r1, [r4, #8]
 8008ba0:	b192      	cbz	r2, 8008bc8 <_scanf_i+0xb8>
 8008ba2:	6832      	ldr	r2, [r6, #0]
 8008ba4:	1c51      	adds	r1, r2, #1
 8008ba6:	6031      	str	r1, [r6, #0]
 8008ba8:	7812      	ldrb	r2, [r2, #0]
 8008baa:	f805 2b01 	strb.w	r2, [r5], #1
 8008bae:	6872      	ldr	r2, [r6, #4]
 8008bb0:	3a01      	subs	r2, #1
 8008bb2:	2a00      	cmp	r2, #0
 8008bb4:	6072      	str	r2, [r6, #4]
 8008bb6:	dc07      	bgt.n	8008bc8 <_scanf_i+0xb8>
 8008bb8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4650      	mov	r0, sl
 8008bc0:	4790      	blx	r2
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	f040 8085 	bne.w	8008cd2 <_scanf_i+0x1c2>
 8008bc8:	f10b 0b01 	add.w	fp, fp, #1
 8008bcc:	f1bb 0f03 	cmp.w	fp, #3
 8008bd0:	d1cb      	bne.n	8008b6a <_scanf_i+0x5a>
 8008bd2:	6863      	ldr	r3, [r4, #4]
 8008bd4:	b90b      	cbnz	r3, 8008bda <_scanf_i+0xca>
 8008bd6:	230a      	movs	r3, #10
 8008bd8:	6063      	str	r3, [r4, #4]
 8008bda:	6863      	ldr	r3, [r4, #4]
 8008bdc:	4945      	ldr	r1, [pc, #276]	@ (8008cf4 <_scanf_i+0x1e4>)
 8008bde:	6960      	ldr	r0, [r4, #20]
 8008be0:	1ac9      	subs	r1, r1, r3
 8008be2:	f000 f935 	bl	8008e50 <__sccl>
 8008be6:	f04f 0b00 	mov.w	fp, #0
 8008bea:	68a3      	ldr	r3, [r4, #8]
 8008bec:	6822      	ldr	r2, [r4, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d03d      	beq.n	8008c6e <_scanf_i+0x15e>
 8008bf2:	6831      	ldr	r1, [r6, #0]
 8008bf4:	6960      	ldr	r0, [r4, #20]
 8008bf6:	f891 c000 	ldrb.w	ip, [r1]
 8008bfa:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d035      	beq.n	8008c6e <_scanf_i+0x15e>
 8008c02:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008c06:	d124      	bne.n	8008c52 <_scanf_i+0x142>
 8008c08:	0510      	lsls	r0, r2, #20
 8008c0a:	d522      	bpl.n	8008c52 <_scanf_i+0x142>
 8008c0c:	f10b 0b01 	add.w	fp, fp, #1
 8008c10:	f1b9 0f00 	cmp.w	r9, #0
 8008c14:	d003      	beq.n	8008c1e <_scanf_i+0x10e>
 8008c16:	3301      	adds	r3, #1
 8008c18:	f109 39ff 	add.w	r9, r9, #4294967295
 8008c1c:	60a3      	str	r3, [r4, #8]
 8008c1e:	6873      	ldr	r3, [r6, #4]
 8008c20:	3b01      	subs	r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	6073      	str	r3, [r6, #4]
 8008c26:	dd1b      	ble.n	8008c60 <_scanf_i+0x150>
 8008c28:	6833      	ldr	r3, [r6, #0]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	6033      	str	r3, [r6, #0]
 8008c2e:	68a3      	ldr	r3, [r4, #8]
 8008c30:	3b01      	subs	r3, #1
 8008c32:	60a3      	str	r3, [r4, #8]
 8008c34:	e7d9      	b.n	8008bea <_scanf_i+0xda>
 8008c36:	f1bb 0f02 	cmp.w	fp, #2
 8008c3a:	d1ae      	bne.n	8008b9a <_scanf_i+0x8a>
 8008c3c:	6822      	ldr	r2, [r4, #0]
 8008c3e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008c42:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008c46:	d1c4      	bne.n	8008bd2 <_scanf_i+0xc2>
 8008c48:	2110      	movs	r1, #16
 8008c4a:	6061      	str	r1, [r4, #4]
 8008c4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c50:	e7a2      	b.n	8008b98 <_scanf_i+0x88>
 8008c52:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008c56:	6022      	str	r2, [r4, #0]
 8008c58:	780b      	ldrb	r3, [r1, #0]
 8008c5a:	f805 3b01 	strb.w	r3, [r5], #1
 8008c5e:	e7de      	b.n	8008c1e <_scanf_i+0x10e>
 8008c60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008c64:	4631      	mov	r1, r6
 8008c66:	4650      	mov	r0, sl
 8008c68:	4798      	blx	r3
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	d0df      	beq.n	8008c2e <_scanf_i+0x11e>
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	05d9      	lsls	r1, r3, #23
 8008c72:	d50d      	bpl.n	8008c90 <_scanf_i+0x180>
 8008c74:	42bd      	cmp	r5, r7
 8008c76:	d909      	bls.n	8008c8c <_scanf_i+0x17c>
 8008c78:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008c7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c80:	4632      	mov	r2, r6
 8008c82:	4650      	mov	r0, sl
 8008c84:	4798      	blx	r3
 8008c86:	f105 39ff 	add.w	r9, r5, #4294967295
 8008c8a:	464d      	mov	r5, r9
 8008c8c:	42bd      	cmp	r5, r7
 8008c8e:	d028      	beq.n	8008ce2 <_scanf_i+0x1d2>
 8008c90:	6822      	ldr	r2, [r4, #0]
 8008c92:	f012 0210 	ands.w	r2, r2, #16
 8008c96:	d113      	bne.n	8008cc0 <_scanf_i+0x1b0>
 8008c98:	702a      	strb	r2, [r5, #0]
 8008c9a:	6863      	ldr	r3, [r4, #4]
 8008c9c:	9e01      	ldr	r6, [sp, #4]
 8008c9e:	4639      	mov	r1, r7
 8008ca0:	4650      	mov	r0, sl
 8008ca2:	47b0      	blx	r6
 8008ca4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca8:	6821      	ldr	r1, [r4, #0]
 8008caa:	1d1a      	adds	r2, r3, #4
 8008cac:	f8c8 2000 	str.w	r2, [r8]
 8008cb0:	f011 0f20 	tst.w	r1, #32
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	d00f      	beq.n	8008cd8 <_scanf_i+0x1c8>
 8008cb8:	6018      	str	r0, [r3, #0]
 8008cba:	68e3      	ldr	r3, [r4, #12]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	60e3      	str	r3, [r4, #12]
 8008cc0:	6923      	ldr	r3, [r4, #16]
 8008cc2:	1bed      	subs	r5, r5, r7
 8008cc4:	445d      	add	r5, fp
 8008cc6:	442b      	add	r3, r5
 8008cc8:	6123      	str	r3, [r4, #16]
 8008cca:	2000      	movs	r0, #0
 8008ccc:	b007      	add	sp, #28
 8008cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd2:	f04f 0b00 	mov.w	fp, #0
 8008cd6:	e7ca      	b.n	8008c6e <_scanf_i+0x15e>
 8008cd8:	07ca      	lsls	r2, r1, #31
 8008cda:	bf4c      	ite	mi
 8008cdc:	8018      	strhmi	r0, [r3, #0]
 8008cde:	6018      	strpl	r0, [r3, #0]
 8008ce0:	e7eb      	b.n	8008cba <_scanf_i+0x1aa>
 8008ce2:	2001      	movs	r0, #1
 8008ce4:	e7f2      	b.n	8008ccc <_scanf_i+0x1bc>
 8008ce6:	bf00      	nop
 8008ce8:	08009a20 	.word	0x08009a20
 8008cec:	08009181 	.word	0x08009181
 8008cf0:	08009261 	.word	0x08009261
 8008cf4:	08009b7d 	.word	0x08009b7d

08008cf8 <__sflush_r>:
 8008cf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d00:	0716      	lsls	r6, r2, #28
 8008d02:	4605      	mov	r5, r0
 8008d04:	460c      	mov	r4, r1
 8008d06:	d454      	bmi.n	8008db2 <__sflush_r+0xba>
 8008d08:	684b      	ldr	r3, [r1, #4]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	dc02      	bgt.n	8008d14 <__sflush_r+0x1c>
 8008d0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	dd48      	ble.n	8008da6 <__sflush_r+0xae>
 8008d14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d16:	2e00      	cmp	r6, #0
 8008d18:	d045      	beq.n	8008da6 <__sflush_r+0xae>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d20:	682f      	ldr	r7, [r5, #0]
 8008d22:	6a21      	ldr	r1, [r4, #32]
 8008d24:	602b      	str	r3, [r5, #0]
 8008d26:	d030      	beq.n	8008d8a <__sflush_r+0x92>
 8008d28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d2a:	89a3      	ldrh	r3, [r4, #12]
 8008d2c:	0759      	lsls	r1, r3, #29
 8008d2e:	d505      	bpl.n	8008d3c <__sflush_r+0x44>
 8008d30:	6863      	ldr	r3, [r4, #4]
 8008d32:	1ad2      	subs	r2, r2, r3
 8008d34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d36:	b10b      	cbz	r3, 8008d3c <__sflush_r+0x44>
 8008d38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d3a:	1ad2      	subs	r2, r2, r3
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d40:	6a21      	ldr	r1, [r4, #32]
 8008d42:	4628      	mov	r0, r5
 8008d44:	47b0      	blx	r6
 8008d46:	1c43      	adds	r3, r0, #1
 8008d48:	89a3      	ldrh	r3, [r4, #12]
 8008d4a:	d106      	bne.n	8008d5a <__sflush_r+0x62>
 8008d4c:	6829      	ldr	r1, [r5, #0]
 8008d4e:	291d      	cmp	r1, #29
 8008d50:	d82b      	bhi.n	8008daa <__sflush_r+0xb2>
 8008d52:	4a2a      	ldr	r2, [pc, #168]	@ (8008dfc <__sflush_r+0x104>)
 8008d54:	40ca      	lsrs	r2, r1
 8008d56:	07d6      	lsls	r6, r2, #31
 8008d58:	d527      	bpl.n	8008daa <__sflush_r+0xb2>
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	6062      	str	r2, [r4, #4]
 8008d5e:	04d9      	lsls	r1, r3, #19
 8008d60:	6922      	ldr	r2, [r4, #16]
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	d504      	bpl.n	8008d70 <__sflush_r+0x78>
 8008d66:	1c42      	adds	r2, r0, #1
 8008d68:	d101      	bne.n	8008d6e <__sflush_r+0x76>
 8008d6a:	682b      	ldr	r3, [r5, #0]
 8008d6c:	b903      	cbnz	r3, 8008d70 <__sflush_r+0x78>
 8008d6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d72:	602f      	str	r7, [r5, #0]
 8008d74:	b1b9      	cbz	r1, 8008da6 <__sflush_r+0xae>
 8008d76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d7a:	4299      	cmp	r1, r3
 8008d7c:	d002      	beq.n	8008d84 <__sflush_r+0x8c>
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f7fe feca 	bl	8007b18 <_free_r>
 8008d84:	2300      	movs	r3, #0
 8008d86:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d88:	e00d      	b.n	8008da6 <__sflush_r+0xae>
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	47b0      	blx	r6
 8008d90:	4602      	mov	r2, r0
 8008d92:	1c50      	adds	r0, r2, #1
 8008d94:	d1c9      	bne.n	8008d2a <__sflush_r+0x32>
 8008d96:	682b      	ldr	r3, [r5, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d0c6      	beq.n	8008d2a <__sflush_r+0x32>
 8008d9c:	2b1d      	cmp	r3, #29
 8008d9e:	d001      	beq.n	8008da4 <__sflush_r+0xac>
 8008da0:	2b16      	cmp	r3, #22
 8008da2:	d11e      	bne.n	8008de2 <__sflush_r+0xea>
 8008da4:	602f      	str	r7, [r5, #0]
 8008da6:	2000      	movs	r0, #0
 8008da8:	e022      	b.n	8008df0 <__sflush_r+0xf8>
 8008daa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dae:	b21b      	sxth	r3, r3
 8008db0:	e01b      	b.n	8008dea <__sflush_r+0xf2>
 8008db2:	690f      	ldr	r7, [r1, #16]
 8008db4:	2f00      	cmp	r7, #0
 8008db6:	d0f6      	beq.n	8008da6 <__sflush_r+0xae>
 8008db8:	0793      	lsls	r3, r2, #30
 8008dba:	680e      	ldr	r6, [r1, #0]
 8008dbc:	bf08      	it	eq
 8008dbe:	694b      	ldreq	r3, [r1, #20]
 8008dc0:	600f      	str	r7, [r1, #0]
 8008dc2:	bf18      	it	ne
 8008dc4:	2300      	movne	r3, #0
 8008dc6:	eba6 0807 	sub.w	r8, r6, r7
 8008dca:	608b      	str	r3, [r1, #8]
 8008dcc:	f1b8 0f00 	cmp.w	r8, #0
 8008dd0:	dde9      	ble.n	8008da6 <__sflush_r+0xae>
 8008dd2:	6a21      	ldr	r1, [r4, #32]
 8008dd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008dd6:	4643      	mov	r3, r8
 8008dd8:	463a      	mov	r2, r7
 8008dda:	4628      	mov	r0, r5
 8008ddc:	47b0      	blx	r6
 8008dde:	2800      	cmp	r0, #0
 8008de0:	dc08      	bgt.n	8008df4 <__sflush_r+0xfc>
 8008de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008de6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dea:	81a3      	strh	r3, [r4, #12]
 8008dec:	f04f 30ff 	mov.w	r0, #4294967295
 8008df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008df4:	4407      	add	r7, r0
 8008df6:	eba8 0800 	sub.w	r8, r8, r0
 8008dfa:	e7e7      	b.n	8008dcc <__sflush_r+0xd4>
 8008dfc:	20400001 	.word	0x20400001

08008e00 <_fflush_r>:
 8008e00:	b538      	push	{r3, r4, r5, lr}
 8008e02:	690b      	ldr	r3, [r1, #16]
 8008e04:	4605      	mov	r5, r0
 8008e06:	460c      	mov	r4, r1
 8008e08:	b913      	cbnz	r3, 8008e10 <_fflush_r+0x10>
 8008e0a:	2500      	movs	r5, #0
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	bd38      	pop	{r3, r4, r5, pc}
 8008e10:	b118      	cbz	r0, 8008e1a <_fflush_r+0x1a>
 8008e12:	6a03      	ldr	r3, [r0, #32]
 8008e14:	b90b      	cbnz	r3, 8008e1a <_fflush_r+0x1a>
 8008e16:	f7fd fec7 	bl	8006ba8 <__sinit>
 8008e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0f3      	beq.n	8008e0a <_fflush_r+0xa>
 8008e22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e24:	07d0      	lsls	r0, r2, #31
 8008e26:	d404      	bmi.n	8008e32 <_fflush_r+0x32>
 8008e28:	0599      	lsls	r1, r3, #22
 8008e2a:	d402      	bmi.n	8008e32 <_fflush_r+0x32>
 8008e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e2e:	f7fe f818 	bl	8006e62 <__retarget_lock_acquire_recursive>
 8008e32:	4628      	mov	r0, r5
 8008e34:	4621      	mov	r1, r4
 8008e36:	f7ff ff5f 	bl	8008cf8 <__sflush_r>
 8008e3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e3c:	07da      	lsls	r2, r3, #31
 8008e3e:	4605      	mov	r5, r0
 8008e40:	d4e4      	bmi.n	8008e0c <_fflush_r+0xc>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	059b      	lsls	r3, r3, #22
 8008e46:	d4e1      	bmi.n	8008e0c <_fflush_r+0xc>
 8008e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e4a:	f7fe f80b 	bl	8006e64 <__retarget_lock_release_recursive>
 8008e4e:	e7dd      	b.n	8008e0c <_fflush_r+0xc>

08008e50 <__sccl>:
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	780b      	ldrb	r3, [r1, #0]
 8008e54:	4604      	mov	r4, r0
 8008e56:	2b5e      	cmp	r3, #94	@ 0x5e
 8008e58:	bf0b      	itete	eq
 8008e5a:	784b      	ldrbeq	r3, [r1, #1]
 8008e5c:	1c4a      	addne	r2, r1, #1
 8008e5e:	1c8a      	addeq	r2, r1, #2
 8008e60:	2100      	movne	r1, #0
 8008e62:	bf08      	it	eq
 8008e64:	2101      	moveq	r1, #1
 8008e66:	3801      	subs	r0, #1
 8008e68:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008e6c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008e70:	42a8      	cmp	r0, r5
 8008e72:	d1fb      	bne.n	8008e6c <__sccl+0x1c>
 8008e74:	b90b      	cbnz	r3, 8008e7a <__sccl+0x2a>
 8008e76:	1e50      	subs	r0, r2, #1
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
 8008e7a:	f081 0101 	eor.w	r1, r1, #1
 8008e7e:	54e1      	strb	r1, [r4, r3]
 8008e80:	4610      	mov	r0, r2
 8008e82:	4602      	mov	r2, r0
 8008e84:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008e88:	2d2d      	cmp	r5, #45	@ 0x2d
 8008e8a:	d005      	beq.n	8008e98 <__sccl+0x48>
 8008e8c:	2d5d      	cmp	r5, #93	@ 0x5d
 8008e8e:	d016      	beq.n	8008ebe <__sccl+0x6e>
 8008e90:	2d00      	cmp	r5, #0
 8008e92:	d0f1      	beq.n	8008e78 <__sccl+0x28>
 8008e94:	462b      	mov	r3, r5
 8008e96:	e7f2      	b.n	8008e7e <__sccl+0x2e>
 8008e98:	7846      	ldrb	r6, [r0, #1]
 8008e9a:	2e5d      	cmp	r6, #93	@ 0x5d
 8008e9c:	d0fa      	beq.n	8008e94 <__sccl+0x44>
 8008e9e:	42b3      	cmp	r3, r6
 8008ea0:	dcf8      	bgt.n	8008e94 <__sccl+0x44>
 8008ea2:	3002      	adds	r0, #2
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	3201      	adds	r2, #1
 8008ea8:	4296      	cmp	r6, r2
 8008eaa:	54a1      	strb	r1, [r4, r2]
 8008eac:	dcfb      	bgt.n	8008ea6 <__sccl+0x56>
 8008eae:	1af2      	subs	r2, r6, r3
 8008eb0:	3a01      	subs	r2, #1
 8008eb2:	1c5d      	adds	r5, r3, #1
 8008eb4:	42b3      	cmp	r3, r6
 8008eb6:	bfa8      	it	ge
 8008eb8:	2200      	movge	r2, #0
 8008eba:	18ab      	adds	r3, r5, r2
 8008ebc:	e7e1      	b.n	8008e82 <__sccl+0x32>
 8008ebe:	4610      	mov	r0, r2
 8008ec0:	e7da      	b.n	8008e78 <__sccl+0x28>

08008ec2 <__submore>:
 8008ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008eca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ece:	4299      	cmp	r1, r3
 8008ed0:	d11d      	bne.n	8008f0e <__submore+0x4c>
 8008ed2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008ed6:	f7fe fe93 	bl	8007c00 <_malloc_r>
 8008eda:	b918      	cbnz	r0, 8008ee4 <__submore+0x22>
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ee8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008eea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008eee:	6360      	str	r0, [r4, #52]	@ 0x34
 8008ef0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008ef4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ef8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008efc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008f00:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008f04:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008f08:	6020      	str	r0, [r4, #0]
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e7e8      	b.n	8008ee0 <__submore+0x1e>
 8008f0e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008f10:	0077      	lsls	r7, r6, #1
 8008f12:	463a      	mov	r2, r7
 8008f14:	f000 f88c 	bl	8009030 <_realloc_r>
 8008f18:	4605      	mov	r5, r0
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	d0de      	beq.n	8008edc <__submore+0x1a>
 8008f1e:	eb00 0806 	add.w	r8, r0, r6
 8008f22:	4601      	mov	r1, r0
 8008f24:	4632      	mov	r2, r6
 8008f26:	4640      	mov	r0, r8
 8008f28:	f000 f830 	bl	8008f8c <memcpy>
 8008f2c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008f30:	f8c4 8000 	str.w	r8, [r4]
 8008f34:	e7e9      	b.n	8008f0a <__submore+0x48>

08008f36 <memmove>:
 8008f36:	4288      	cmp	r0, r1
 8008f38:	b510      	push	{r4, lr}
 8008f3a:	eb01 0402 	add.w	r4, r1, r2
 8008f3e:	d902      	bls.n	8008f46 <memmove+0x10>
 8008f40:	4284      	cmp	r4, r0
 8008f42:	4623      	mov	r3, r4
 8008f44:	d807      	bhi.n	8008f56 <memmove+0x20>
 8008f46:	1e43      	subs	r3, r0, #1
 8008f48:	42a1      	cmp	r1, r4
 8008f4a:	d008      	beq.n	8008f5e <memmove+0x28>
 8008f4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f50:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f54:	e7f8      	b.n	8008f48 <memmove+0x12>
 8008f56:	4402      	add	r2, r0
 8008f58:	4601      	mov	r1, r0
 8008f5a:	428a      	cmp	r2, r1
 8008f5c:	d100      	bne.n	8008f60 <memmove+0x2a>
 8008f5e:	bd10      	pop	{r4, pc}
 8008f60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f64:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f68:	e7f7      	b.n	8008f5a <memmove+0x24>
	...

08008f6c <_sbrk_r>:
 8008f6c:	b538      	push	{r3, r4, r5, lr}
 8008f6e:	4d06      	ldr	r5, [pc, #24]	@ (8008f88 <_sbrk_r+0x1c>)
 8008f70:	2300      	movs	r3, #0
 8008f72:	4604      	mov	r4, r0
 8008f74:	4608      	mov	r0, r1
 8008f76:	602b      	str	r3, [r5, #0]
 8008f78:	f7f9 fab2 	bl	80024e0 <_sbrk>
 8008f7c:	1c43      	adds	r3, r0, #1
 8008f7e:	d102      	bne.n	8008f86 <_sbrk_r+0x1a>
 8008f80:	682b      	ldr	r3, [r5, #0]
 8008f82:	b103      	cbz	r3, 8008f86 <_sbrk_r+0x1a>
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	bd38      	pop	{r3, r4, r5, pc}
 8008f88:	2000091c 	.word	0x2000091c

08008f8c <memcpy>:
 8008f8c:	440a      	add	r2, r1
 8008f8e:	4291      	cmp	r1, r2
 8008f90:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f94:	d100      	bne.n	8008f98 <memcpy+0xc>
 8008f96:	4770      	bx	lr
 8008f98:	b510      	push	{r4, lr}
 8008f9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fa2:	4291      	cmp	r1, r2
 8008fa4:	d1f9      	bne.n	8008f9a <memcpy+0xe>
 8008fa6:	bd10      	pop	{r4, pc}

08008fa8 <__assert_func>:
 8008fa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008faa:	4614      	mov	r4, r2
 8008fac:	461a      	mov	r2, r3
 8008fae:	4b09      	ldr	r3, [pc, #36]	@ (8008fd4 <__assert_func+0x2c>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	68d8      	ldr	r0, [r3, #12]
 8008fb6:	b14c      	cbz	r4, 8008fcc <__assert_func+0x24>
 8008fb8:	4b07      	ldr	r3, [pc, #28]	@ (8008fd8 <__assert_func+0x30>)
 8008fba:	9100      	str	r1, [sp, #0]
 8008fbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fc0:	4906      	ldr	r1, [pc, #24]	@ (8008fdc <__assert_func+0x34>)
 8008fc2:	462b      	mov	r3, r5
 8008fc4:	f000 f95c 	bl	8009280 <fiprintf>
 8008fc8:	f000 f96c 	bl	80092a4 <abort>
 8008fcc:	4b04      	ldr	r3, [pc, #16]	@ (8008fe0 <__assert_func+0x38>)
 8008fce:	461c      	mov	r4, r3
 8008fd0:	e7f3      	b.n	8008fba <__assert_func+0x12>
 8008fd2:	bf00      	nop
 8008fd4:	20000018 	.word	0x20000018
 8008fd8:	08009b92 	.word	0x08009b92
 8008fdc:	08009b9f 	.word	0x08009b9f
 8008fe0:	08009bcd 	.word	0x08009bcd

08008fe4 <_calloc_r>:
 8008fe4:	b570      	push	{r4, r5, r6, lr}
 8008fe6:	fba1 5402 	umull	r5, r4, r1, r2
 8008fea:	b934      	cbnz	r4, 8008ffa <_calloc_r+0x16>
 8008fec:	4629      	mov	r1, r5
 8008fee:	f7fe fe07 	bl	8007c00 <_malloc_r>
 8008ff2:	4606      	mov	r6, r0
 8008ff4:	b928      	cbnz	r0, 8009002 <_calloc_r+0x1e>
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	bd70      	pop	{r4, r5, r6, pc}
 8008ffa:	220c      	movs	r2, #12
 8008ffc:	6002      	str	r2, [r0, #0]
 8008ffe:	2600      	movs	r6, #0
 8009000:	e7f9      	b.n	8008ff6 <_calloc_r+0x12>
 8009002:	462a      	mov	r2, r5
 8009004:	4621      	mov	r1, r4
 8009006:	f7fd fe98 	bl	8006d3a <memset>
 800900a:	e7f4      	b.n	8008ff6 <_calloc_r+0x12>

0800900c <__ascii_mbtowc>:
 800900c:	b082      	sub	sp, #8
 800900e:	b901      	cbnz	r1, 8009012 <__ascii_mbtowc+0x6>
 8009010:	a901      	add	r1, sp, #4
 8009012:	b142      	cbz	r2, 8009026 <__ascii_mbtowc+0x1a>
 8009014:	b14b      	cbz	r3, 800902a <__ascii_mbtowc+0x1e>
 8009016:	7813      	ldrb	r3, [r2, #0]
 8009018:	600b      	str	r3, [r1, #0]
 800901a:	7812      	ldrb	r2, [r2, #0]
 800901c:	1e10      	subs	r0, r2, #0
 800901e:	bf18      	it	ne
 8009020:	2001      	movne	r0, #1
 8009022:	b002      	add	sp, #8
 8009024:	4770      	bx	lr
 8009026:	4610      	mov	r0, r2
 8009028:	e7fb      	b.n	8009022 <__ascii_mbtowc+0x16>
 800902a:	f06f 0001 	mvn.w	r0, #1
 800902e:	e7f8      	b.n	8009022 <__ascii_mbtowc+0x16>

08009030 <_realloc_r>:
 8009030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009034:	4607      	mov	r7, r0
 8009036:	4614      	mov	r4, r2
 8009038:	460d      	mov	r5, r1
 800903a:	b921      	cbnz	r1, 8009046 <_realloc_r+0x16>
 800903c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009040:	4611      	mov	r1, r2
 8009042:	f7fe bddd 	b.w	8007c00 <_malloc_r>
 8009046:	b92a      	cbnz	r2, 8009054 <_realloc_r+0x24>
 8009048:	f7fe fd66 	bl	8007b18 <_free_r>
 800904c:	4625      	mov	r5, r4
 800904e:	4628      	mov	r0, r5
 8009050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009054:	f000 f92d 	bl	80092b2 <_malloc_usable_size_r>
 8009058:	4284      	cmp	r4, r0
 800905a:	4606      	mov	r6, r0
 800905c:	d802      	bhi.n	8009064 <_realloc_r+0x34>
 800905e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009062:	d8f4      	bhi.n	800904e <_realloc_r+0x1e>
 8009064:	4621      	mov	r1, r4
 8009066:	4638      	mov	r0, r7
 8009068:	f7fe fdca 	bl	8007c00 <_malloc_r>
 800906c:	4680      	mov	r8, r0
 800906e:	b908      	cbnz	r0, 8009074 <_realloc_r+0x44>
 8009070:	4645      	mov	r5, r8
 8009072:	e7ec      	b.n	800904e <_realloc_r+0x1e>
 8009074:	42b4      	cmp	r4, r6
 8009076:	4622      	mov	r2, r4
 8009078:	4629      	mov	r1, r5
 800907a:	bf28      	it	cs
 800907c:	4632      	movcs	r2, r6
 800907e:	f7ff ff85 	bl	8008f8c <memcpy>
 8009082:	4629      	mov	r1, r5
 8009084:	4638      	mov	r0, r7
 8009086:	f7fe fd47 	bl	8007b18 <_free_r>
 800908a:	e7f1      	b.n	8009070 <_realloc_r+0x40>

0800908c <_strtol_l.isra.0>:
 800908c:	2b24      	cmp	r3, #36	@ 0x24
 800908e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009092:	4686      	mov	lr, r0
 8009094:	4690      	mov	r8, r2
 8009096:	d801      	bhi.n	800909c <_strtol_l.isra.0+0x10>
 8009098:	2b01      	cmp	r3, #1
 800909a:	d106      	bne.n	80090aa <_strtol_l.isra.0+0x1e>
 800909c:	f7fd feb6 	bl	8006e0c <__errno>
 80090a0:	2316      	movs	r3, #22
 80090a2:	6003      	str	r3, [r0, #0]
 80090a4:	2000      	movs	r0, #0
 80090a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090aa:	4834      	ldr	r0, [pc, #208]	@ (800917c <_strtol_l.isra.0+0xf0>)
 80090ac:	460d      	mov	r5, r1
 80090ae:	462a      	mov	r2, r5
 80090b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090b4:	5d06      	ldrb	r6, [r0, r4]
 80090b6:	f016 0608 	ands.w	r6, r6, #8
 80090ba:	d1f8      	bne.n	80090ae <_strtol_l.isra.0+0x22>
 80090bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80090be:	d110      	bne.n	80090e2 <_strtol_l.isra.0+0x56>
 80090c0:	782c      	ldrb	r4, [r5, #0]
 80090c2:	2601      	movs	r6, #1
 80090c4:	1c95      	adds	r5, r2, #2
 80090c6:	f033 0210 	bics.w	r2, r3, #16
 80090ca:	d115      	bne.n	80090f8 <_strtol_l.isra.0+0x6c>
 80090cc:	2c30      	cmp	r4, #48	@ 0x30
 80090ce:	d10d      	bne.n	80090ec <_strtol_l.isra.0+0x60>
 80090d0:	782a      	ldrb	r2, [r5, #0]
 80090d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80090d6:	2a58      	cmp	r2, #88	@ 0x58
 80090d8:	d108      	bne.n	80090ec <_strtol_l.isra.0+0x60>
 80090da:	786c      	ldrb	r4, [r5, #1]
 80090dc:	3502      	adds	r5, #2
 80090de:	2310      	movs	r3, #16
 80090e0:	e00a      	b.n	80090f8 <_strtol_l.isra.0+0x6c>
 80090e2:	2c2b      	cmp	r4, #43	@ 0x2b
 80090e4:	bf04      	itt	eq
 80090e6:	782c      	ldrbeq	r4, [r5, #0]
 80090e8:	1c95      	addeq	r5, r2, #2
 80090ea:	e7ec      	b.n	80090c6 <_strtol_l.isra.0+0x3a>
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1f6      	bne.n	80090de <_strtol_l.isra.0+0x52>
 80090f0:	2c30      	cmp	r4, #48	@ 0x30
 80090f2:	bf14      	ite	ne
 80090f4:	230a      	movne	r3, #10
 80090f6:	2308      	moveq	r3, #8
 80090f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80090fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009100:	2200      	movs	r2, #0
 8009102:	fbbc f9f3 	udiv	r9, ip, r3
 8009106:	4610      	mov	r0, r2
 8009108:	fb03 ca19 	mls	sl, r3, r9, ip
 800910c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009110:	2f09      	cmp	r7, #9
 8009112:	d80f      	bhi.n	8009134 <_strtol_l.isra.0+0xa8>
 8009114:	463c      	mov	r4, r7
 8009116:	42a3      	cmp	r3, r4
 8009118:	dd1b      	ble.n	8009152 <_strtol_l.isra.0+0xc6>
 800911a:	1c57      	adds	r7, r2, #1
 800911c:	d007      	beq.n	800912e <_strtol_l.isra.0+0xa2>
 800911e:	4581      	cmp	r9, r0
 8009120:	d314      	bcc.n	800914c <_strtol_l.isra.0+0xc0>
 8009122:	d101      	bne.n	8009128 <_strtol_l.isra.0+0x9c>
 8009124:	45a2      	cmp	sl, r4
 8009126:	db11      	blt.n	800914c <_strtol_l.isra.0+0xc0>
 8009128:	fb00 4003 	mla	r0, r0, r3, r4
 800912c:	2201      	movs	r2, #1
 800912e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009132:	e7eb      	b.n	800910c <_strtol_l.isra.0+0x80>
 8009134:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009138:	2f19      	cmp	r7, #25
 800913a:	d801      	bhi.n	8009140 <_strtol_l.isra.0+0xb4>
 800913c:	3c37      	subs	r4, #55	@ 0x37
 800913e:	e7ea      	b.n	8009116 <_strtol_l.isra.0+0x8a>
 8009140:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009144:	2f19      	cmp	r7, #25
 8009146:	d804      	bhi.n	8009152 <_strtol_l.isra.0+0xc6>
 8009148:	3c57      	subs	r4, #87	@ 0x57
 800914a:	e7e4      	b.n	8009116 <_strtol_l.isra.0+0x8a>
 800914c:	f04f 32ff 	mov.w	r2, #4294967295
 8009150:	e7ed      	b.n	800912e <_strtol_l.isra.0+0xa2>
 8009152:	1c53      	adds	r3, r2, #1
 8009154:	d108      	bne.n	8009168 <_strtol_l.isra.0+0xdc>
 8009156:	2322      	movs	r3, #34	@ 0x22
 8009158:	f8ce 3000 	str.w	r3, [lr]
 800915c:	4660      	mov	r0, ip
 800915e:	f1b8 0f00 	cmp.w	r8, #0
 8009162:	d0a0      	beq.n	80090a6 <_strtol_l.isra.0+0x1a>
 8009164:	1e69      	subs	r1, r5, #1
 8009166:	e006      	b.n	8009176 <_strtol_l.isra.0+0xea>
 8009168:	b106      	cbz	r6, 800916c <_strtol_l.isra.0+0xe0>
 800916a:	4240      	negs	r0, r0
 800916c:	f1b8 0f00 	cmp.w	r8, #0
 8009170:	d099      	beq.n	80090a6 <_strtol_l.isra.0+0x1a>
 8009172:	2a00      	cmp	r2, #0
 8009174:	d1f6      	bne.n	8009164 <_strtol_l.isra.0+0xd8>
 8009176:	f8c8 1000 	str.w	r1, [r8]
 800917a:	e794      	b.n	80090a6 <_strtol_l.isra.0+0x1a>
 800917c:	08009cd1 	.word	0x08009cd1

08009180 <_strtol_r>:
 8009180:	f7ff bf84 	b.w	800908c <_strtol_l.isra.0>

08009184 <_strtoul_l.isra.0>:
 8009184:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009188:	4e34      	ldr	r6, [pc, #208]	@ (800925c <_strtoul_l.isra.0+0xd8>)
 800918a:	4686      	mov	lr, r0
 800918c:	460d      	mov	r5, r1
 800918e:	4628      	mov	r0, r5
 8009190:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009194:	5d37      	ldrb	r7, [r6, r4]
 8009196:	f017 0708 	ands.w	r7, r7, #8
 800919a:	d1f8      	bne.n	800918e <_strtoul_l.isra.0+0xa>
 800919c:	2c2d      	cmp	r4, #45	@ 0x2d
 800919e:	d110      	bne.n	80091c2 <_strtoul_l.isra.0+0x3e>
 80091a0:	782c      	ldrb	r4, [r5, #0]
 80091a2:	2701      	movs	r7, #1
 80091a4:	1c85      	adds	r5, r0, #2
 80091a6:	f033 0010 	bics.w	r0, r3, #16
 80091aa:	d115      	bne.n	80091d8 <_strtoul_l.isra.0+0x54>
 80091ac:	2c30      	cmp	r4, #48	@ 0x30
 80091ae:	d10d      	bne.n	80091cc <_strtoul_l.isra.0+0x48>
 80091b0:	7828      	ldrb	r0, [r5, #0]
 80091b2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80091b6:	2858      	cmp	r0, #88	@ 0x58
 80091b8:	d108      	bne.n	80091cc <_strtoul_l.isra.0+0x48>
 80091ba:	786c      	ldrb	r4, [r5, #1]
 80091bc:	3502      	adds	r5, #2
 80091be:	2310      	movs	r3, #16
 80091c0:	e00a      	b.n	80091d8 <_strtoul_l.isra.0+0x54>
 80091c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80091c4:	bf04      	itt	eq
 80091c6:	782c      	ldrbeq	r4, [r5, #0]
 80091c8:	1c85      	addeq	r5, r0, #2
 80091ca:	e7ec      	b.n	80091a6 <_strtoul_l.isra.0+0x22>
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1f6      	bne.n	80091be <_strtoul_l.isra.0+0x3a>
 80091d0:	2c30      	cmp	r4, #48	@ 0x30
 80091d2:	bf14      	ite	ne
 80091d4:	230a      	movne	r3, #10
 80091d6:	2308      	moveq	r3, #8
 80091d8:	f04f 38ff 	mov.w	r8, #4294967295
 80091dc:	2600      	movs	r6, #0
 80091de:	fbb8 f8f3 	udiv	r8, r8, r3
 80091e2:	fb03 f908 	mul.w	r9, r3, r8
 80091e6:	ea6f 0909 	mvn.w	r9, r9
 80091ea:	4630      	mov	r0, r6
 80091ec:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80091f0:	f1bc 0f09 	cmp.w	ip, #9
 80091f4:	d810      	bhi.n	8009218 <_strtoul_l.isra.0+0x94>
 80091f6:	4664      	mov	r4, ip
 80091f8:	42a3      	cmp	r3, r4
 80091fa:	dd1e      	ble.n	800923a <_strtoul_l.isra.0+0xb6>
 80091fc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009200:	d007      	beq.n	8009212 <_strtoul_l.isra.0+0x8e>
 8009202:	4580      	cmp	r8, r0
 8009204:	d316      	bcc.n	8009234 <_strtoul_l.isra.0+0xb0>
 8009206:	d101      	bne.n	800920c <_strtoul_l.isra.0+0x88>
 8009208:	45a1      	cmp	r9, r4
 800920a:	db13      	blt.n	8009234 <_strtoul_l.isra.0+0xb0>
 800920c:	fb00 4003 	mla	r0, r0, r3, r4
 8009210:	2601      	movs	r6, #1
 8009212:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009216:	e7e9      	b.n	80091ec <_strtoul_l.isra.0+0x68>
 8009218:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800921c:	f1bc 0f19 	cmp.w	ip, #25
 8009220:	d801      	bhi.n	8009226 <_strtoul_l.isra.0+0xa2>
 8009222:	3c37      	subs	r4, #55	@ 0x37
 8009224:	e7e8      	b.n	80091f8 <_strtoul_l.isra.0+0x74>
 8009226:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800922a:	f1bc 0f19 	cmp.w	ip, #25
 800922e:	d804      	bhi.n	800923a <_strtoul_l.isra.0+0xb6>
 8009230:	3c57      	subs	r4, #87	@ 0x57
 8009232:	e7e1      	b.n	80091f8 <_strtoul_l.isra.0+0x74>
 8009234:	f04f 36ff 	mov.w	r6, #4294967295
 8009238:	e7eb      	b.n	8009212 <_strtoul_l.isra.0+0x8e>
 800923a:	1c73      	adds	r3, r6, #1
 800923c:	d106      	bne.n	800924c <_strtoul_l.isra.0+0xc8>
 800923e:	2322      	movs	r3, #34	@ 0x22
 8009240:	f8ce 3000 	str.w	r3, [lr]
 8009244:	4630      	mov	r0, r6
 8009246:	b932      	cbnz	r2, 8009256 <_strtoul_l.isra.0+0xd2>
 8009248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800924c:	b107      	cbz	r7, 8009250 <_strtoul_l.isra.0+0xcc>
 800924e:	4240      	negs	r0, r0
 8009250:	2a00      	cmp	r2, #0
 8009252:	d0f9      	beq.n	8009248 <_strtoul_l.isra.0+0xc4>
 8009254:	b106      	cbz	r6, 8009258 <_strtoul_l.isra.0+0xd4>
 8009256:	1e69      	subs	r1, r5, #1
 8009258:	6011      	str	r1, [r2, #0]
 800925a:	e7f5      	b.n	8009248 <_strtoul_l.isra.0+0xc4>
 800925c:	08009cd1 	.word	0x08009cd1

08009260 <_strtoul_r>:
 8009260:	f7ff bf90 	b.w	8009184 <_strtoul_l.isra.0>

08009264 <__ascii_wctomb>:
 8009264:	4603      	mov	r3, r0
 8009266:	4608      	mov	r0, r1
 8009268:	b141      	cbz	r1, 800927c <__ascii_wctomb+0x18>
 800926a:	2aff      	cmp	r2, #255	@ 0xff
 800926c:	d904      	bls.n	8009278 <__ascii_wctomb+0x14>
 800926e:	228a      	movs	r2, #138	@ 0x8a
 8009270:	601a      	str	r2, [r3, #0]
 8009272:	f04f 30ff 	mov.w	r0, #4294967295
 8009276:	4770      	bx	lr
 8009278:	700a      	strb	r2, [r1, #0]
 800927a:	2001      	movs	r0, #1
 800927c:	4770      	bx	lr
	...

08009280 <fiprintf>:
 8009280:	b40e      	push	{r1, r2, r3}
 8009282:	b503      	push	{r0, r1, lr}
 8009284:	4601      	mov	r1, r0
 8009286:	ab03      	add	r3, sp, #12
 8009288:	4805      	ldr	r0, [pc, #20]	@ (80092a0 <fiprintf+0x20>)
 800928a:	f853 2b04 	ldr.w	r2, [r3], #4
 800928e:	6800      	ldr	r0, [r0, #0]
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	f000 f83f 	bl	8009314 <_vfiprintf_r>
 8009296:	b002      	add	sp, #8
 8009298:	f85d eb04 	ldr.w	lr, [sp], #4
 800929c:	b003      	add	sp, #12
 800929e:	4770      	bx	lr
 80092a0:	20000018 	.word	0x20000018

080092a4 <abort>:
 80092a4:	b508      	push	{r3, lr}
 80092a6:	2006      	movs	r0, #6
 80092a8:	f000 fa08 	bl	80096bc <raise>
 80092ac:	2001      	movs	r0, #1
 80092ae:	f7f9 f89f 	bl	80023f0 <_exit>

080092b2 <_malloc_usable_size_r>:
 80092b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092b6:	1f18      	subs	r0, r3, #4
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	bfbc      	itt	lt
 80092bc:	580b      	ldrlt	r3, [r1, r0]
 80092be:	18c0      	addlt	r0, r0, r3
 80092c0:	4770      	bx	lr

080092c2 <__sfputc_r>:
 80092c2:	6893      	ldr	r3, [r2, #8]
 80092c4:	3b01      	subs	r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	b410      	push	{r4}
 80092ca:	6093      	str	r3, [r2, #8]
 80092cc:	da08      	bge.n	80092e0 <__sfputc_r+0x1e>
 80092ce:	6994      	ldr	r4, [r2, #24]
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	db01      	blt.n	80092d8 <__sfputc_r+0x16>
 80092d4:	290a      	cmp	r1, #10
 80092d6:	d103      	bne.n	80092e0 <__sfputc_r+0x1e>
 80092d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092dc:	f000 b932 	b.w	8009544 <__swbuf_r>
 80092e0:	6813      	ldr	r3, [r2, #0]
 80092e2:	1c58      	adds	r0, r3, #1
 80092e4:	6010      	str	r0, [r2, #0]
 80092e6:	7019      	strb	r1, [r3, #0]
 80092e8:	4608      	mov	r0, r1
 80092ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <__sfputs_r>:
 80092f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f2:	4606      	mov	r6, r0
 80092f4:	460f      	mov	r7, r1
 80092f6:	4614      	mov	r4, r2
 80092f8:	18d5      	adds	r5, r2, r3
 80092fa:	42ac      	cmp	r4, r5
 80092fc:	d101      	bne.n	8009302 <__sfputs_r+0x12>
 80092fe:	2000      	movs	r0, #0
 8009300:	e007      	b.n	8009312 <__sfputs_r+0x22>
 8009302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009306:	463a      	mov	r2, r7
 8009308:	4630      	mov	r0, r6
 800930a:	f7ff ffda 	bl	80092c2 <__sfputc_r>
 800930e:	1c43      	adds	r3, r0, #1
 8009310:	d1f3      	bne.n	80092fa <__sfputs_r+0xa>
 8009312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009314 <_vfiprintf_r>:
 8009314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009318:	460d      	mov	r5, r1
 800931a:	b09d      	sub	sp, #116	@ 0x74
 800931c:	4614      	mov	r4, r2
 800931e:	4698      	mov	r8, r3
 8009320:	4606      	mov	r6, r0
 8009322:	b118      	cbz	r0, 800932c <_vfiprintf_r+0x18>
 8009324:	6a03      	ldr	r3, [r0, #32]
 8009326:	b90b      	cbnz	r3, 800932c <_vfiprintf_r+0x18>
 8009328:	f7fd fc3e 	bl	8006ba8 <__sinit>
 800932c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800932e:	07d9      	lsls	r1, r3, #31
 8009330:	d405      	bmi.n	800933e <_vfiprintf_r+0x2a>
 8009332:	89ab      	ldrh	r3, [r5, #12]
 8009334:	059a      	lsls	r2, r3, #22
 8009336:	d402      	bmi.n	800933e <_vfiprintf_r+0x2a>
 8009338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800933a:	f7fd fd92 	bl	8006e62 <__retarget_lock_acquire_recursive>
 800933e:	89ab      	ldrh	r3, [r5, #12]
 8009340:	071b      	lsls	r3, r3, #28
 8009342:	d501      	bpl.n	8009348 <_vfiprintf_r+0x34>
 8009344:	692b      	ldr	r3, [r5, #16]
 8009346:	b99b      	cbnz	r3, 8009370 <_vfiprintf_r+0x5c>
 8009348:	4629      	mov	r1, r5
 800934a:	4630      	mov	r0, r6
 800934c:	f000 f938 	bl	80095c0 <__swsetup_r>
 8009350:	b170      	cbz	r0, 8009370 <_vfiprintf_r+0x5c>
 8009352:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009354:	07dc      	lsls	r4, r3, #31
 8009356:	d504      	bpl.n	8009362 <_vfiprintf_r+0x4e>
 8009358:	f04f 30ff 	mov.w	r0, #4294967295
 800935c:	b01d      	add	sp, #116	@ 0x74
 800935e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009362:	89ab      	ldrh	r3, [r5, #12]
 8009364:	0598      	lsls	r0, r3, #22
 8009366:	d4f7      	bmi.n	8009358 <_vfiprintf_r+0x44>
 8009368:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800936a:	f7fd fd7b 	bl	8006e64 <__retarget_lock_release_recursive>
 800936e:	e7f3      	b.n	8009358 <_vfiprintf_r+0x44>
 8009370:	2300      	movs	r3, #0
 8009372:	9309      	str	r3, [sp, #36]	@ 0x24
 8009374:	2320      	movs	r3, #32
 8009376:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800937a:	f8cd 800c 	str.w	r8, [sp, #12]
 800937e:	2330      	movs	r3, #48	@ 0x30
 8009380:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009530 <_vfiprintf_r+0x21c>
 8009384:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009388:	f04f 0901 	mov.w	r9, #1
 800938c:	4623      	mov	r3, r4
 800938e:	469a      	mov	sl, r3
 8009390:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009394:	b10a      	cbz	r2, 800939a <_vfiprintf_r+0x86>
 8009396:	2a25      	cmp	r2, #37	@ 0x25
 8009398:	d1f9      	bne.n	800938e <_vfiprintf_r+0x7a>
 800939a:	ebba 0b04 	subs.w	fp, sl, r4
 800939e:	d00b      	beq.n	80093b8 <_vfiprintf_r+0xa4>
 80093a0:	465b      	mov	r3, fp
 80093a2:	4622      	mov	r2, r4
 80093a4:	4629      	mov	r1, r5
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff ffa2 	bl	80092f0 <__sfputs_r>
 80093ac:	3001      	adds	r0, #1
 80093ae:	f000 80a7 	beq.w	8009500 <_vfiprintf_r+0x1ec>
 80093b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093b4:	445a      	add	r2, fp
 80093b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80093b8:	f89a 3000 	ldrb.w	r3, [sl]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 809f 	beq.w	8009500 <_vfiprintf_r+0x1ec>
 80093c2:	2300      	movs	r3, #0
 80093c4:	f04f 32ff 	mov.w	r2, #4294967295
 80093c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093cc:	f10a 0a01 	add.w	sl, sl, #1
 80093d0:	9304      	str	r3, [sp, #16]
 80093d2:	9307      	str	r3, [sp, #28]
 80093d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80093da:	4654      	mov	r4, sl
 80093dc:	2205      	movs	r2, #5
 80093de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e2:	4853      	ldr	r0, [pc, #332]	@ (8009530 <_vfiprintf_r+0x21c>)
 80093e4:	f7f6 ff0c 	bl	8000200 <memchr>
 80093e8:	9a04      	ldr	r2, [sp, #16]
 80093ea:	b9d8      	cbnz	r0, 8009424 <_vfiprintf_r+0x110>
 80093ec:	06d1      	lsls	r1, r2, #27
 80093ee:	bf44      	itt	mi
 80093f0:	2320      	movmi	r3, #32
 80093f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093f6:	0713      	lsls	r3, r2, #28
 80093f8:	bf44      	itt	mi
 80093fa:	232b      	movmi	r3, #43	@ 0x2b
 80093fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009400:	f89a 3000 	ldrb.w	r3, [sl]
 8009404:	2b2a      	cmp	r3, #42	@ 0x2a
 8009406:	d015      	beq.n	8009434 <_vfiprintf_r+0x120>
 8009408:	9a07      	ldr	r2, [sp, #28]
 800940a:	4654      	mov	r4, sl
 800940c:	2000      	movs	r0, #0
 800940e:	f04f 0c0a 	mov.w	ip, #10
 8009412:	4621      	mov	r1, r4
 8009414:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009418:	3b30      	subs	r3, #48	@ 0x30
 800941a:	2b09      	cmp	r3, #9
 800941c:	d94b      	bls.n	80094b6 <_vfiprintf_r+0x1a2>
 800941e:	b1b0      	cbz	r0, 800944e <_vfiprintf_r+0x13a>
 8009420:	9207      	str	r2, [sp, #28]
 8009422:	e014      	b.n	800944e <_vfiprintf_r+0x13a>
 8009424:	eba0 0308 	sub.w	r3, r0, r8
 8009428:	fa09 f303 	lsl.w	r3, r9, r3
 800942c:	4313      	orrs	r3, r2
 800942e:	9304      	str	r3, [sp, #16]
 8009430:	46a2      	mov	sl, r4
 8009432:	e7d2      	b.n	80093da <_vfiprintf_r+0xc6>
 8009434:	9b03      	ldr	r3, [sp, #12]
 8009436:	1d19      	adds	r1, r3, #4
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	9103      	str	r1, [sp, #12]
 800943c:	2b00      	cmp	r3, #0
 800943e:	bfbb      	ittet	lt
 8009440:	425b      	neglt	r3, r3
 8009442:	f042 0202 	orrlt.w	r2, r2, #2
 8009446:	9307      	strge	r3, [sp, #28]
 8009448:	9307      	strlt	r3, [sp, #28]
 800944a:	bfb8      	it	lt
 800944c:	9204      	strlt	r2, [sp, #16]
 800944e:	7823      	ldrb	r3, [r4, #0]
 8009450:	2b2e      	cmp	r3, #46	@ 0x2e
 8009452:	d10a      	bne.n	800946a <_vfiprintf_r+0x156>
 8009454:	7863      	ldrb	r3, [r4, #1]
 8009456:	2b2a      	cmp	r3, #42	@ 0x2a
 8009458:	d132      	bne.n	80094c0 <_vfiprintf_r+0x1ac>
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	1d1a      	adds	r2, r3, #4
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	9203      	str	r2, [sp, #12]
 8009462:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009466:	3402      	adds	r4, #2
 8009468:	9305      	str	r3, [sp, #20]
 800946a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009540 <_vfiprintf_r+0x22c>
 800946e:	7821      	ldrb	r1, [r4, #0]
 8009470:	2203      	movs	r2, #3
 8009472:	4650      	mov	r0, sl
 8009474:	f7f6 fec4 	bl	8000200 <memchr>
 8009478:	b138      	cbz	r0, 800948a <_vfiprintf_r+0x176>
 800947a:	9b04      	ldr	r3, [sp, #16]
 800947c:	eba0 000a 	sub.w	r0, r0, sl
 8009480:	2240      	movs	r2, #64	@ 0x40
 8009482:	4082      	lsls	r2, r0
 8009484:	4313      	orrs	r3, r2
 8009486:	3401      	adds	r4, #1
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948e:	4829      	ldr	r0, [pc, #164]	@ (8009534 <_vfiprintf_r+0x220>)
 8009490:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009494:	2206      	movs	r2, #6
 8009496:	f7f6 feb3 	bl	8000200 <memchr>
 800949a:	2800      	cmp	r0, #0
 800949c:	d03f      	beq.n	800951e <_vfiprintf_r+0x20a>
 800949e:	4b26      	ldr	r3, [pc, #152]	@ (8009538 <_vfiprintf_r+0x224>)
 80094a0:	bb1b      	cbnz	r3, 80094ea <_vfiprintf_r+0x1d6>
 80094a2:	9b03      	ldr	r3, [sp, #12]
 80094a4:	3307      	adds	r3, #7
 80094a6:	f023 0307 	bic.w	r3, r3, #7
 80094aa:	3308      	adds	r3, #8
 80094ac:	9303      	str	r3, [sp, #12]
 80094ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b0:	443b      	add	r3, r7
 80094b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094b4:	e76a      	b.n	800938c <_vfiprintf_r+0x78>
 80094b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80094ba:	460c      	mov	r4, r1
 80094bc:	2001      	movs	r0, #1
 80094be:	e7a8      	b.n	8009412 <_vfiprintf_r+0xfe>
 80094c0:	2300      	movs	r3, #0
 80094c2:	3401      	adds	r4, #1
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	4619      	mov	r1, r3
 80094c8:	f04f 0c0a 	mov.w	ip, #10
 80094cc:	4620      	mov	r0, r4
 80094ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094d2:	3a30      	subs	r2, #48	@ 0x30
 80094d4:	2a09      	cmp	r2, #9
 80094d6:	d903      	bls.n	80094e0 <_vfiprintf_r+0x1cc>
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d0c6      	beq.n	800946a <_vfiprintf_r+0x156>
 80094dc:	9105      	str	r1, [sp, #20]
 80094de:	e7c4      	b.n	800946a <_vfiprintf_r+0x156>
 80094e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80094e4:	4604      	mov	r4, r0
 80094e6:	2301      	movs	r3, #1
 80094e8:	e7f0      	b.n	80094cc <_vfiprintf_r+0x1b8>
 80094ea:	ab03      	add	r3, sp, #12
 80094ec:	9300      	str	r3, [sp, #0]
 80094ee:	462a      	mov	r2, r5
 80094f0:	4b12      	ldr	r3, [pc, #72]	@ (800953c <_vfiprintf_r+0x228>)
 80094f2:	a904      	add	r1, sp, #16
 80094f4:	4630      	mov	r0, r6
 80094f6:	f7fc ff15 	bl	8006324 <_printf_float>
 80094fa:	4607      	mov	r7, r0
 80094fc:	1c78      	adds	r0, r7, #1
 80094fe:	d1d6      	bne.n	80094ae <_vfiprintf_r+0x19a>
 8009500:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009502:	07d9      	lsls	r1, r3, #31
 8009504:	d405      	bmi.n	8009512 <_vfiprintf_r+0x1fe>
 8009506:	89ab      	ldrh	r3, [r5, #12]
 8009508:	059a      	lsls	r2, r3, #22
 800950a:	d402      	bmi.n	8009512 <_vfiprintf_r+0x1fe>
 800950c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800950e:	f7fd fca9 	bl	8006e64 <__retarget_lock_release_recursive>
 8009512:	89ab      	ldrh	r3, [r5, #12]
 8009514:	065b      	lsls	r3, r3, #25
 8009516:	f53f af1f 	bmi.w	8009358 <_vfiprintf_r+0x44>
 800951a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800951c:	e71e      	b.n	800935c <_vfiprintf_r+0x48>
 800951e:	ab03      	add	r3, sp, #12
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	462a      	mov	r2, r5
 8009524:	4b05      	ldr	r3, [pc, #20]	@ (800953c <_vfiprintf_r+0x228>)
 8009526:	a904      	add	r1, sp, #16
 8009528:	4630      	mov	r0, r6
 800952a:	f7fd f993 	bl	8006854 <_printf_i>
 800952e:	e7e4      	b.n	80094fa <_vfiprintf_r+0x1e6>
 8009530:	08009b5c 	.word	0x08009b5c
 8009534:	08009b66 	.word	0x08009b66
 8009538:	08006325 	.word	0x08006325
 800953c:	080092f1 	.word	0x080092f1
 8009540:	08009b62 	.word	0x08009b62

08009544 <__swbuf_r>:
 8009544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009546:	460e      	mov	r6, r1
 8009548:	4614      	mov	r4, r2
 800954a:	4605      	mov	r5, r0
 800954c:	b118      	cbz	r0, 8009556 <__swbuf_r+0x12>
 800954e:	6a03      	ldr	r3, [r0, #32]
 8009550:	b90b      	cbnz	r3, 8009556 <__swbuf_r+0x12>
 8009552:	f7fd fb29 	bl	8006ba8 <__sinit>
 8009556:	69a3      	ldr	r3, [r4, #24]
 8009558:	60a3      	str	r3, [r4, #8]
 800955a:	89a3      	ldrh	r3, [r4, #12]
 800955c:	071a      	lsls	r2, r3, #28
 800955e:	d501      	bpl.n	8009564 <__swbuf_r+0x20>
 8009560:	6923      	ldr	r3, [r4, #16]
 8009562:	b943      	cbnz	r3, 8009576 <__swbuf_r+0x32>
 8009564:	4621      	mov	r1, r4
 8009566:	4628      	mov	r0, r5
 8009568:	f000 f82a 	bl	80095c0 <__swsetup_r>
 800956c:	b118      	cbz	r0, 8009576 <__swbuf_r+0x32>
 800956e:	f04f 37ff 	mov.w	r7, #4294967295
 8009572:	4638      	mov	r0, r7
 8009574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009576:	6823      	ldr	r3, [r4, #0]
 8009578:	6922      	ldr	r2, [r4, #16]
 800957a:	1a98      	subs	r0, r3, r2
 800957c:	6963      	ldr	r3, [r4, #20]
 800957e:	b2f6      	uxtb	r6, r6
 8009580:	4283      	cmp	r3, r0
 8009582:	4637      	mov	r7, r6
 8009584:	dc05      	bgt.n	8009592 <__swbuf_r+0x4e>
 8009586:	4621      	mov	r1, r4
 8009588:	4628      	mov	r0, r5
 800958a:	f7ff fc39 	bl	8008e00 <_fflush_r>
 800958e:	2800      	cmp	r0, #0
 8009590:	d1ed      	bne.n	800956e <__swbuf_r+0x2a>
 8009592:	68a3      	ldr	r3, [r4, #8]
 8009594:	3b01      	subs	r3, #1
 8009596:	60a3      	str	r3, [r4, #8]
 8009598:	6823      	ldr	r3, [r4, #0]
 800959a:	1c5a      	adds	r2, r3, #1
 800959c:	6022      	str	r2, [r4, #0]
 800959e:	701e      	strb	r6, [r3, #0]
 80095a0:	6962      	ldr	r2, [r4, #20]
 80095a2:	1c43      	adds	r3, r0, #1
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d004      	beq.n	80095b2 <__swbuf_r+0x6e>
 80095a8:	89a3      	ldrh	r3, [r4, #12]
 80095aa:	07db      	lsls	r3, r3, #31
 80095ac:	d5e1      	bpl.n	8009572 <__swbuf_r+0x2e>
 80095ae:	2e0a      	cmp	r6, #10
 80095b0:	d1df      	bne.n	8009572 <__swbuf_r+0x2e>
 80095b2:	4621      	mov	r1, r4
 80095b4:	4628      	mov	r0, r5
 80095b6:	f7ff fc23 	bl	8008e00 <_fflush_r>
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d0d9      	beq.n	8009572 <__swbuf_r+0x2e>
 80095be:	e7d6      	b.n	800956e <__swbuf_r+0x2a>

080095c0 <__swsetup_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4b29      	ldr	r3, [pc, #164]	@ (8009668 <__swsetup_r+0xa8>)
 80095c4:	4605      	mov	r5, r0
 80095c6:	6818      	ldr	r0, [r3, #0]
 80095c8:	460c      	mov	r4, r1
 80095ca:	b118      	cbz	r0, 80095d4 <__swsetup_r+0x14>
 80095cc:	6a03      	ldr	r3, [r0, #32]
 80095ce:	b90b      	cbnz	r3, 80095d4 <__swsetup_r+0x14>
 80095d0:	f7fd faea 	bl	8006ba8 <__sinit>
 80095d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d8:	0719      	lsls	r1, r3, #28
 80095da:	d422      	bmi.n	8009622 <__swsetup_r+0x62>
 80095dc:	06da      	lsls	r2, r3, #27
 80095de:	d407      	bmi.n	80095f0 <__swsetup_r+0x30>
 80095e0:	2209      	movs	r2, #9
 80095e2:	602a      	str	r2, [r5, #0]
 80095e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095e8:	81a3      	strh	r3, [r4, #12]
 80095ea:	f04f 30ff 	mov.w	r0, #4294967295
 80095ee:	e033      	b.n	8009658 <__swsetup_r+0x98>
 80095f0:	0758      	lsls	r0, r3, #29
 80095f2:	d512      	bpl.n	800961a <__swsetup_r+0x5a>
 80095f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095f6:	b141      	cbz	r1, 800960a <__swsetup_r+0x4a>
 80095f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095fc:	4299      	cmp	r1, r3
 80095fe:	d002      	beq.n	8009606 <__swsetup_r+0x46>
 8009600:	4628      	mov	r0, r5
 8009602:	f7fe fa89 	bl	8007b18 <_free_r>
 8009606:	2300      	movs	r3, #0
 8009608:	6363      	str	r3, [r4, #52]	@ 0x34
 800960a:	89a3      	ldrh	r3, [r4, #12]
 800960c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009610:	81a3      	strh	r3, [r4, #12]
 8009612:	2300      	movs	r3, #0
 8009614:	6063      	str	r3, [r4, #4]
 8009616:	6923      	ldr	r3, [r4, #16]
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	f043 0308 	orr.w	r3, r3, #8
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	6923      	ldr	r3, [r4, #16]
 8009624:	b94b      	cbnz	r3, 800963a <__swsetup_r+0x7a>
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800962c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009630:	d003      	beq.n	800963a <__swsetup_r+0x7a>
 8009632:	4621      	mov	r1, r4
 8009634:	4628      	mov	r0, r5
 8009636:	f000 f883 	bl	8009740 <__smakebuf_r>
 800963a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963e:	f013 0201 	ands.w	r2, r3, #1
 8009642:	d00a      	beq.n	800965a <__swsetup_r+0x9a>
 8009644:	2200      	movs	r2, #0
 8009646:	60a2      	str	r2, [r4, #8]
 8009648:	6962      	ldr	r2, [r4, #20]
 800964a:	4252      	negs	r2, r2
 800964c:	61a2      	str	r2, [r4, #24]
 800964e:	6922      	ldr	r2, [r4, #16]
 8009650:	b942      	cbnz	r2, 8009664 <__swsetup_r+0xa4>
 8009652:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009656:	d1c5      	bne.n	80095e4 <__swsetup_r+0x24>
 8009658:	bd38      	pop	{r3, r4, r5, pc}
 800965a:	0799      	lsls	r1, r3, #30
 800965c:	bf58      	it	pl
 800965e:	6962      	ldrpl	r2, [r4, #20]
 8009660:	60a2      	str	r2, [r4, #8]
 8009662:	e7f4      	b.n	800964e <__swsetup_r+0x8e>
 8009664:	2000      	movs	r0, #0
 8009666:	e7f7      	b.n	8009658 <__swsetup_r+0x98>
 8009668:	20000018 	.word	0x20000018

0800966c <_raise_r>:
 800966c:	291f      	cmp	r1, #31
 800966e:	b538      	push	{r3, r4, r5, lr}
 8009670:	4605      	mov	r5, r0
 8009672:	460c      	mov	r4, r1
 8009674:	d904      	bls.n	8009680 <_raise_r+0x14>
 8009676:	2316      	movs	r3, #22
 8009678:	6003      	str	r3, [r0, #0]
 800967a:	f04f 30ff 	mov.w	r0, #4294967295
 800967e:	bd38      	pop	{r3, r4, r5, pc}
 8009680:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009682:	b112      	cbz	r2, 800968a <_raise_r+0x1e>
 8009684:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009688:	b94b      	cbnz	r3, 800969e <_raise_r+0x32>
 800968a:	4628      	mov	r0, r5
 800968c:	f000 f830 	bl	80096f0 <_getpid_r>
 8009690:	4622      	mov	r2, r4
 8009692:	4601      	mov	r1, r0
 8009694:	4628      	mov	r0, r5
 8009696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800969a:	f000 b817 	b.w	80096cc <_kill_r>
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d00a      	beq.n	80096b8 <_raise_r+0x4c>
 80096a2:	1c59      	adds	r1, r3, #1
 80096a4:	d103      	bne.n	80096ae <_raise_r+0x42>
 80096a6:	2316      	movs	r3, #22
 80096a8:	6003      	str	r3, [r0, #0]
 80096aa:	2001      	movs	r0, #1
 80096ac:	e7e7      	b.n	800967e <_raise_r+0x12>
 80096ae:	2100      	movs	r1, #0
 80096b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80096b4:	4620      	mov	r0, r4
 80096b6:	4798      	blx	r3
 80096b8:	2000      	movs	r0, #0
 80096ba:	e7e0      	b.n	800967e <_raise_r+0x12>

080096bc <raise>:
 80096bc:	4b02      	ldr	r3, [pc, #8]	@ (80096c8 <raise+0xc>)
 80096be:	4601      	mov	r1, r0
 80096c0:	6818      	ldr	r0, [r3, #0]
 80096c2:	f7ff bfd3 	b.w	800966c <_raise_r>
 80096c6:	bf00      	nop
 80096c8:	20000018 	.word	0x20000018

080096cc <_kill_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4d07      	ldr	r5, [pc, #28]	@ (80096ec <_kill_r+0x20>)
 80096d0:	2300      	movs	r3, #0
 80096d2:	4604      	mov	r4, r0
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	602b      	str	r3, [r5, #0]
 80096da:	f7f8 fe79 	bl	80023d0 <_kill>
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	d102      	bne.n	80096e8 <_kill_r+0x1c>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	b103      	cbz	r3, 80096e8 <_kill_r+0x1c>
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
 80096ea:	bf00      	nop
 80096ec:	2000091c 	.word	0x2000091c

080096f0 <_getpid_r>:
 80096f0:	f7f8 be66 	b.w	80023c0 <_getpid>

080096f4 <__swhatbuf_r>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	460c      	mov	r4, r1
 80096f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096fc:	2900      	cmp	r1, #0
 80096fe:	b096      	sub	sp, #88	@ 0x58
 8009700:	4615      	mov	r5, r2
 8009702:	461e      	mov	r6, r3
 8009704:	da0d      	bge.n	8009722 <__swhatbuf_r+0x2e>
 8009706:	89a3      	ldrh	r3, [r4, #12]
 8009708:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800970c:	f04f 0100 	mov.w	r1, #0
 8009710:	bf14      	ite	ne
 8009712:	2340      	movne	r3, #64	@ 0x40
 8009714:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009718:	2000      	movs	r0, #0
 800971a:	6031      	str	r1, [r6, #0]
 800971c:	602b      	str	r3, [r5, #0]
 800971e:	b016      	add	sp, #88	@ 0x58
 8009720:	bd70      	pop	{r4, r5, r6, pc}
 8009722:	466a      	mov	r2, sp
 8009724:	f000 f848 	bl	80097b8 <_fstat_r>
 8009728:	2800      	cmp	r0, #0
 800972a:	dbec      	blt.n	8009706 <__swhatbuf_r+0x12>
 800972c:	9901      	ldr	r1, [sp, #4]
 800972e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009732:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009736:	4259      	negs	r1, r3
 8009738:	4159      	adcs	r1, r3
 800973a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800973e:	e7eb      	b.n	8009718 <__swhatbuf_r+0x24>

08009740 <__smakebuf_r>:
 8009740:	898b      	ldrh	r3, [r1, #12]
 8009742:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009744:	079d      	lsls	r5, r3, #30
 8009746:	4606      	mov	r6, r0
 8009748:	460c      	mov	r4, r1
 800974a:	d507      	bpl.n	800975c <__smakebuf_r+0x1c>
 800974c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009750:	6023      	str	r3, [r4, #0]
 8009752:	6123      	str	r3, [r4, #16]
 8009754:	2301      	movs	r3, #1
 8009756:	6163      	str	r3, [r4, #20]
 8009758:	b003      	add	sp, #12
 800975a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800975c:	ab01      	add	r3, sp, #4
 800975e:	466a      	mov	r2, sp
 8009760:	f7ff ffc8 	bl	80096f4 <__swhatbuf_r>
 8009764:	9f00      	ldr	r7, [sp, #0]
 8009766:	4605      	mov	r5, r0
 8009768:	4639      	mov	r1, r7
 800976a:	4630      	mov	r0, r6
 800976c:	f7fe fa48 	bl	8007c00 <_malloc_r>
 8009770:	b948      	cbnz	r0, 8009786 <__smakebuf_r+0x46>
 8009772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009776:	059a      	lsls	r2, r3, #22
 8009778:	d4ee      	bmi.n	8009758 <__smakebuf_r+0x18>
 800977a:	f023 0303 	bic.w	r3, r3, #3
 800977e:	f043 0302 	orr.w	r3, r3, #2
 8009782:	81a3      	strh	r3, [r4, #12]
 8009784:	e7e2      	b.n	800974c <__smakebuf_r+0xc>
 8009786:	89a3      	ldrh	r3, [r4, #12]
 8009788:	6020      	str	r0, [r4, #0]
 800978a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800978e:	81a3      	strh	r3, [r4, #12]
 8009790:	9b01      	ldr	r3, [sp, #4]
 8009792:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009796:	b15b      	cbz	r3, 80097b0 <__smakebuf_r+0x70>
 8009798:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800979c:	4630      	mov	r0, r6
 800979e:	f000 f81d 	bl	80097dc <_isatty_r>
 80097a2:	b128      	cbz	r0, 80097b0 <__smakebuf_r+0x70>
 80097a4:	89a3      	ldrh	r3, [r4, #12]
 80097a6:	f023 0303 	bic.w	r3, r3, #3
 80097aa:	f043 0301 	orr.w	r3, r3, #1
 80097ae:	81a3      	strh	r3, [r4, #12]
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	431d      	orrs	r5, r3
 80097b4:	81a5      	strh	r5, [r4, #12]
 80097b6:	e7cf      	b.n	8009758 <__smakebuf_r+0x18>

080097b8 <_fstat_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	4d07      	ldr	r5, [pc, #28]	@ (80097d8 <_fstat_r+0x20>)
 80097bc:	2300      	movs	r3, #0
 80097be:	4604      	mov	r4, r0
 80097c0:	4608      	mov	r0, r1
 80097c2:	4611      	mov	r1, r2
 80097c4:	602b      	str	r3, [r5, #0]
 80097c6:	f7f8 fe63 	bl	8002490 <_fstat>
 80097ca:	1c43      	adds	r3, r0, #1
 80097cc:	d102      	bne.n	80097d4 <_fstat_r+0x1c>
 80097ce:	682b      	ldr	r3, [r5, #0]
 80097d0:	b103      	cbz	r3, 80097d4 <_fstat_r+0x1c>
 80097d2:	6023      	str	r3, [r4, #0]
 80097d4:	bd38      	pop	{r3, r4, r5, pc}
 80097d6:	bf00      	nop
 80097d8:	2000091c 	.word	0x2000091c

080097dc <_isatty_r>:
 80097dc:	b538      	push	{r3, r4, r5, lr}
 80097de:	4d06      	ldr	r5, [pc, #24]	@ (80097f8 <_isatty_r+0x1c>)
 80097e0:	2300      	movs	r3, #0
 80097e2:	4604      	mov	r4, r0
 80097e4:	4608      	mov	r0, r1
 80097e6:	602b      	str	r3, [r5, #0]
 80097e8:	f7f8 fe62 	bl	80024b0 <_isatty>
 80097ec:	1c43      	adds	r3, r0, #1
 80097ee:	d102      	bne.n	80097f6 <_isatty_r+0x1a>
 80097f0:	682b      	ldr	r3, [r5, #0]
 80097f2:	b103      	cbz	r3, 80097f6 <_isatty_r+0x1a>
 80097f4:	6023      	str	r3, [r4, #0]
 80097f6:	bd38      	pop	{r3, r4, r5, pc}
 80097f8:	2000091c 	.word	0x2000091c

080097fc <_init>:
 80097fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097fe:	bf00      	nop
 8009800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009802:	bc08      	pop	{r3}
 8009804:	469e      	mov	lr, r3
 8009806:	4770      	bx	lr

08009808 <_fini>:
 8009808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980a:	bf00      	nop
 800980c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800980e:	bc08      	pop	{r3}
 8009810:	469e      	mov	lr, r3
 8009812:	4770      	bx	lr
