#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Jan 15 19:37:32 2024
# Process ID: 3872
# Current directory: D:/IDEA_Projects/auto-fx
# Command line: vivado.exe -mode tcl -source D:\vivado_projects\blank.tcl
# Log file: D:/IDEA_Projects/auto-fx/vivado.log
# Journal file: D:/IDEA_Projects/auto-fx\vivado.jou
#-----------------------------------------------------------
source {D:\vivado_projects\blank.tcl}
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 252.188 ; gain = 0.000
oclose_hw_target {localhost:3121/xilinx_tcf/Xilinx/80806580066901ININFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/8080658006690close_hw_target {localhost:3121/xilinx_tcf/Xilinx/8080658006c001}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/8080658006c001
INFO: [Labtoolstcl 44-468] Target hw_target localhost:3121/xilinx_tcf/Xilinx/8080658006c001 is already closed
cclose_hw_target {localhost:3121/xilinx_tcf/Xilinx/8080658006c101}
INFO: [Labtoolstcl 44-464] Closing hw_target open_hw_target {localhost:3121/xilinx_tcf/Xilinx/8080658006c101}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8080658006c101ccurrent_hw_device [get_hw_devices xc7vx690t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7vx690t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has 5 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.180 ; gain = 997.855
set_property PROBES.FILE {E:/wx/1_auto-test/about vivado/bit_file_from_yangjiashuo/TOP_test2_2.ltx} [get_hw_devices xc7vx690t_0]
set_property FULL_PROBES.FILE {E:/wx/1_auto-test/about vivado/bit_file_from_yangjiashuo/TOP_test2_2.ltx} [get_hw_devices xc7vx690t_0]
set_property PROGRAM.FILE {E:/wx/1_auto-test/about vivado/bit_file_from_yangjiashuo/TOP_test2_2.bit} [get_hw_devices xc7vx690t_0]
program_hw_devices [get_hw_devices xc7vx690t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:01:32 ; elapsed = 00:02:37 . Memory (MB): peak = 1249.961 ; gain = 0.488
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 INFO: [Labtools 27-2302] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has 6 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has 18 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_11]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_12]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_13]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_14]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_15]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_16]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_17]
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_18]
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1254.152 ; gain = 4.051
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"ADandDA_inst/AD_SPI_inst/ila_spi_inst"}]]
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 19:40:49 2024...
