#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan 28 20:57:46 2024
# Process ID: 14678
# Current directory: /home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/fw/xsim_script.tcl}
# Log file: /home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/xsim.log
# Journal file: /home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/xsim.jou
# Running On: bruno-ubuntu, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 2, Host memory: 8200 MB
#-----------------------------------------------------------
source xsim.dir/fw/xsim_script.tcl
# xsim {fw} -autoloadwcfg -tclbatch {fw.tcl}
Time resolution is 1 ps
source fw.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "150000"
// RTL Simulation : 1 / 1 [100.00%] @ "251330000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 251450 ns : File "/home/bruno/Desktop/benchmarks/fw/proj_fw/solution1/sim/verilog/fw.autotb.v" Line 160
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 28 20:57:52 2024...
