module wideexpr_00037(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((((ctrl[3]?((ctrl[3]?4'sb1100:s6))>>((ctrl[5]?$unsigned(!(1'sb0)):(s7)!=(s7))):($signed(2'sb01))<<<((+(s7))<<(((s6)+(1'sb0))+((ctrl[1]?6'sb111010:6'sb110011))))))+(s5))+($signed(((-(((1'b1)-(2'sb01))>>((1'sb1)<<<(4'sb1010))))^~((((ctrl[0]?s4:5'sb01111))^((s3)>>(s5)))^~(+(+(u7)))))&($signed(3'sb011)))))>>(~|((ctrl[7]?s1:2'sb01)));
  assign y1 = {(($signed((+(s0))<((s0)+(1'sb0))))<<<(s1))+((ctrl[3]?$signed((ctrl[6]?$unsigned(5'b01010):(u5)>=(2'b11))):s5))};
  assign y2 = -(4'sb1011);
  assign y3 = +(s1);
  assign y4 = +({4{{(ctrl[7]?(ctrl[0]?$signed((u4)>>>(s7)):(-(+(6'b110011)))&($signed(-(s3)))):($signed(2'b01))>>>((u4)<((-(5'b01111))==(s0)))),(s5)<<<({((2'sb00)+((4'sb0001)<<(s0)))>>>(u5),(+((ctrl[4]?s5:s1)))==((ctrl[3]?(2'sb11)^(4'sb1110):(3'sb111)|(5'sb01000))),({(4'sb1000)==(s4),(ctrl[5]?1'b0:s4)})>>>(-((ctrl[4]?s1:3'sb010))),2'sb11}),(s7)|($signed(6'sb110100))}}});
  assign y5 = -(6'b001111);
  assign y6 = (($signed(s3))|(+(-(+(4'sb0101)))))>>>({+($signed(1'sb0)),$signed((s5)<<((s4)>>(4'sb0101))),-(s6)});
  assign y7 = (ctrl[5]?6'sb011010:3'sb101);
endmodule
