// Seed: 1243863275
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output wor   id_7,
    input  wand  id_8
);
  assign id_7#(.id_6(~1)) = -1;
  assign module_1.id_2 = 0;
  wire id_10, id_11;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd13
) (
    input supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3
    , _id_6,
    input wor id_4
    , id_7
);
  logic [-1 : id_6] id_8;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2
  );
endmodule
