\DefMacro{BOOK_Springer2018_Lin}{B1}
\DefMacro{ABCDPLACE_TCAD2020_Lin}{J17}
\DefMacro{HSD_JM32019_Chen}{J16}
\DefMacro{HSD_TCAD2019_Chen}{J15}
\DefMacro{SMO_JM32020_Chen}{J14}
\DefMacro{DFM_TCAD2018_Lin}{J13}
\DefMacro{QUANTUM_TCAD2017_Lin}{J12}
\DefMacro{SPM_TCAD2018_Li}{J11}
\DefMacro{SRAF_TCAD2017_Xu}{J10}
\DefMacro{PLACE_TCAD2017_Lin}{J9}
\DefMacro{FPGA_TODAES2017_Li}{J8}
\DefMacro{CMP_TCAD2016_Lin}{J7}
\DefMacro{DFMP_TCAD2017_Lin}{J6}
\DefMacro{DFM_TCAD2017_Xu}{J5}
\DefMacro{DFMP_JVLSI2017_Lin}{J4}
\DefMacro{MPL_JM32017_Lin}{J3}
\DefMacro{DFM_SCIS2016_Yu}{J2}
\DefMacro{DFMP_TCAD2015_Yu}{J1}
\DefMacro{ANALOG_ASPDAC2020_Liu}{C35}
\DefMacro{FPGA_ASPDAC2020_Alawieh}{C34}
\DefMacro{PLACE_ICCAD2019_Li}{C33}
\DefMacro{ANALOG_ICCAD2019_Zhu}{C32}
\DefMacro{NAS_ICCAD2019_Gong}{C31}
\DefMacro{ANALOG_ICCAD2019_Xu}{C30}
\DefMacro{DFM_ASICON2019_Li}{C29}
\DefMacro{PLACE_DAC2019_Lin}{C28}
\DefMacro{DFM_DAC2019_Ye}{C27}
\DefMacro{ANALOG_DAC2019_Xu}{C26}
\DefMacro{DFM_DAC2019_Alawieh}{C25}
\DefMacro{ML_AISTATS2019_Lin}{C24}
\DefMacro{ANALOG_ISPD2019_Xu}{C23}
\DefMacro{HSD_DATE2019_Ye}{C22}
\DefMacro{HSD_ASPDAC2019_Chen}{C21}
\DefMacro{DFM_ASPDAC2019_Ye}{C20}
\DefMacro{HSD_ASPDAC2019_Ye}{C19}
\DefMacro{DFM_ITC2018_Lin}{C18}
\DefMacro{ML_ICML2018_Zhang}{C17}
\DefMacro{DFM_ISPD2018_Lin}{C16}
\DefMacro{SPM_ASPDAC2018_Li}{C15}
\DefMacro{DFR_ASPDAC2018_Hsu}{C14}
\DefMacro{DFM_ICCD2017_Lin}{C13}
\DefMacro{MASK_PT2017_Lin}{C12}
\DefMacro{DFMP_ISLPED2017_Ye}{C11}
\DefMacro{DFMR_DAC2017_Xu}{C10}
\DefMacro{DFMR_ISPD2017_Ou}{C9}
\DefMacro{PLACE_ICCAD2016_Lin}{C8}
\DefMacro{CMP_ICCAD2016_Tao}{C7}
\DefMacro{DFMP_ICSICT2016_Lin}{C6}
\DefMacro{MPL_SPIE2016_Lin}{C5}
\DefMacro{DFMP_ASPDAC2016_Lin}{C4}
\DefMacro{DFMP_ICCAD2015_Lin}{C3}
\DefMacro{CMP_DAC2015_Lin}{C2}
\DefMacro{MPL_DAC2015_Pan}{C1}
\DefMacro{DFM_Thesis2018_Lin}{1}
