
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.15.0-50-generic' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[UNKWN_OPTVSIM] Unknown option passed
  Ignoring unknown option '-I/home/baicai/__working/swerv/swerv_eh1/testbench'
  passed to 'vcs' and continuing compilation.

Command: vcs -full64 -assert svaext -sverilog +define+RV_OPENSOURCE +error+500 +incdir+/home/baicai/__working/swerv/swerv_eh1/design/lib \
+incdir+/home/baicai/__working/swerv/swerv_eh1/design/include /home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/common_defines.vh \
+incdir+/home/baicai/__working/swerv/swerv_eh1/design/dmi +incdir+/home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default \
+libext+.v /home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/common_defines.vh \
/home/baicai/__working/swerv/swerv_eh1/design/include/def.sv -f /home/baicai/__working/swerv/swerv_eh1/design/flist.vcs \
/home/baicai/__working/swerv/swerv_eh1/testbench/tb_top_vcs.sv -I/home/baicai/__working/swerv/swerv_eh1/testbench \
/home/baicai/__working/swerv/swerv_eh1/testbench/ahb_sif.sv -P /home/baicai/__working/SynopsysTools/verdi_install/share/PLI/VCS/LINUX64/novas.tab \
/home/baicai/__working/SynopsysTools/verdi_install/share/PLI/VCS/LINUX64/pli.a -l \
vcs.log
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Tue Jul 30 09:48:38 2019
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/common_defines.vh'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/common_defines.vh'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/include/def.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/swerv_wrapper.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/build.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/swerv_wrapper.sv'.
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/swerv_wrapper.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/mem.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/mem.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/pic_ctrl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/pic_ctrl.sv'.
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/pic_ctrl_verilator_unroll.sv'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/pic_ctrl.sv'.
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/configs/snapshots/default/pic_map_auto.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/pic_ctrl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/swerv.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/swerv.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dma_ctrl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/dma_ctrl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_aln_ctl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_aln_ctl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_compress_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_ifc_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_bp_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_ic_mem.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_ic_mem.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_mem_ctl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_mem_ctl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_iccm_mem.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu_iccm_mem.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/ifu/ifu.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_decode_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_gpr_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_ib_ctl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_ib_ctl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_tlu_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec_trigger.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/def.sv'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/dec/dec.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/exu/exu_alu_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/exu/exu_mul_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/exu/exu_div_ctl.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/exu/exu.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_clkdomain.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_addrcheck.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_addrcheck.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_lsc_ctl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_lsc_ctl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_stbuf.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_stbuf.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_read_buffer.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_read_buffer.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_write_buffer.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_write_buffer.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_intf.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_bus_intf.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_ecc.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_ecc.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_dccm_mem.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_dccm_mem.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_dccm_ctl.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_dccm_ctl.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lsu/lsu_trigger.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dbg/dbg.sv'
Parsing included file '/home/baicai/__working/swerv/swerv_eh1/design/include/global.h'.
Back to file '/home/baicai/__working/swerv/swerv_eh1/design/dbg/dbg.sv'.
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dmi/dmi_wrapper.v'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dmi/dmi_jtag_to_core_sync.v'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dmi/rvjtag_tap.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dmi/double_flop_sync.v'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/dmi/toggle_sync.v'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lib/beh_lib.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lib/mem_lib.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lib/ahb_to_axi4.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/design/lib/axi4_to_ahb.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/testbench/tb_top_vcs.sv'
Parsing design file '/home/baicai/__working/swerv/swerv_eh1/testbench/ahb_sif.sv'
Top Level Modules:
       ifu_iccm_mem
       rvfindfirst1
       rvfindfirst1hot
       ram_32768x39
       ram_8192x39
       ram_4096x39
       ram_3072x39
       ram_2048x39
       ram_1536x39
       ram_768x39
       ram_512x39
       ram_256x39
       ram_128x39
       ram_1024x20
       ram_512x20
       ram_256x20
       ram_128x20
       ram_64x20
       ram_4096x34
       ram_2048x34
       ram_1024x34
       ram_512x34
       ram_128x34
       ram_64x34
       ram_4096x42
       ram_2048x42
       ram_1024x42
       ram_512x42
       ram_256x42
       ram_128x42
       ram_64x42
       ram_1024x21
       ram_512x21
       ram_256x21
       ram_128x21
       ram_1024x25
       ram_512x25
       ram_256x25
       ram_128x25
       ram_64x25
       tb_top_vcs
No TimeScale specified
Starting vcs inline pass...
88 unique modules to generate
88 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module tb_top_vcs
All of 1 modules done
make[1]: Entering directory '/home/baicai/__working/swerv/swerv_eh1/tools/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu \
-Wl,--no-as-needed -rdynamic   amcQwB.o   _11567_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libzerosoft_rt_stubs.so \
/home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libvirsim.so /home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/liberrorinf.so \
/home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libsnpsmalloc.so /home/baicai/__working/SynopsysTools/verdi_install/share/PLI/VCS/LINUX64/pli.a \
/home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libvcsnew.so /home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libsimprofile.so \
/home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /home/baicai/__working/SynopsysTools/vcs_install/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/baicai/__working/swerv/swerv_eh1/tools/csrc'
CPU time: 4.694 seconds to compile + .777 seconds to elab + .380 seconds to link
