#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f83a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f80760 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f41d60 .functor NOT 1, L_0x1fbd540, C4<0>, C4<0>, C4<0>;
L_0x1fbd3c0 .functor XOR 8, L_0x1fbce40, L_0x1fbd320, C4<00000000>, C4<00000000>;
L_0x1fbd4d0 .functor XOR 8, L_0x1fbd3c0, L_0x1fbd430, C4<00000000>, C4<00000000>;
v0x1fb77b0_0 .net "B3_next_dut", 0 0, L_0x1fba9e0;  1 drivers
v0x1fb7870_0 .net "B3_next_ref", 0 0, L_0x1fb8e40;  1 drivers
v0x1fb7910_0 .net "Count_next_dut", 0 0, L_0x1fbc060;  1 drivers
v0x1fb79b0_0 .net "Count_next_ref", 0 0, L_0x1fba070;  1 drivers
v0x1fb7a50_0 .net "S1_next_dut", 0 0, L_0x1fbbfa0;  1 drivers
v0x1fb7b40_0 .net "S1_next_ref", 0 0, L_0x1fb9bf0;  1 drivers
v0x1fb7c10_0 .net "S_next_dut", 0 0, L_0x1fbbe90;  1 drivers
v0x1fb7ce0_0 .net "S_next_ref", 0 0, L_0x1fb99a0;  1 drivers
v0x1fb7db0_0 .net "Wait_next_dut", 0 0, L_0x1fbc690;  1 drivers
v0x1fb7e80_0 .net "Wait_next_ref", 0 0, L_0x1fba600;  1 drivers
v0x1fb7f50_0 .net *"_ivl_10", 7 0, L_0x1fbd430;  1 drivers
v0x1fb7ff0_0 .net *"_ivl_12", 7 0, L_0x1fbd4d0;  1 drivers
v0x1fb8090_0 .net *"_ivl_2", 7 0, L_0x1fbc5f0;  1 drivers
v0x1fb8130_0 .net *"_ivl_4", 7 0, L_0x1fbce40;  1 drivers
v0x1fb81d0_0 .net *"_ivl_6", 7 0, L_0x1fbd320;  1 drivers
v0x1fb8270_0 .net *"_ivl_8", 7 0, L_0x1fbd3c0;  1 drivers
v0x1fb8330_0 .net "ack", 0 0, v0x1fb4300_0;  1 drivers
v0x1fb83d0_0 .var "clk", 0 0;
v0x1fb84a0_0 .net "counting_dut", 0 0, L_0x1fbc960;  1 drivers
v0x1fb8570_0 .net "counting_ref", 0 0, L_0x1fba8f0;  1 drivers
v0x1fb8640_0 .net "d", 0 0, v0x1fb4460_0;  1 drivers
v0x1fb86e0_0 .net "done_counting", 0 0, v0x1fb4500_0;  1 drivers
v0x1fb8780_0 .net "done_dut", 0 0, L_0x1fbc7f0;  1 drivers
v0x1fb8850_0 .net "done_ref", 0 0, L_0x1fba800;  1 drivers
v0x1fb8920_0 .net "shift_ena_dut", 0 0, L_0x1fbcc10;  1 drivers
v0x1fb89f0_0 .net "shift_ena_ref", 0 0, L_0x1fbad00;  1 drivers
v0x1fb8ac0_0 .net "state", 9 0, v0x1fb4760_0;  1 drivers
v0x1fb8b60_0 .var/2u "stats1", 607 0;
v0x1fb8c00_0 .var/2u "strobe", 0 0;
v0x1fb8ca0_0 .net "tb_match", 0 0, L_0x1fbd540;  1 drivers
v0x1fb8d70_0 .net "tb_mismatch", 0 0, L_0x1f41d60;  1 drivers
LS_0x1fbc5f0_0_0 .concat [ 1 1 1 1], L_0x1fbad00, L_0x1fba8f0, L_0x1fba800, L_0x1fba600;
LS_0x1fbc5f0_0_4 .concat [ 1 1 1 1], L_0x1fba070, L_0x1fb9bf0, L_0x1fb99a0, L_0x1fb8e40;
L_0x1fbc5f0 .concat [ 4 4 0 0], LS_0x1fbc5f0_0_0, LS_0x1fbc5f0_0_4;
LS_0x1fbce40_0_0 .concat [ 1 1 1 1], L_0x1fbad00, L_0x1fba8f0, L_0x1fba800, L_0x1fba600;
LS_0x1fbce40_0_4 .concat [ 1 1 1 1], L_0x1fba070, L_0x1fb9bf0, L_0x1fb99a0, L_0x1fb8e40;
L_0x1fbce40 .concat [ 4 4 0 0], LS_0x1fbce40_0_0, LS_0x1fbce40_0_4;
LS_0x1fbd320_0_0 .concat [ 1 1 1 1], L_0x1fbcc10, L_0x1fbc960, L_0x1fbc7f0, L_0x1fbc690;
LS_0x1fbd320_0_4 .concat [ 1 1 1 1], L_0x1fbc060, L_0x1fbbfa0, L_0x1fbbe90, L_0x1fba9e0;
L_0x1fbd320 .concat [ 4 4 0 0], LS_0x1fbd320_0_0, LS_0x1fbd320_0_4;
LS_0x1fbd430_0_0 .concat [ 1 1 1 1], L_0x1fbad00, L_0x1fba8f0, L_0x1fba800, L_0x1fba600;
LS_0x1fbd430_0_4 .concat [ 1 1 1 1], L_0x1fba070, L_0x1fb9bf0, L_0x1fb99a0, L_0x1fb8e40;
L_0x1fbd430 .concat [ 4 4 0 0], LS_0x1fbd430_0_0, LS_0x1fbd430_0_4;
L_0x1fbd540 .cmp/eeq 8, L_0x1fbc5f0, L_0x1fbd4d0;
S_0x1f803d0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f80760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f53bb0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f53bf0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f53c30 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f53c70 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f53cb0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f53cf0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f53d30 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f53d70 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f53db0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f53df0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f5ab60 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1f501e0 .functor AND 1, L_0x1fb8f30, L_0x1f5ab60, C4<1>, C4<1>;
L_0x1f85020 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1f85090 .functor AND 1, L_0x1fb9090, L_0x1f85020, C4<1>, C4<1>;
L_0x1fb9230 .functor OR 1, L_0x1f501e0, L_0x1f85090, C4<0>, C4<0>;
L_0x1fb9410 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1fb94c0 .functor AND 1, L_0x1fb9340, L_0x1fb9410, C4<1>, C4<1>;
L_0x1fb95d0 .functor OR 1, L_0x1fb9230, L_0x1fb94c0, C4<0>, C4<0>;
L_0x1fb98e0 .functor AND 1, L_0x1fb9730, v0x1fb4300_0, C4<1>, C4<1>;
L_0x1fb99a0 .functor OR 1, L_0x1fb95d0, L_0x1fb98e0, C4<0>, C4<0>;
L_0x1fb9bf0 .functor AND 1, L_0x1fb9b10, v0x1fb4460_0, C4<1>, C4<1>;
L_0x1fb9e40 .functor NOT 1, v0x1fb4500_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9fb0 .functor AND 1, L_0x1fb9d50, L_0x1fb9e40, C4<1>, C4<1>;
L_0x1fba070 .functor OR 1, L_0x1fb9cb0, L_0x1fb9fb0, C4<0>, C4<0>;
L_0x1fb9f40 .functor AND 1, L_0x1fba250, v0x1fb4500_0, C4<1>, C4<1>;
L_0x1fba440 .functor NOT 1, v0x1fb4300_0, C4<0>, C4<0>, C4<0>;
L_0x1fba540 .functor AND 1, L_0x1fba340, L_0x1fba440, C4<1>, C4<1>;
L_0x1fba600 .functor OR 1, L_0x1fb9f40, L_0x1fba540, C4<0>, C4<0>;
v0x1f85190_0 .net "B3_next", 0 0, L_0x1fb8e40;  alias, 1 drivers
v0x1f40620_0 .net "Count_next", 0 0, L_0x1fba070;  alias, 1 drivers
v0x1f40720_0 .net "S1_next", 0 0, L_0x1fb9bf0;  alias, 1 drivers
v0x1f41eb0_0 .net "S_next", 0 0, L_0x1fb99a0;  alias, 1 drivers
v0x1f41f50_0 .net "Wait_next", 0 0, L_0x1fba600;  alias, 1 drivers
v0x1f42240_0 .net *"_ivl_10", 0 0, L_0x1f85020;  1 drivers
v0x1f85230_0 .net *"_ivl_12", 0 0, L_0x1f85090;  1 drivers
v0x1fb24e0_0 .net *"_ivl_14", 0 0, L_0x1fb9230;  1 drivers
v0x1fb25c0_0 .net *"_ivl_17", 0 0, L_0x1fb9340;  1 drivers
v0x1fb26a0_0 .net *"_ivl_18", 0 0, L_0x1fb9410;  1 drivers
v0x1fb2780_0 .net *"_ivl_20", 0 0, L_0x1fb94c0;  1 drivers
v0x1fb2860_0 .net *"_ivl_22", 0 0, L_0x1fb95d0;  1 drivers
v0x1fb2940_0 .net *"_ivl_25", 0 0, L_0x1fb9730;  1 drivers
v0x1fb2a20_0 .net *"_ivl_26", 0 0, L_0x1fb98e0;  1 drivers
v0x1fb2b00_0 .net *"_ivl_3", 0 0, L_0x1fb8f30;  1 drivers
v0x1fb2be0_0 .net *"_ivl_31", 0 0, L_0x1fb9b10;  1 drivers
v0x1fb2cc0_0 .net *"_ivl_35", 0 0, L_0x1fb9cb0;  1 drivers
v0x1fb2da0_0 .net *"_ivl_37", 0 0, L_0x1fb9d50;  1 drivers
v0x1fb2e80_0 .net *"_ivl_38", 0 0, L_0x1fb9e40;  1 drivers
v0x1fb2f60_0 .net *"_ivl_4", 0 0, L_0x1f5ab60;  1 drivers
v0x1fb3040_0 .net *"_ivl_40", 0 0, L_0x1fb9fb0;  1 drivers
v0x1fb3120_0 .net *"_ivl_45", 0 0, L_0x1fba250;  1 drivers
v0x1fb3200_0 .net *"_ivl_46", 0 0, L_0x1fb9f40;  1 drivers
v0x1fb32e0_0 .net *"_ivl_49", 0 0, L_0x1fba340;  1 drivers
v0x1fb33c0_0 .net *"_ivl_50", 0 0, L_0x1fba440;  1 drivers
v0x1fb34a0_0 .net *"_ivl_52", 0 0, L_0x1fba540;  1 drivers
v0x1fb3580_0 .net *"_ivl_6", 0 0, L_0x1f501e0;  1 drivers
v0x1fb3660_0 .net *"_ivl_61", 3 0, L_0x1fbaa50;  1 drivers
v0x1fb3740_0 .net *"_ivl_9", 0 0, L_0x1fb9090;  1 drivers
v0x1fb3820_0 .net "ack", 0 0, v0x1fb4300_0;  alias, 1 drivers
v0x1fb38e0_0 .net "counting", 0 0, L_0x1fba8f0;  alias, 1 drivers
v0x1fb39a0_0 .net "d", 0 0, v0x1fb4460_0;  alias, 1 drivers
v0x1fb3a60_0 .net "done", 0 0, L_0x1fba800;  alias, 1 drivers
v0x1fb3d30_0 .net "done_counting", 0 0, v0x1fb4500_0;  alias, 1 drivers
v0x1fb3df0_0 .net "shift_ena", 0 0, L_0x1fbad00;  alias, 1 drivers
v0x1fb3eb0_0 .net "state", 9 0, v0x1fb4760_0;  alias, 1 drivers
L_0x1fb8e40 .part v0x1fb4760_0, 6, 1;
L_0x1fb8f30 .part v0x1fb4760_0, 0, 1;
L_0x1fb9090 .part v0x1fb4760_0, 1, 1;
L_0x1fb9340 .part v0x1fb4760_0, 3, 1;
L_0x1fb9730 .part v0x1fb4760_0, 9, 1;
L_0x1fb9b10 .part v0x1fb4760_0, 0, 1;
L_0x1fb9cb0 .part v0x1fb4760_0, 7, 1;
L_0x1fb9d50 .part v0x1fb4760_0, 8, 1;
L_0x1fba250 .part v0x1fb4760_0, 8, 1;
L_0x1fba340 .part v0x1fb4760_0, 9, 1;
L_0x1fba800 .part v0x1fb4760_0, 9, 1;
L_0x1fba8f0 .part v0x1fb4760_0, 8, 1;
L_0x1fbaa50 .part v0x1fb4760_0, 4, 4;
L_0x1fbad00 .reduce/or L_0x1fbaa50;
S_0x1fb4110 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f80760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fb4300_0 .var "ack", 0 0;
v0x1fb43c0_0 .net "clk", 0 0, v0x1fb83d0_0;  1 drivers
v0x1fb4460_0 .var "d", 0 0;
v0x1fb4500_0 .var "done_counting", 0 0;
v0x1fb45d0_0 .var/2u "fail_onehot", 0 0;
v0x1fb46c0_0 .var/2u "failed", 0 0;
v0x1fb4760_0 .var "state", 9 0;
v0x1fb4800_0 .net "tb_match", 0 0, L_0x1fbd540;  alias, 1 drivers
E_0x1f501a0 .event posedge, v0x1fb43c0_0;
E_0x1f4eea0/0 .event negedge, v0x1fb43c0_0;
E_0x1f4eea0/1 .event posedge, v0x1fb43c0_0;
E_0x1f4eea0 .event/or E_0x1f4eea0/0, E_0x1f4eea0/1;
S_0x1fb4960 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f80760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1fb4b70 .param/l "B0" 0 4 21, C4<0000010000>;
P_0x1fb4bb0 .param/l "B1" 0 4 22, C4<0000100000>;
P_0x1fb4bf0 .param/l "B2" 0 4 23, C4<0001000000>;
P_0x1fb4c30 .param/l "B3" 0 4 24, C4<0010000000>;
P_0x1fb4c70 .param/l "Count" 0 4 25, C4<0100000000>;
P_0x1fb4cb0 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1fb4cf0 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1fb4d30 .param/l "S11" 0 4 19, C4<0000000100>;
P_0x1fb4d70 .param/l "S110" 0 4 20, C4<0000001000>;
P_0x1fb4db0 .param/l "Wait" 0 4 26, C4<1000000000>;
L_0x1fba9e0 .functor BUFZ 1, L_0x1fbb2c0, C4<0>, C4<0>, C4<0>;
L_0x1fbb640 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb6b0 .functor AND 1, L_0x1fbaec0, L_0x1fbb640, C4<1>, C4<1>;
L_0x1fbb7c0 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb830 .functor AND 1, L_0x1fbaf60, L_0x1fbb7c0, C4<1>, C4<1>;
L_0x1fbb940 .functor OR 1, L_0x1fbb6b0, L_0x1fbb830, C4<0>, C4<0>;
L_0x1fbba90 .functor NOT 1, v0x1fb4460_0, C4<0>, C4<0>, C4<0>;
L_0x1fbbb00 .functor AND 1, L_0x1fbb0a0, L_0x1fbba90, C4<1>, C4<1>;
L_0x1fbbc60 .functor OR 1, L_0x1fbb940, L_0x1fbbb00, C4<0>, C4<0>;
L_0x1fbbd70 .functor AND 1, L_0x1fbb4f0, v0x1fb4300_0, C4<1>, C4<1>;
L_0x1fbbe90 .functor OR 1, L_0x1fbbc60, L_0x1fbbd70, C4<0>, C4<0>;
L_0x1fbbfa0 .functor AND 1, L_0x1fbaec0, v0x1fb4460_0, C4<1>, C4<1>;
L_0x1fbc0d0 .functor NOT 1, v0x1fb4500_0, C4<0>, C4<0>, C4<0>;
L_0x1fbc140 .functor AND 1, L_0x1fbb450, L_0x1fbc0d0, C4<1>, C4<1>;
L_0x1fbc060 .functor OR 1, L_0x1fbb360, L_0x1fbc140, C4<0>, C4<0>;
L_0x1fbc3c0 .functor AND 1, L_0x1fbb450, v0x1fb4500_0, C4<1>, C4<1>;
L_0x1fbc4c0 .functor NOT 1, v0x1fb4300_0, C4<0>, C4<0>, C4<0>;
L_0x1fbc530 .functor AND 1, L_0x1fbb4f0, L_0x1fbc4c0, C4<1>, C4<1>;
L_0x1fbc690 .functor OR 1, L_0x1fbc3c0, L_0x1fbc530, C4<0>, C4<0>;
L_0x1fbc7f0 .functor BUFZ 1, L_0x1fbb4f0, C4<0>, C4<0>, C4<0>;
L_0x1fbc960 .functor BUFZ 1, L_0x1fbb450, C4<0>, C4<0>, C4<0>;
L_0x1fbc9d0 .functor OR 1, L_0x1fbb140, L_0x1fbb1e0, C4<0>, C4<0>;
L_0x1fbcb50 .functor OR 1, L_0x1fbc9d0, L_0x1fbb2c0, C4<0>, C4<0>;
L_0x1fbcc10 .functor OR 1, L_0x1fbcb50, L_0x1fbb360, C4<0>, C4<0>;
v0x1fb5400_0 .net "B3_next", 0 0, L_0x1fba9e0;  alias, 1 drivers
v0x1fb54e0_0 .net "Count_next", 0 0, L_0x1fbc060;  alias, 1 drivers
v0x1fb55a0_0 .net "S1_next", 0 0, L_0x1fbbfa0;  alias, 1 drivers
v0x1fb5640_0 .net "S_next", 0 0, L_0x1fbbe90;  alias, 1 drivers
v0x1fb5700_0 .net "Wait_next", 0 0, L_0x1fbc690;  alias, 1 drivers
v0x1fb5810_0 .net *"_ivl_22", 0 0, L_0x1fbb640;  1 drivers
v0x1fb58f0_0 .net *"_ivl_25", 0 0, L_0x1fbb6b0;  1 drivers
v0x1fb59b0_0 .net *"_ivl_26", 0 0, L_0x1fbb7c0;  1 drivers
v0x1fb5a90_0 .net *"_ivl_29", 0 0, L_0x1fbb830;  1 drivers
v0x1fb5b50_0 .net *"_ivl_31", 0 0, L_0x1fbb940;  1 drivers
v0x1fb5c10_0 .net *"_ivl_32", 0 0, L_0x1fbba90;  1 drivers
v0x1fb5cf0_0 .net *"_ivl_35", 0 0, L_0x1fbbb00;  1 drivers
v0x1fb5db0_0 .net *"_ivl_37", 0 0, L_0x1fbbc60;  1 drivers
v0x1fb5e70_0 .net *"_ivl_39", 0 0, L_0x1fbbd70;  1 drivers
v0x1fb5f30_0 .net *"_ivl_44", 0 0, L_0x1fbc0d0;  1 drivers
v0x1fb6010_0 .net *"_ivl_47", 0 0, L_0x1fbc140;  1 drivers
v0x1fb60d0_0 .net *"_ivl_51", 0 0, L_0x1fbc3c0;  1 drivers
v0x1fb6190_0 .net *"_ivl_52", 0 0, L_0x1fbc4c0;  1 drivers
v0x1fb6270_0 .net *"_ivl_55", 0 0, L_0x1fbc530;  1 drivers
v0x1fb6330_0 .net *"_ivl_63", 0 0, L_0x1fbc9d0;  1 drivers
v0x1fb63f0_0 .net *"_ivl_65", 0 0, L_0x1fbcb50;  1 drivers
v0x1fb64b0_0 .net "ack", 0 0, v0x1fb4300_0;  alias, 1 drivers
v0x1fb6550_0 .net "counting", 0 0, L_0x1fbc960;  alias, 1 drivers
v0x1fb6610_0 .net "d", 0 0, v0x1fb4460_0;  alias, 1 drivers
v0x1fb6700_0 .net "done", 0 0, L_0x1fbc7f0;  alias, 1 drivers
v0x1fb67c0_0 .net "done_counting", 0 0, v0x1fb4500_0;  alias, 1 drivers
v0x1fb68b0_0 .net "shift_ena", 0 0, L_0x1fbcc10;  alias, 1 drivers
v0x1fb6970_0 .net "state", 9 0, v0x1fb4760_0;  alias, 1 drivers
v0x1fb6a80_0 .net "state_B0", 0 0, L_0x1fbb140;  1 drivers
v0x1fb6b40_0 .net "state_B1", 0 0, L_0x1fbb1e0;  1 drivers
v0x1fb6c00_0 .net "state_B2", 0 0, L_0x1fbb2c0;  1 drivers
v0x1fb6cc0_0 .net "state_B3", 0 0, L_0x1fbb360;  1 drivers
v0x1fb6d80_0 .net "state_Count", 0 0, L_0x1fbb450;  1 drivers
v0x1fb7050_0 .net "state_S", 0 0, L_0x1fbaec0;  1 drivers
v0x1fb7110_0 .net "state_S1", 0 0, L_0x1fbaf60;  1 drivers
v0x1fb71d0_0 .net "state_S11", 0 0, L_0x1fbb000;  1 drivers
v0x1fb7290_0 .net "state_S110", 0 0, L_0x1fbb0a0;  1 drivers
v0x1fb7350_0 .net "state_Wait", 0 0, L_0x1fbb4f0;  1 drivers
L_0x1fbaec0 .part v0x1fb4760_0, 0, 1;
L_0x1fbaf60 .part v0x1fb4760_0, 1, 1;
L_0x1fbb000 .part v0x1fb4760_0, 2, 1;
L_0x1fbb0a0 .part v0x1fb4760_0, 3, 1;
L_0x1fbb140 .part v0x1fb4760_0, 4, 1;
L_0x1fbb1e0 .part v0x1fb4760_0, 5, 1;
L_0x1fbb2c0 .part v0x1fb4760_0, 6, 1;
L_0x1fbb360 .part v0x1fb4760_0, 7, 1;
L_0x1fbb450 .part v0x1fb4760_0, 8, 1;
L_0x1fbb4f0 .part v0x1fb4760_0, 9, 1;
S_0x1fb7590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f80760;
 .timescale -12 -12;
E_0x1f4e830 .event anyedge, v0x1fb8c00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb8c00_0;
    %nor/r;
    %assign/vec4 v0x1fb8c00_0, 0;
    %wait E_0x1f4e830;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb4110;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb45d0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fb4110;
T_2 ;
    %wait E_0x1f4eea0;
    %load/vec4 v0x1fb4800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb46c0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fb4110;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fb4300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4500_0, 0;
    %assign/vec4 v0x1fb4460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fb4760_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4eea0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb4300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb4500_0, 0, 1;
    %store/vec4 v0x1fb4460_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fb4760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f501a0;
    %load/vec4 v0x1fb46c0_0;
    %assign/vec4 v0x1fb45d0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4eea0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb4300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb4500_0, 0, 1;
    %store/vec4 v0x1fb4460_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fb4760_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f501a0;
    %load/vec4 v0x1fb45d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fb46c0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f80760;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8c00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f80760;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb83d0_0;
    %inv;
    %store/vec4 v0x1fb83d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f80760;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb43c0_0, v0x1fb8d70_0, v0x1fb8640_0, v0x1fb86e0_0, v0x1fb8330_0, v0x1fb8ac0_0, v0x1fb7870_0, v0x1fb77b0_0, v0x1fb7ce0_0, v0x1fb7c10_0, v0x1fb7b40_0, v0x1fb7a50_0, v0x1fb79b0_0, v0x1fb7910_0, v0x1fb7e80_0, v0x1fb7db0_0, v0x1fb8850_0, v0x1fb8780_0, v0x1fb8570_0, v0x1fb84a0_0, v0x1fb89f0_0, v0x1fb8920_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f80760;
T_7 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f80760;
T_8 ;
    %wait E_0x1f4eea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb8b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
    %load/vec4 v0x1fb8ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb8b60_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fb7870_0;
    %load/vec4 v0x1fb7870_0;
    %load/vec4 v0x1fb77b0_0;
    %xor;
    %load/vec4 v0x1fb7870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1fb7ce0_0;
    %load/vec4 v0x1fb7ce0_0;
    %load/vec4 v0x1fb7c10_0;
    %xor;
    %load/vec4 v0x1fb7ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1fb7b40_0;
    %load/vec4 v0x1fb7b40_0;
    %load/vec4 v0x1fb7a50_0;
    %xor;
    %load/vec4 v0x1fb7b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1fb79b0_0;
    %load/vec4 v0x1fb79b0_0;
    %load/vec4 v0x1fb7910_0;
    %xor;
    %load/vec4 v0x1fb79b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1fb7e80_0;
    %load/vec4 v0x1fb7e80_0;
    %load/vec4 v0x1fb7db0_0;
    %xor;
    %load/vec4 v0x1fb7e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1fb8850_0;
    %load/vec4 v0x1fb8850_0;
    %load/vec4 v0x1fb8780_0;
    %xor;
    %load/vec4 v0x1fb8850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1fb8570_0;
    %load/vec4 v0x1fb8570_0;
    %load/vec4 v0x1fb84a0_0;
    %xor;
    %load/vec4 v0x1fb8570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1fb89f0_0;
    %load/vec4 v0x1fb89f0_0;
    %load/vec4 v0x1fb8920_0;
    %xor;
    %load/vec4 v0x1fb89f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1fb8b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8b60_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/review2015_fsmonehot/iter0/response2/top_module.sv";
