{
  "mpf_an4623_v2022p3_df": [
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/CoreAPB3_0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreAPB3:4.2.100",
      "component": "CoreAPB3_0",
      "params": [
        "\\",
        "\"APB_DWIDTH:32\"  \\",
        "\"APBSLOT0ENABLE:true\"  \\",
        "\"APBSLOT1ENABLE:true\"  \\",
        "\"APBSLOT2ENABLE:true\"  \\",
        "\"APBSLOT3ENABLE:false\"  \\",
        "\"APBSLOT4ENABLE:false\"  \\",
        "\"APBSLOT5ENABLE:false\"  \\",
        "\"APBSLOT6ENABLE:false\"  \\",
        "\"APBSLOT7ENABLE:false\"  \\",
        "\"APBSLOT8ENABLE:false\"  \\",
        "\"APBSLOT9ENABLE:false\"  \\",
        "\"APBSLOT10ENABLE:false\"  \\",
        "\"APBSLOT11ENABLE:false\"  \\",
        "\"APBSLOT12ENABLE:false\"  \\",
        "\"APBSLOT13ENABLE:false\"  \\",
        "\"APBSLOT14ENABLE:false\"  \\",
        "\"APBSLOT15ENABLE:false\"  \\",
        "\"IADDR_OPTION:0\"  \\",
        "\"MADDR_BITS:16\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"UPR_NIBBLE_POSN:6\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/COREJTAGDEBUG_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREJTAGDEBUG:4.0.100",
      "component": "COREJTAGDEBUG_C0",
      "params": [
        "\\",
        "\"IR_CODE_TGT_0:0x55\"  \\",
        "\"IR_CODE_TGT_1:0x56\"  \\",
        "\"IR_CODE_TGT_2:0x57\"  \\",
        "\"IR_CODE_TGT_3:0x58\"  \\",
        "\"IR_CODE_TGT_4:0x59\"  \\",
        "\"IR_CODE_TGT_5:0x5a\"  \\",
        "\"IR_CODE_TGT_6:0x5b\"  \\",
        "\"IR_CODE_TGT_7:0x5c\"  \\",
        "\"IR_CODE_TGT_8:0x5d\"  \\",
        "\"IR_CODE_TGT_9:0x5e\"  \\",
        "\"IR_CODE_TGT_10:0x5f\"  \\",
        "\"IR_CODE_TGT_11:0x60\"  \\",
        "\"IR_CODE_TGT_12:0x61\"  \\",
        "\"IR_CODE_TGT_13:0x62\"  \\",
        "\"IR_CODE_TGT_14:0x63\"  \\",
        "\"IR_CODE_TGT_15:0x64\"  \\",
        "\"NUM_DEBUG_TGTS:1\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_0:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_1:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_2:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_3:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_4:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_5:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_6:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_7:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_8:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_9:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_10:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_11:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_12:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_13:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_14:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_15:false\"  \\",
        "\"UJTAG_BYPASS:false\"  \\",
        "\"UJTAG_SEC_EN:false\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/CORESPI_0.tcl",
      "core_vlnv": "Actel:DirectCore:CORESPI:5.2.104",
      "component": "CORESPI_0",
      "params": [
        "\\",
        "\"APB_DWIDTH:32\"  \\",
        "\"CFG_CLK:16\"  \\",
        "\"CFG_FIFO_DEPTH:32\"  \\",
        "\"CFG_FRAME_SIZE:16\"  \\",
        "\"CFG_MODE:0\"  \\",
        "\"CFG_MOT_MODE:0\"  \\",
        "\"CFG_MOT_SSEL:true\"  \\",
        "\"CFG_NSC_OPERATION:0\"  \\",
        "\"CFG_TI_JMB_FRAMES:false\"  \\",
        "\"CFG_TI_NSC_CUSTOM:0\"  \\",
        "\"CFG_TI_NSC_FRC:false\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/CORETSE_0.tcl",
      "core_vlnv": "Actel:DirectCore:CORETSE:3.2.119",
      "component": "CORETSE_0",
      "params": [
        "\\",
        "\"GMII_TBI:1\"  \\",
        "\"MDIO_PHYID:18\"  \\",
        "\"PACKET_SIZE:11\"  \\",
        "\"SAL:true\"  \\",
        "\"SLIP_ENABLE:false\"  \\",
        "\"STATS:true\"  \\",
        "\"WoL:true\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/CoreUARTapb_0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreUARTapb:5.7.100",
      "component": "CoreUARTapb_0",
      "params": [
        "\\",
        "\"BAUD_VAL_FRCTN:0\"  \\",
        "\"BAUD_VAL_FRCTN_EN:false\"  \\",
        "\"BAUD_VALUE:1\"  \\",
        "\"FIXEDMODE:0\"  \\",
        "\"PRG_BIT8:0\"  \\",
        "\"PRG_PARITY:0\"  \\",
        "\"RX_FIFO:0\"  \\",
        "\"RX_LEGACY_MODE:0\"  \\",
        "\"TX_FIFO:0\"  \\",
        "\"USE_SOFT_FIFO:0\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/Core_reset_pf.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "Core_reset_pf",
      "params": []
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/MIV_RV32_C0.tcl",
      "core_vlnv": "Microsemi:MiV:MIV_RV32:3.0.100",
      "component": "MIV_RV32_C0",
      "params": [
        "\\",
        "\"AHB_END_ADDR_0:0xffff\"  \\",
        "\"AHB_END_ADDR_1:0x8fff\"  \\",
        "\"AHB_MASTER_TYPE:0\"  \\",
        "\"AHB_SLAVE_MIRROR:false\"  \\",
        "\"AHB_START_ADDR_0:0x0\"  \\",
        "\"AHB_START_ADDR_1:0x8000\"  \\",
        "\"APB_END_ADDR_0:0xffff\"  \\",
        "\"APB_END_ADDR_1:0x6fff\"  \\",
        "\"APB_MASTER_TYPE:1\"  \\",
        "\"APB_SLAVE_MIRROR:false\"  \\",
        "\"APB_START_ADDR_0:0x0\"  \\",
        "\"APB_START_ADDR_1:0x6000\"  \\",
        "\"AXI_END_ADDR_0:0xffff\"  \\",
        "\"AXI_END_ADDR_1:0x6fff\"  \\",
        "\"AXI_MASTER_TYPE:0\"  \\",
        "\"AXI_SLAVE_MIRROR:false\"  \\",
        "\"AXI_START_ADDR_0:0x0\"  \\",
        "\"AXI_START_ADDR_1:0x6000\"  \\",
        "\"BOOTROM_DEST_ADDR_LOWER:0x0\"  \\",
        "\"BOOTROM_DEST_ADDR_UPPER:0x4000\"  \\",
        "\"BOOTROM_PRESENT:false\"  \\",
        "\"BOOTROM_SRC_END_ADDR_LOWER:0x3fff\"  \\",
        "\"BOOTROM_SRC_END_ADDR_UPPER:0x8000\"  \\",
        "\"BOOTROM_SRC_START_ADDR_LOWER:0x0\"  \\",
        "\"BOOTROM_SRC_START_ADDR_UPPER:0x8000\"  \\",
        "\"DEBUGGER:true\"  \\",
        "\"ECC_ENABLE:false\"  \\",
        "\"FWD_REGS:false\"  \\",
        "\"GEN_DECODE_RV32:3\"  \\",
        "\"GEN_MUL_TYPE:0\"  \\",
        "\"GPR_REGS:false\"  \\",
        "\"INTERNAL_MTIME:true\"  \\",
        "\"INTERNAL_MTIME_IRQ:true\"  \\",
        "\"MTIME_PRESCALER:100\"  \\",
        "\"NUM_EXT_IRQS:0\"  \\",
        "\"RECONFIG_BOOTROM:false\"  \\",
        "\"RESET_VECTOR_ADDR_0:0x0\"  \\",
        "\"RESET_VECTOR_ADDR_1:0x8000\"  \\",
        "\"TAS_END_ADDR_0:0x3fff\"  \\",
        "\"TAS_END_ADDR_1:0x4000\"  \\",
        "\"TAS_START_ADDR_0:0x0\"  \\",
        "\"TAS_START_ADDR_1:0x4000\"  \\",
        "\"TCM_END_ADDR_0:0x8fff\"  \\",
        "\"TCM_END_ADDR_1:0x8000\"  \\",
        "\"TCM_PRESENT:true\"  \\",
        "\"TCM_START_ADDR_0:0x0\"  \\",
        "\"TCM_START_ADDR_1:0x8000\"  \\",
        "\"TCM_TAS_PRESENT:false\"  \\",
        "\"VECTORED_INTERRUPTS:false\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/PF_CCC_0.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_0",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:1\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:15\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:80\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:1\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:100\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:0\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:true\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:50\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_POSTDIVIDERADDSOFTLOGIC_0:true\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:1\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_RESET_ON_LOCK_0:true\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/pf_init_monitor_0.tcl",
      "core_vlnv": "Actel:SgCore:PF_INIT_MONITOR:2.0.304",
      "component": "pf_init_monitor_0",
      "params": [
        "\\",
        "\"BANK_0_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_0_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_0_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_1_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_1_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_1_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_2_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_4_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_5_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_6_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_6_VDDI_STATUS_ENABLED:true\"  \\",
        "\"BANK_6_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_7_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"DEVICE_INIT_DONE_SIMULATION_DELAY:7\"  \\",
        "\"FABRIC_POR_N_SIMULATION_DELAY:1\"  \\",
        "\"LATCH_SC_OUTPUTS:false\"  \\",
        "\"PCIE_INIT_DONE_SIMULATION_DELAY:4\"  \\",
        "\"SHOW_BANK_0_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_0_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_0_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SRAM_INIT_DONE_SIMULATION_DELAY:6\"  \\",
        "\"USRAM_INIT_DONE_SIMULATION_DELAY:5\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/PF_IOD_CDR_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_IOD_CDR:2.4.105",
      "component": "PF_IOD_CDR_C0",
      "params": [
        "\\",
        "\"CLOCK_TYPE:ASYNCHRONOUS\" \\",
        "\"DATA_RATE:1250\" \\",
        "\"DATA_WIDTH:9\" \\",
        "\"EXPOSE_DIAGNOSTIC_PORT:false\" \\",
        "\"EYE_WINDOW_N:6\" \\",
        "\"EYE_WINDOW_P:5\" \\",
        "\"FLAG_OFFSET_SIZE:4\" \\",
        "\"JUMP_STEP_SIZE:3\" \\",
        "\"LVDS_FAILSAFE_EN:false\" \\",
        "\"RATIO:5\" \\",
        "\"RX_BIT_SLIP_EN:false\" \\",
        "\"RX_CLK_MODE:CDR4\" \\",
        "\"RX_ENABLED:true\" \\",
        "\"RX_ONLY:false\" \\",
        "\"SIMULATION_MODE:FULL\" \\",
        "\"TX_ENABLED:true\" \\",
        "\"TX_TRAINING_MODE:AUTO\""
      ]
    },
    {
      "file": "mpf_an4623_v2022p3_df/TCL_Scripts/src/src_components/PF_IOD_CDR_CCC_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_IOD_CDR_CCC:2.1.111",
      "component": "PF_IOD_CDR_CCC_C0",
      "params": [
        "\\",
        "\"CCC_PLL_MULTIPLIER:5\" \\",
        "\"CCC_PLL_REF_FREQ:125.000\" \\",
        "\"DATA_RATE:1250\" \\",
        "\"GENERATE_TX_FAB_CLK:true\" \\",
        "\"TX_CLK_G_FREQ:125.000\""
      ]
    }
  ],
  "mpf_an4684_v2025p1_df": [
    {
      "file": "mpf_an4684_v2025p1_df/src/components/CorePCS_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CorePCS:3.5.106",
      "component": "CorePCS_C0",
      "params": [
        "\\",
        "\"COMMA_DETECT_SEL:0\"  \\",
        "\"EPCS_DWIDTH:40\"  \\",
        "\"LANE_MODE:1\"  \\",
        "\"NO_OF_COMMAS:1\"  \\",
        "\"PROG_COMMA_EN:1\"  \\",
        "\"SHIFT_EN:false\""
      ]
    },
    {
      "file": "mpf_an4684_v2025p1_df/src/components/dp_receiver_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:dp_receiver:2.1.0",
      "component": "dp_receiver_C0",
      "params": [
        "\\",
        "\"g_LINE_BUFFER_DEPTH:1024\"  \\",
        "\"g_MAX_DP_LANE:4\""
      ]
    }
  ],
  "mpf_an5014_v2023p1_eval_df": [
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreAPB3_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreAPB3:4.2.100",
      "component": "CoreAPB3_C0",
      "params": [
        "\\",
        "\"APB_DWIDTH:32\"  \\",
        "\"APBSLOT0ENABLE:true\"  \\",
        "\"APBSLOT1ENABLE:true\"  \\",
        "\"APBSLOT2ENABLE:true\"  \\",
        "\"APBSLOT3ENABLE:true\"  \\",
        "\"APBSLOT4ENABLE:false\"  \\",
        "\"APBSLOT5ENABLE:false\"  \\",
        "\"APBSLOT6ENABLE:false\"  \\",
        "\"APBSLOT7ENABLE:false\"  \\",
        "\"APBSLOT8ENABLE:false\"  \\",
        "\"APBSLOT9ENABLE:false\"  \\",
        "\"APBSLOT10ENABLE:false\"  \\",
        "\"APBSLOT11ENABLE:false\"  \\",
        "\"APBSLOT12ENABLE:false\"  \\",
        "\"APBSLOT13ENABLE:false\"  \\",
        "\"APBSLOT14ENABLE:false\"  \\",
        "\"APBSLOT15ENABLE:false\"  \\",
        "\"IADDR_OPTION:0\"  \\",
        "\"MADDR_BITS:16\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"UPR_NIBBLE_POSN:6\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREAXI4INTERCONNECT_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREAXI4INTERCONNECT:2.8.103",
      "component": "COREAXI4INTERCONNECT_C0",
      "params": [
        "\\",
        "\"ADDR_WIDTH:32\"  \\",
        "\"CROSSBAR_MODE:0\"  \\",
        "\"DATA_WIDTH:64\"  \\",
        "\"DWC_ADDR_FIFO_DEPTH_CEILING:10\"  \\",
        "\"ID_WIDTH:1\"  \\",
        "\"MASTER0_CHAN_RS:true\"  \\",
        "\"MASTER0_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER0_DATA_WIDTH:64\"  \\",
        "\"MASTER0_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER0_READ_INTERLEAVE:false\"  \\",
        "\"MASTER0_READ_SLAVE0:true\"  \\",
        "\"MASTER0_READ_SLAVE1:true\"  \\",
        "\"MASTER0_READ_SLAVE2:true\"  \\",
        "\"MASTER0_READ_SLAVE3:true\"  \\",
        "\"MASTER0_READ_SLAVE4:true\"  \\",
        "\"MASTER0_READ_SLAVE5:true\"  \\",
        "\"MASTER0_READ_SLAVE6:true\"  \\",
        "\"MASTER0_READ_SLAVE7:true\"  \\",
        "\"MASTER0_READ_SLAVE8:true\"  \\",
        "\"MASTER0_READ_SLAVE9:true\"  \\",
        "\"MASTER0_READ_SLAVE10:true\"  \\",
        "\"MASTER0_READ_SLAVE11:true\"  \\",
        "\"MASTER0_READ_SLAVE12:true\"  \\",
        "\"MASTER0_READ_SLAVE13:true\"  \\",
        "\"MASTER0_READ_SLAVE14:true\"  \\",
        "\"MASTER0_READ_SLAVE15:true\"  \\",
        "\"MASTER0_READ_SLAVE16:true\"  \\",
        "\"MASTER0_READ_SLAVE17:true\"  \\",
        "\"MASTER0_READ_SLAVE18:true\"  \\",
        "\"MASTER0_READ_SLAVE19:true\"  \\",
        "\"MASTER0_READ_SLAVE20:true\"  \\",
        "\"MASTER0_READ_SLAVE21:true\"  \\",
        "\"MASTER0_READ_SLAVE22:true\"  \\",
        "\"MASTER0_READ_SLAVE23:true\"  \\",
        "\"MASTER0_READ_SLAVE24:true\"  \\",
        "\"MASTER0_READ_SLAVE25:true\"  \\",
        "\"MASTER0_READ_SLAVE26:true\"  \\",
        "\"MASTER0_READ_SLAVE27:true\"  \\",
        "\"MASTER0_READ_SLAVE28:true\"  \\",
        "\"MASTER0_READ_SLAVE29:true\"  \\",
        "\"MASTER0_READ_SLAVE30:true\"  \\",
        "\"MASTER0_READ_SLAVE31:true\"  \\",
        "\"MASTER0_TYPE:0\"  \\",
        "\"MASTER0_WRITE_SLAVE0:true\"  \\",
        "\"MASTER0_WRITE_SLAVE1:true\"  \\",
        "\"MASTER0_WRITE_SLAVE2:true\"  \\",
        "\"MASTER0_WRITE_SLAVE3:true\"  \\",
        "\"MASTER0_WRITE_SLAVE4:true\"  \\",
        "\"MASTER0_WRITE_SLAVE5:true\"  \\",
        "\"MASTER0_WRITE_SLAVE6:true\"  \\",
        "\"MASTER0_WRITE_SLAVE7:true\"  \\",
        "\"MASTER0_WRITE_SLAVE8:true\"  \\",
        "\"MASTER0_WRITE_SLAVE9:true\"  \\",
        "\"MASTER0_WRITE_SLAVE10:true\"  \\",
        "\"MASTER0_WRITE_SLAVE11:true\"  \\",
        "\"MASTER0_WRITE_SLAVE12:true\"  \\",
        "\"MASTER0_WRITE_SLAVE13:true\"  \\",
        "\"MASTER0_WRITE_SLAVE14:true\"  \\",
        "\"MASTER0_WRITE_SLAVE15:true\"  \\",
        "\"MASTER0_WRITE_SLAVE16:true\"  \\",
        "\"MASTER0_WRITE_SLAVE17:true\"  \\",
        "\"MASTER0_WRITE_SLAVE18:true\"  \\",
        "\"MASTER0_WRITE_SLAVE19:true\"  \\",
        "\"MASTER0_WRITE_SLAVE20:true\"  \\",
        "\"MASTER0_WRITE_SLAVE21:true\"  \\",
        "\"MASTER0_WRITE_SLAVE22:true\"  \\",
        "\"MASTER0_WRITE_SLAVE23:true\"  \\",
        "\"MASTER0_WRITE_SLAVE24:true\"  \\",
        "\"MASTER0_WRITE_SLAVE25:true\"  \\",
        "\"MASTER0_WRITE_SLAVE26:true\"  \\",
        "\"MASTER0_WRITE_SLAVE27:true\"  \\",
        "\"MASTER0_WRITE_SLAVE28:true\"  \\",
        "\"MASTER0_WRITE_SLAVE29:true\"  \\",
        "\"MASTER0_WRITE_SLAVE30:true\"  \\",
        "\"MASTER0_WRITE_SLAVE31:true\"  \\",
        "\"MASTER1_CHAN_RS:true\"  \\",
        "\"MASTER1_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER1_DATA_WIDTH:64\"  \\",
        "\"MASTER1_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER1_READ_INTERLEAVE:false\"  \\",
        "\"MASTER1_READ_SLAVE0:true\"  \\",
        "\"MASTER1_READ_SLAVE1:true\"  \\",
        "\"MASTER1_READ_SLAVE2:true\"  \\",
        "\"MASTER1_READ_SLAVE3:true\"  \\",
        "\"MASTER1_READ_SLAVE4:true\"  \\",
        "\"MASTER1_READ_SLAVE5:true\"  \\",
        "\"MASTER1_READ_SLAVE6:true\"  \\",
        "\"MASTER1_READ_SLAVE7:true\"  \\",
        "\"MASTER1_READ_SLAVE8:true\"  \\",
        "\"MASTER1_READ_SLAVE9:true\"  \\",
        "\"MASTER1_READ_SLAVE10:true\"  \\",
        "\"MASTER1_READ_SLAVE11:true\"  \\",
        "\"MASTER1_READ_SLAVE12:true\"  \\",
        "\"MASTER1_READ_SLAVE13:true\"  \\",
        "\"MASTER1_READ_SLAVE14:true\"  \\",
        "\"MASTER1_READ_SLAVE15:true\"  \\",
        "\"MASTER1_READ_SLAVE16:true\"  \\",
        "\"MASTER1_READ_SLAVE17:true\"  \\",
        "\"MASTER1_READ_SLAVE18:true\"  \\",
        "\"MASTER1_READ_SLAVE19:true\"  \\",
        "\"MASTER1_READ_SLAVE20:true\"  \\",
        "\"MASTER1_READ_SLAVE21:true\"  \\",
        "\"MASTER1_READ_SLAVE22:true\"  \\",
        "\"MASTER1_READ_SLAVE23:true\"  \\",
        "\"MASTER1_READ_SLAVE24:true\"  \\",
        "\"MASTER1_READ_SLAVE25:true\"  \\",
        "\"MASTER1_READ_SLAVE26:true\"  \\",
        "\"MASTER1_READ_SLAVE27:true\"  \\",
        "\"MASTER1_READ_SLAVE28:true\"  \\",
        "\"MASTER1_READ_SLAVE29:true\"  \\",
        "\"MASTER1_READ_SLAVE30:true\"  \\",
        "\"MASTER1_READ_SLAVE31:true\"  \\",
        "\"MASTER1_TYPE:0\"  \\",
        "\"MASTER1_WRITE_SLAVE0:true\"  \\",
        "\"MASTER1_WRITE_SLAVE1:true\"  \\",
        "\"MASTER1_WRITE_SLAVE2:true\"  \\",
        "\"MASTER1_WRITE_SLAVE3:true\"  \\",
        "\"MASTER1_WRITE_SLAVE4:true\"  \\",
        "\"MASTER1_WRITE_SLAVE5:true\"  \\",
        "\"MASTER1_WRITE_SLAVE6:true\"  \\",
        "\"MASTER1_WRITE_SLAVE7:true\"  \\",
        "\"MASTER1_WRITE_SLAVE8:true\"  \\",
        "\"MASTER1_WRITE_SLAVE9:true\"  \\",
        "\"MASTER1_WRITE_SLAVE10:true\"  \\",
        "\"MASTER1_WRITE_SLAVE11:true\"  \\",
        "\"MASTER1_WRITE_SLAVE12:true\"  \\",
        "\"MASTER1_WRITE_SLAVE13:true\"  \\",
        "\"MASTER1_WRITE_SLAVE14:true\"  \\",
        "\"MASTER1_WRITE_SLAVE15:true\"  \\",
        "\"MASTER1_WRITE_SLAVE16:true\"  \\",
        "\"MASTER1_WRITE_SLAVE17:true\"  \\",
        "\"MASTER1_WRITE_SLAVE18:true\"  \\",
        "\"MASTER1_WRITE_SLAVE19:true\"  \\",
        "\"MASTER1_WRITE_SLAVE20:true\"  \\",
        "\"MASTER1_WRITE_SLAVE21:true\"  \\",
        "\"MASTER1_WRITE_SLAVE22:true\"  \\",
        "\"MASTER1_WRITE_SLAVE23:true\"  \\",
        "\"MASTER1_WRITE_SLAVE24:true\"  \\",
        "\"MASTER1_WRITE_SLAVE25:true\"  \\",
        "\"MASTER1_WRITE_SLAVE26:true\"  \\",
        "\"MASTER1_WRITE_SLAVE27:true\"  \\",
        "\"MASTER1_WRITE_SLAVE28:true\"  \\",
        "\"MASTER1_WRITE_SLAVE29:true\"  \\",
        "\"MASTER1_WRITE_SLAVE30:true\"  \\",
        "\"MASTER1_WRITE_SLAVE31:true\"  \\",
        "\"MASTER2_CHAN_RS:true\"  \\",
        "\"MASTER2_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER2_DATA_WIDTH:64\"  \\",
        "\"MASTER2_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER2_READ_INTERLEAVE:false\"  \\",
        "\"MASTER2_READ_SLAVE0:true\"  \\",
        "\"MASTER2_READ_SLAVE1:true\"  \\",
        "\"MASTER2_READ_SLAVE2:true\"  \\",
        "\"MASTER2_READ_SLAVE3:true\"  \\",
        "\"MASTER2_READ_SLAVE4:true\"  \\",
        "\"MASTER2_READ_SLAVE5:true\"  \\",
        "\"MASTER2_READ_SLAVE6:true\"  \\",
        "\"MASTER2_READ_SLAVE7:true\"  \\",
        "\"MASTER2_READ_SLAVE8:true\"  \\",
        "\"MASTER2_READ_SLAVE9:true\"  \\",
        "\"MASTER2_READ_SLAVE10:true\"  \\",
        "\"MASTER2_READ_SLAVE11:true\"  \\",
        "\"MASTER2_READ_SLAVE12:true\"  \\",
        "\"MASTER2_READ_SLAVE13:true\"  \\",
        "\"MASTER2_READ_SLAVE14:true\"  \\",
        "\"MASTER2_READ_SLAVE15:true\"  \\",
        "\"MASTER2_READ_SLAVE16:true\"  \\",
        "\"MASTER2_READ_SLAVE17:true\"  \\",
        "\"MASTER2_READ_SLAVE18:true\"  \\",
        "\"MASTER2_READ_SLAVE19:true\"  \\",
        "\"MASTER2_READ_SLAVE20:true\"  \\",
        "\"MASTER2_READ_SLAVE21:true\"  \\",
        "\"MASTER2_READ_SLAVE22:true\"  \\",
        "\"MASTER2_READ_SLAVE23:true\"  \\",
        "\"MASTER2_READ_SLAVE24:true\"  \\",
        "\"MASTER2_READ_SLAVE25:true\"  \\",
        "\"MASTER2_READ_SLAVE26:true\"  \\",
        "\"MASTER2_READ_SLAVE27:true\"  \\",
        "\"MASTER2_READ_SLAVE28:true\"  \\",
        "\"MASTER2_READ_SLAVE29:true\"  \\",
        "\"MASTER2_READ_SLAVE30:true\"  \\",
        "\"MASTER2_READ_SLAVE31:true\"  \\",
        "\"MASTER2_TYPE:0\"  \\",
        "\"MASTER2_WRITE_SLAVE0:true\"  \\",
        "\"MASTER2_WRITE_SLAVE1:true\"  \\",
        "\"MASTER2_WRITE_SLAVE2:true\"  \\",
        "\"MASTER2_WRITE_SLAVE3:true\"  \\",
        "\"MASTER2_WRITE_SLAVE4:true\"  \\",
        "\"MASTER2_WRITE_SLAVE5:true\"  \\",
        "\"MASTER2_WRITE_SLAVE6:true\"  \\",
        "\"MASTER2_WRITE_SLAVE7:true\"  \\",
        "\"MASTER2_WRITE_SLAVE8:true\"  \\",
        "\"MASTER2_WRITE_SLAVE9:true\"  \\",
        "\"MASTER2_WRITE_SLAVE10:true\"  \\",
        "\"MASTER2_WRITE_SLAVE11:true\"  \\",
        "\"MASTER2_WRITE_SLAVE12:true\"  \\",
        "\"MASTER2_WRITE_SLAVE13:true\"  \\",
        "\"MASTER2_WRITE_SLAVE14:true\"  \\",
        "\"MASTER2_WRITE_SLAVE15:true\"  \\",
        "\"MASTER2_WRITE_SLAVE16:true\"  \\",
        "\"MASTER2_WRITE_SLAVE17:true\"  \\",
        "\"MASTER2_WRITE_SLAVE18:true\"  \\",
        "\"MASTER2_WRITE_SLAVE19:true\"  \\",
        "\"MASTER2_WRITE_SLAVE20:true\"  \\",
        "\"MASTER2_WRITE_SLAVE21:true\"  \\",
        "\"MASTER2_WRITE_SLAVE22:true\"  \\",
        "\"MASTER2_WRITE_SLAVE23:true\"  \\",
        "\"MASTER2_WRITE_SLAVE24:true\"  \\",
        "\"MASTER2_WRITE_SLAVE25:true\"  \\",
        "\"MASTER2_WRITE_SLAVE26:true\"  \\",
        "\"MASTER2_WRITE_SLAVE27:true\"  \\",
        "\"MASTER2_WRITE_SLAVE28:true\"  \\",
        "\"MASTER2_WRITE_SLAVE29:true\"  \\",
        "\"MASTER2_WRITE_SLAVE30:true\"  \\",
        "\"MASTER2_WRITE_SLAVE31:true\"  \\",
        "\"MASTER3_CHAN_RS:true\"  \\",
        "\"MASTER3_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER3_DATA_WIDTH:64\"  \\",
        "\"MASTER3_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER3_READ_INTERLEAVE:false\"  \\",
        "\"MASTER3_READ_SLAVE0:true\"  \\",
        "\"MASTER3_READ_SLAVE1:true\"  \\",
        "\"MASTER3_READ_SLAVE2:true\"  \\",
        "\"MASTER3_READ_SLAVE3:true\"  \\",
        "\"MASTER3_READ_SLAVE4:true\"  \\",
        "\"MASTER3_READ_SLAVE5:true\"  \\",
        "\"MASTER3_READ_SLAVE6:true\"  \\",
        "\"MASTER3_READ_SLAVE7:true\"  \\",
        "\"MASTER3_READ_SLAVE8:true\"  \\",
        "\"MASTER3_READ_SLAVE9:true\"  \\",
        "\"MASTER3_READ_SLAVE10:true\"  \\",
        "\"MASTER3_READ_SLAVE11:true\"  \\",
        "\"MASTER3_READ_SLAVE12:true\"  \\",
        "\"MASTER3_READ_SLAVE13:true\"  \\",
        "\"MASTER3_READ_SLAVE14:true\"  \\",
        "\"MASTER3_READ_SLAVE15:true\"  \\",
        "\"MASTER3_READ_SLAVE16:true\"  \\",
        "\"MASTER3_READ_SLAVE17:true\"  \\",
        "\"MASTER3_READ_SLAVE18:true\"  \\",
        "\"MASTER3_READ_SLAVE19:true\"  \\",
        "\"MASTER3_READ_SLAVE20:true\"  \\",
        "\"MASTER3_READ_SLAVE21:true\"  \\",
        "\"MASTER3_READ_SLAVE22:true\"  \\",
        "\"MASTER3_READ_SLAVE23:true\"  \\",
        "\"MASTER3_READ_SLAVE24:true\"  \\",
        "\"MASTER3_READ_SLAVE25:true\"  \\",
        "\"MASTER3_READ_SLAVE26:true\"  \\",
        "\"MASTER3_READ_SLAVE27:true\"  \\",
        "\"MASTER3_READ_SLAVE28:true\"  \\",
        "\"MASTER3_READ_SLAVE29:true\"  \\",
        "\"MASTER3_READ_SLAVE30:true\"  \\",
        "\"MASTER3_READ_SLAVE31:true\"  \\",
        "\"MASTER3_TYPE:0\"  \\",
        "\"MASTER3_WRITE_SLAVE0:true\"  \\",
        "\"MASTER3_WRITE_SLAVE1:true\"  \\",
        "\"MASTER3_WRITE_SLAVE2:true\"  \\",
        "\"MASTER3_WRITE_SLAVE3:true\"  \\",
        "\"MASTER3_WRITE_SLAVE4:true\"  \\",
        "\"MASTER3_WRITE_SLAVE5:true\"  \\",
        "\"MASTER3_WRITE_SLAVE6:true\"  \\",
        "\"MASTER3_WRITE_SLAVE7:true\"  \\",
        "\"MASTER3_WRITE_SLAVE8:true\"  \\",
        "\"MASTER3_WRITE_SLAVE9:true\"  \\",
        "\"MASTER3_WRITE_SLAVE10:true\"  \\",
        "\"MASTER3_WRITE_SLAVE11:true\"  \\",
        "\"MASTER3_WRITE_SLAVE12:true\"  \\",
        "\"MASTER3_WRITE_SLAVE13:true\"  \\",
        "\"MASTER3_WRITE_SLAVE14:true\"  \\",
        "\"MASTER3_WRITE_SLAVE15:true\"  \\",
        "\"MASTER3_WRITE_SLAVE16:true\"  \\",
        "\"MASTER3_WRITE_SLAVE17:true\"  \\",
        "\"MASTER3_WRITE_SLAVE18:true\"  \\",
        "\"MASTER3_WRITE_SLAVE19:true\"  \\",
        "\"MASTER3_WRITE_SLAVE20:true\"  \\",
        "\"MASTER3_WRITE_SLAVE21:true\"  \\",
        "\"MASTER3_WRITE_SLAVE22:true\"  \\",
        "\"MASTER3_WRITE_SLAVE23:true\"  \\",
        "\"MASTER3_WRITE_SLAVE24:true\"  \\",
        "\"MASTER3_WRITE_SLAVE25:true\"  \\",
        "\"MASTER3_WRITE_SLAVE26:true\"  \\",
        "\"MASTER3_WRITE_SLAVE27:true\"  \\",
        "\"MASTER3_WRITE_SLAVE28:true\"  \\",
        "\"MASTER3_WRITE_SLAVE29:true\"  \\",
        "\"MASTER3_WRITE_SLAVE30:true\"  \\",
        "\"MASTER3_WRITE_SLAVE31:true\"  \\",
        "\"MASTER4_CHAN_RS:true\"  \\",
        "\"MASTER4_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER4_DATA_WIDTH:64\"  \\",
        "\"MASTER4_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER4_READ_INTERLEAVE:false\"  \\",
        "\"MASTER4_READ_SLAVE0:true\"  \\",
        "\"MASTER4_READ_SLAVE1:true\"  \\",
        "\"MASTER4_READ_SLAVE2:true\"  \\",
        "\"MASTER4_READ_SLAVE3:true\"  \\",
        "\"MASTER4_READ_SLAVE4:true\"  \\",
        "\"MASTER4_READ_SLAVE5:true\"  \\",
        "\"MASTER4_READ_SLAVE6:true\"  \\",
        "\"MASTER4_READ_SLAVE7:true\"  \\",
        "\"MASTER4_READ_SLAVE8:true\"  \\",
        "\"MASTER4_READ_SLAVE9:true\"  \\",
        "\"MASTER4_READ_SLAVE10:true\"  \\",
        "\"MASTER4_READ_SLAVE11:true\"  \\",
        "\"MASTER4_READ_SLAVE12:true\"  \\",
        "\"MASTER4_READ_SLAVE13:true\"  \\",
        "\"MASTER4_READ_SLAVE14:true\"  \\",
        "\"MASTER4_READ_SLAVE15:true\"  \\",
        "\"MASTER4_READ_SLAVE16:true\"  \\",
        "\"MASTER4_READ_SLAVE17:true\"  \\",
        "\"MASTER4_READ_SLAVE18:true\"  \\",
        "\"MASTER4_READ_SLAVE19:true\"  \\",
        "\"MASTER4_READ_SLAVE20:true\"  \\",
        "\"MASTER4_READ_SLAVE21:true\"  \\",
        "\"MASTER4_READ_SLAVE22:true\"  \\",
        "\"MASTER4_READ_SLAVE23:true\"  \\",
        "\"MASTER4_READ_SLAVE24:true\"  \\",
        "\"MASTER4_READ_SLAVE25:true\"  \\",
        "\"MASTER4_READ_SLAVE26:true\"  \\",
        "\"MASTER4_READ_SLAVE27:true\"  \\",
        "\"MASTER4_READ_SLAVE28:true\"  \\",
        "\"MASTER4_READ_SLAVE29:true\"  \\",
        "\"MASTER4_READ_SLAVE30:true\"  \\",
        "\"MASTER4_READ_SLAVE31:true\"  \\",
        "\"MASTER4_TYPE:0\"  \\",
        "\"MASTER4_WRITE_SLAVE0:true\"  \\",
        "\"MASTER4_WRITE_SLAVE1:true\"  \\",
        "\"MASTER4_WRITE_SLAVE2:true\"  \\",
        "\"MASTER4_WRITE_SLAVE3:true\"  \\",
        "\"MASTER4_WRITE_SLAVE4:true\"  \\",
        "\"MASTER4_WRITE_SLAVE5:true\"  \\",
        "\"MASTER4_WRITE_SLAVE6:true\"  \\",
        "\"MASTER4_WRITE_SLAVE7:true\"  \\",
        "\"MASTER4_WRITE_SLAVE8:true\"  \\",
        "\"MASTER4_WRITE_SLAVE9:true\"  \\",
        "\"MASTER4_WRITE_SLAVE10:true\"  \\",
        "\"MASTER4_WRITE_SLAVE11:true\"  \\",
        "\"MASTER4_WRITE_SLAVE12:true\"  \\",
        "\"MASTER4_WRITE_SLAVE13:true\"  \\",
        "\"MASTER4_WRITE_SLAVE14:true\"  \\",
        "\"MASTER4_WRITE_SLAVE15:true\"  \\",
        "\"MASTER4_WRITE_SLAVE16:true\"  \\",
        "\"MASTER4_WRITE_SLAVE17:true\"  \\",
        "\"MASTER4_WRITE_SLAVE18:true\"  \\",
        "\"MASTER4_WRITE_SLAVE19:true\"  \\",
        "\"MASTER4_WRITE_SLAVE20:true\"  \\",
        "\"MASTER4_WRITE_SLAVE21:true\"  \\",
        "\"MASTER4_WRITE_SLAVE22:true\"  \\",
        "\"MASTER4_WRITE_SLAVE23:true\"  \\",
        "\"MASTER4_WRITE_SLAVE24:true\"  \\",
        "\"MASTER4_WRITE_SLAVE25:true\"  \\",
        "\"MASTER4_WRITE_SLAVE26:true\"  \\",
        "\"MASTER4_WRITE_SLAVE27:true\"  \\",
        "\"MASTER4_WRITE_SLAVE28:true\"  \\",
        "\"MASTER4_WRITE_SLAVE29:true\"  \\",
        "\"MASTER4_WRITE_SLAVE30:true\"  \\",
        "\"MASTER4_WRITE_SLAVE31:true\"  \\",
        "\"MASTER5_CHAN_RS:true\"  \\",
        "\"MASTER5_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER5_DATA_WIDTH:64\"  \\",
        "\"MASTER5_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER5_READ_INTERLEAVE:false\"  \\",
        "\"MASTER5_READ_SLAVE0:true\"  \\",
        "\"MASTER5_READ_SLAVE1:true\"  \\",
        "\"MASTER5_READ_SLAVE2:true\"  \\",
        "\"MASTER5_READ_SLAVE3:true\"  \\",
        "\"MASTER5_READ_SLAVE4:true\"  \\",
        "\"MASTER5_READ_SLAVE5:true\"  \\",
        "\"MASTER5_READ_SLAVE6:true\"  \\",
        "\"MASTER5_READ_SLAVE7:true\"  \\",
        "\"MASTER5_READ_SLAVE8:true\"  \\",
        "\"MASTER5_READ_SLAVE9:true\"  \\",
        "\"MASTER5_READ_SLAVE10:true\"  \\",
        "\"MASTER5_READ_SLAVE11:true\"  \\",
        "\"MASTER5_READ_SLAVE12:true\"  \\",
        "\"MASTER5_READ_SLAVE13:true\"  \\",
        "\"MASTER5_READ_SLAVE14:true\"  \\",
        "\"MASTER5_READ_SLAVE15:true\"  \\",
        "\"MASTER5_READ_SLAVE16:true\"  \\",
        "\"MASTER5_READ_SLAVE17:true\"  \\",
        "\"MASTER5_READ_SLAVE18:true\"  \\",
        "\"MASTER5_READ_SLAVE19:true\"  \\",
        "\"MASTER5_READ_SLAVE20:true\"  \\",
        "\"MASTER5_READ_SLAVE21:true\"  \\",
        "\"MASTER5_READ_SLAVE22:true\"  \\",
        "\"MASTER5_READ_SLAVE23:true\"  \\",
        "\"MASTER5_READ_SLAVE24:true\"  \\",
        "\"MASTER5_READ_SLAVE25:true\"  \\",
        "\"MASTER5_READ_SLAVE26:true\"  \\",
        "\"MASTER5_READ_SLAVE27:true\"  \\",
        "\"MASTER5_READ_SLAVE28:true\"  \\",
        "\"MASTER5_READ_SLAVE29:true\"  \\",
        "\"MASTER5_READ_SLAVE30:true\"  \\",
        "\"MASTER5_READ_SLAVE31:true\"  \\",
        "\"MASTER5_TYPE:0\"  \\",
        "\"MASTER5_WRITE_SLAVE0:true\"  \\",
        "\"MASTER5_WRITE_SLAVE1:true\"  \\",
        "\"MASTER5_WRITE_SLAVE2:true\"  \\",
        "\"MASTER5_WRITE_SLAVE3:true\"  \\",
        "\"MASTER5_WRITE_SLAVE4:true\"  \\",
        "\"MASTER5_WRITE_SLAVE5:true\"  \\",
        "\"MASTER5_WRITE_SLAVE6:true\"  \\",
        "\"MASTER5_WRITE_SLAVE7:true\"  \\",
        "\"MASTER5_WRITE_SLAVE8:true\"  \\",
        "\"MASTER5_WRITE_SLAVE9:true\"  \\",
        "\"MASTER5_WRITE_SLAVE10:true\"  \\",
        "\"MASTER5_WRITE_SLAVE11:true\"  \\",
        "\"MASTER5_WRITE_SLAVE12:true\"  \\",
        "\"MASTER5_WRITE_SLAVE13:true\"  \\",
        "\"MASTER5_WRITE_SLAVE14:true\"  \\",
        "\"MASTER5_WRITE_SLAVE15:true\"  \\",
        "\"MASTER5_WRITE_SLAVE16:true\"  \\",
        "\"MASTER5_WRITE_SLAVE17:true\"  \\",
        "\"MASTER5_WRITE_SLAVE18:true\"  \\",
        "\"MASTER5_WRITE_SLAVE19:true\"  \\",
        "\"MASTER5_WRITE_SLAVE20:true\"  \\",
        "\"MASTER5_WRITE_SLAVE21:true\"  \\",
        "\"MASTER5_WRITE_SLAVE22:true\"  \\",
        "\"MASTER5_WRITE_SLAVE23:true\"  \\",
        "\"MASTER5_WRITE_SLAVE24:true\"  \\",
        "\"MASTER5_WRITE_SLAVE25:true\"  \\",
        "\"MASTER5_WRITE_SLAVE26:true\"  \\",
        "\"MASTER5_WRITE_SLAVE27:true\"  \\",
        "\"MASTER5_WRITE_SLAVE28:true\"  \\",
        "\"MASTER5_WRITE_SLAVE29:true\"  \\",
        "\"MASTER5_WRITE_SLAVE30:true\"  \\",
        "\"MASTER5_WRITE_SLAVE31:true\"  \\",
        "\"MASTER6_CHAN_RS:true\"  \\",
        "\"MASTER6_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER6_DATA_WIDTH:64\"  \\",
        "\"MASTER6_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER6_READ_INTERLEAVE:false\"  \\",
        "\"MASTER6_READ_SLAVE0:true\"  \\",
        "\"MASTER6_READ_SLAVE1:true\"  \\",
        "\"MASTER6_READ_SLAVE2:true\"  \\",
        "\"MASTER6_READ_SLAVE3:true\"  \\",
        "\"MASTER6_READ_SLAVE4:true\"  \\",
        "\"MASTER6_READ_SLAVE5:true\"  \\",
        "\"MASTER6_READ_SLAVE6:true\"  \\",
        "\"MASTER6_READ_SLAVE7:true\"  \\",
        "\"MASTER6_READ_SLAVE8:true\"  \\",
        "\"MASTER6_READ_SLAVE9:true\"  \\",
        "\"MASTER6_READ_SLAVE10:true\"  \\",
        "\"MASTER6_READ_SLAVE11:true\"  \\",
        "\"MASTER6_READ_SLAVE12:true\"  \\",
        "\"MASTER6_READ_SLAVE13:true\"  \\",
        "\"MASTER6_READ_SLAVE14:true\"  \\",
        "\"MASTER6_READ_SLAVE15:true\"  \\",
        "\"MASTER6_READ_SLAVE16:true\"  \\",
        "\"MASTER6_READ_SLAVE17:true\"  \\",
        "\"MASTER6_READ_SLAVE18:true\"  \\",
        "\"MASTER6_READ_SLAVE19:true\"  \\",
        "\"MASTER6_READ_SLAVE20:true\"  \\",
        "\"MASTER6_READ_SLAVE21:true\"  \\",
        "\"MASTER6_READ_SLAVE22:true\"  \\",
        "\"MASTER6_READ_SLAVE23:true\"  \\",
        "\"MASTER6_READ_SLAVE24:true\"  \\",
        "\"MASTER6_READ_SLAVE25:true\"  \\",
        "\"MASTER6_READ_SLAVE26:true\"  \\",
        "\"MASTER6_READ_SLAVE27:true\"  \\",
        "\"MASTER6_READ_SLAVE28:true\"  \\",
        "\"MASTER6_READ_SLAVE29:true\"  \\",
        "\"MASTER6_READ_SLAVE30:true\"  \\",
        "\"MASTER6_READ_SLAVE31:true\"  \\",
        "\"MASTER6_TYPE:0\"  \\",
        "\"MASTER6_WRITE_SLAVE0:true\"  \\",
        "\"MASTER6_WRITE_SLAVE1:true\"  \\",
        "\"MASTER6_WRITE_SLAVE2:true\"  \\",
        "\"MASTER6_WRITE_SLAVE3:true\"  \\",
        "\"MASTER6_WRITE_SLAVE4:true\"  \\",
        "\"MASTER6_WRITE_SLAVE5:true\"  \\",
        "\"MASTER6_WRITE_SLAVE6:true\"  \\",
        "\"MASTER6_WRITE_SLAVE7:true\"  \\",
        "\"MASTER6_WRITE_SLAVE8:true\"  \\",
        "\"MASTER6_WRITE_SLAVE9:true\"  \\",
        "\"MASTER6_WRITE_SLAVE10:true\"  \\",
        "\"MASTER6_WRITE_SLAVE11:true\"  \\",
        "\"MASTER6_WRITE_SLAVE12:true\"  \\",
        "\"MASTER6_WRITE_SLAVE13:true\"  \\",
        "\"MASTER6_WRITE_SLAVE14:true\"  \\",
        "\"MASTER6_WRITE_SLAVE15:true\"  \\",
        "\"MASTER6_WRITE_SLAVE16:true\"  \\",
        "\"MASTER6_WRITE_SLAVE17:true\"  \\",
        "\"MASTER6_WRITE_SLAVE18:true\"  \\",
        "\"MASTER6_WRITE_SLAVE19:true\"  \\",
        "\"MASTER6_WRITE_SLAVE20:true\"  \\",
        "\"MASTER6_WRITE_SLAVE21:true\"  \\",
        "\"MASTER6_WRITE_SLAVE22:true\"  \\",
        "\"MASTER6_WRITE_SLAVE23:true\"  \\",
        "\"MASTER6_WRITE_SLAVE24:true\"  \\",
        "\"MASTER6_WRITE_SLAVE25:true\"  \\",
        "\"MASTER6_WRITE_SLAVE26:true\"  \\",
        "\"MASTER6_WRITE_SLAVE27:true\"  \\",
        "\"MASTER6_WRITE_SLAVE28:true\"  \\",
        "\"MASTER6_WRITE_SLAVE29:true\"  \\",
        "\"MASTER6_WRITE_SLAVE30:true\"  \\",
        "\"MASTER6_WRITE_SLAVE31:true\"  \\",
        "\"MASTER7_CHAN_RS:true\"  \\",
        "\"MASTER7_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER7_DATA_WIDTH:64\"  \\",
        "\"MASTER7_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER7_READ_INTERLEAVE:false\"  \\",
        "\"MASTER7_READ_SLAVE0:true\"  \\",
        "\"MASTER7_READ_SLAVE1:true\"  \\",
        "\"MASTER7_READ_SLAVE2:true\"  \\",
        "\"MASTER7_READ_SLAVE3:true\"  \\",
        "\"MASTER7_READ_SLAVE4:true\"  \\",
        "\"MASTER7_READ_SLAVE5:true\"  \\",
        "\"MASTER7_READ_SLAVE6:true\"  \\",
        "\"MASTER7_READ_SLAVE7:true\"  \\",
        "\"MASTER7_READ_SLAVE8:true\"  \\",
        "\"MASTER7_READ_SLAVE9:true\"  \\",
        "\"MASTER7_READ_SLAVE10:true\"  \\",
        "\"MASTER7_READ_SLAVE11:true\"  \\",
        "\"MASTER7_READ_SLAVE12:true\"  \\",
        "\"MASTER7_READ_SLAVE13:true\"  \\",
        "\"MASTER7_READ_SLAVE14:true\"  \\",
        "\"MASTER7_READ_SLAVE15:true\"  \\",
        "\"MASTER7_READ_SLAVE16:true\"  \\",
        "\"MASTER7_READ_SLAVE17:true\"  \\",
        "\"MASTER7_READ_SLAVE18:true\"  \\",
        "\"MASTER7_READ_SLAVE19:true\"  \\",
        "\"MASTER7_READ_SLAVE20:true\"  \\",
        "\"MASTER7_READ_SLAVE21:true\"  \\",
        "\"MASTER7_READ_SLAVE22:true\"  \\",
        "\"MASTER7_READ_SLAVE23:true\"  \\",
        "\"MASTER7_READ_SLAVE24:true\"  \\",
        "\"MASTER7_READ_SLAVE25:true\"  \\",
        "\"MASTER7_READ_SLAVE26:true\"  \\",
        "\"MASTER7_READ_SLAVE27:true\"  \\",
        "\"MASTER7_READ_SLAVE28:true\"  \\",
        "\"MASTER7_READ_SLAVE29:true\"  \\",
        "\"MASTER7_READ_SLAVE30:true\"  \\",
        "\"MASTER7_READ_SLAVE31:true\"  \\",
        "\"MASTER7_TYPE:0\"  \\",
        "\"MASTER7_WRITE_SLAVE0:true\"  \\",
        "\"MASTER7_WRITE_SLAVE1:true\"  \\",
        "\"MASTER7_WRITE_SLAVE2:true\"  \\",
        "\"MASTER7_WRITE_SLAVE3:true\"  \\",
        "\"MASTER7_WRITE_SLAVE4:true\"  \\",
        "\"MASTER7_WRITE_SLAVE5:true\"  \\",
        "\"MASTER7_WRITE_SLAVE6:true\"  \\",
        "\"MASTER7_WRITE_SLAVE7:true\"  \\",
        "\"MASTER7_WRITE_SLAVE8:true\"  \\",
        "\"MASTER7_WRITE_SLAVE9:true\"  \\",
        "\"MASTER7_WRITE_SLAVE10:true\"  \\",
        "\"MASTER7_WRITE_SLAVE11:true\"  \\",
        "\"MASTER7_WRITE_SLAVE12:true\"  \\",
        "\"MASTER7_WRITE_SLAVE13:true\"  \\",
        "\"MASTER7_WRITE_SLAVE14:true\"  \\",
        "\"MASTER7_WRITE_SLAVE15:true\"  \\",
        "\"MASTER7_WRITE_SLAVE16:true\"  \\",
        "\"MASTER7_WRITE_SLAVE17:true\"  \\",
        "\"MASTER7_WRITE_SLAVE18:true\"  \\",
        "\"MASTER7_WRITE_SLAVE19:true\"  \\",
        "\"MASTER7_WRITE_SLAVE20:true\"  \\",
        "\"MASTER7_WRITE_SLAVE21:true\"  \\",
        "\"MASTER7_WRITE_SLAVE22:true\"  \\",
        "\"MASTER7_WRITE_SLAVE23:true\"  \\",
        "\"MASTER7_WRITE_SLAVE24:true\"  \\",
        "\"MASTER7_WRITE_SLAVE25:true\"  \\",
        "\"MASTER7_WRITE_SLAVE26:true\"  \\",
        "\"MASTER7_WRITE_SLAVE27:true\"  \\",
        "\"MASTER7_WRITE_SLAVE28:true\"  \\",
        "\"MASTER7_WRITE_SLAVE29:true\"  \\",
        "\"MASTER7_WRITE_SLAVE30:true\"  \\",
        "\"MASTER7_WRITE_SLAVE31:true\"  \\",
        "\"MASTER8_CHAN_RS:true\"  \\",
        "\"MASTER8_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER8_DATA_WIDTH:64\"  \\",
        "\"MASTER8_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER8_READ_INTERLEAVE:false\"  \\",
        "\"MASTER8_READ_SLAVE0:true\"  \\",
        "\"MASTER8_READ_SLAVE1:true\"  \\",
        "\"MASTER8_READ_SLAVE2:true\"  \\",
        "\"MASTER8_READ_SLAVE3:true\"  \\",
        "\"MASTER8_READ_SLAVE4:true\"  \\",
        "\"MASTER8_READ_SLAVE5:true\"  \\",
        "\"MASTER8_READ_SLAVE6:true\"  \\",
        "\"MASTER8_READ_SLAVE7:true\"  \\",
        "\"MASTER8_READ_SLAVE8:true\"  \\",
        "\"MASTER8_READ_SLAVE9:true\"  \\",
        "\"MASTER8_READ_SLAVE10:true\"  \\",
        "\"MASTER8_READ_SLAVE11:true\"  \\",
        "\"MASTER8_READ_SLAVE12:true\"  \\",
        "\"MASTER8_READ_SLAVE13:true\"  \\",
        "\"MASTER8_READ_SLAVE14:true\"  \\",
        "\"MASTER8_READ_SLAVE15:true\"  \\",
        "\"MASTER8_READ_SLAVE16:true\"  \\",
        "\"MASTER8_READ_SLAVE17:true\"  \\",
        "\"MASTER8_READ_SLAVE18:true\"  \\",
        "\"MASTER8_READ_SLAVE19:true\"  \\",
        "\"MASTER8_READ_SLAVE20:true\"  \\",
        "\"MASTER8_READ_SLAVE21:true\"  \\",
        "\"MASTER8_READ_SLAVE22:true\"  \\",
        "\"MASTER8_READ_SLAVE23:true\"  \\",
        "\"MASTER8_READ_SLAVE24:true\"  \\",
        "\"MASTER8_READ_SLAVE25:true\"  \\",
        "\"MASTER8_READ_SLAVE26:true\"  \\",
        "\"MASTER8_READ_SLAVE27:true\"  \\",
        "\"MASTER8_READ_SLAVE28:true\"  \\",
        "\"MASTER8_READ_SLAVE29:true\"  \\",
        "\"MASTER8_READ_SLAVE30:true\"  \\",
        "\"MASTER8_READ_SLAVE31:true\"  \\",
        "\"MASTER8_TYPE:0\"  \\",
        "\"MASTER8_WRITE_SLAVE0:true\"  \\",
        "\"MASTER8_WRITE_SLAVE1:true\"  \\",
        "\"MASTER8_WRITE_SLAVE2:true\"  \\",
        "\"MASTER8_WRITE_SLAVE3:true\"  \\",
        "\"MASTER8_WRITE_SLAVE4:true\"  \\",
        "\"MASTER8_WRITE_SLAVE5:true\"  \\",
        "\"MASTER8_WRITE_SLAVE6:true\"  \\",
        "\"MASTER8_WRITE_SLAVE7:true\"  \\",
        "\"MASTER8_WRITE_SLAVE8:true\"  \\",
        "\"MASTER8_WRITE_SLAVE9:true\"  \\",
        "\"MASTER8_WRITE_SLAVE10:true\"  \\",
        "\"MASTER8_WRITE_SLAVE11:true\"  \\",
        "\"MASTER8_WRITE_SLAVE12:true\"  \\",
        "\"MASTER8_WRITE_SLAVE13:true\"  \\",
        "\"MASTER8_WRITE_SLAVE14:true\"  \\",
        "\"MASTER8_WRITE_SLAVE15:true\"  \\",
        "\"MASTER8_WRITE_SLAVE16:true\"  \\",
        "\"MASTER8_WRITE_SLAVE17:true\"  \\",
        "\"MASTER8_WRITE_SLAVE18:true\"  \\",
        "\"MASTER8_WRITE_SLAVE19:true\"  \\",
        "\"MASTER8_WRITE_SLAVE20:true\"  \\",
        "\"MASTER8_WRITE_SLAVE21:true\"  \\",
        "\"MASTER8_WRITE_SLAVE22:true\"  \\",
        "\"MASTER8_WRITE_SLAVE23:true\"  \\",
        "\"MASTER8_WRITE_SLAVE24:true\"  \\",
        "\"MASTER8_WRITE_SLAVE25:true\"  \\",
        "\"MASTER8_WRITE_SLAVE26:true\"  \\",
        "\"MASTER8_WRITE_SLAVE27:true\"  \\",
        "\"MASTER8_WRITE_SLAVE28:true\"  \\",
        "\"MASTER8_WRITE_SLAVE29:true\"  \\",
        "\"MASTER8_WRITE_SLAVE30:true\"  \\",
        "\"MASTER8_WRITE_SLAVE31:true\"  \\",
        "\"MASTER9_CHAN_RS:true\"  \\",
        "\"MASTER9_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER9_DATA_WIDTH:64\"  \\",
        "\"MASTER9_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER9_READ_INTERLEAVE:false\"  \\",
        "\"MASTER9_READ_SLAVE0:true\"  \\",
        "\"MASTER9_READ_SLAVE1:true\"  \\",
        "\"MASTER9_READ_SLAVE2:true\"  \\",
        "\"MASTER9_READ_SLAVE3:true\"  \\",
        "\"MASTER9_READ_SLAVE4:true\"  \\",
        "\"MASTER9_READ_SLAVE5:true\"  \\",
        "\"MASTER9_READ_SLAVE6:true\"  \\",
        "\"MASTER9_READ_SLAVE7:true\"  \\",
        "\"MASTER9_READ_SLAVE8:true\"  \\",
        "\"MASTER9_READ_SLAVE9:true\"  \\",
        "\"MASTER9_READ_SLAVE10:true\"  \\",
        "\"MASTER9_READ_SLAVE11:true\"  \\",
        "\"MASTER9_READ_SLAVE12:true\"  \\",
        "\"MASTER9_READ_SLAVE13:true\"  \\",
        "\"MASTER9_READ_SLAVE14:true\"  \\",
        "\"MASTER9_READ_SLAVE15:true\"  \\",
        "\"MASTER9_READ_SLAVE16:true\"  \\",
        "\"MASTER9_READ_SLAVE17:true\"  \\",
        "\"MASTER9_READ_SLAVE18:true\"  \\",
        "\"MASTER9_READ_SLAVE19:true\"  \\",
        "\"MASTER9_READ_SLAVE20:true\"  \\",
        "\"MASTER9_READ_SLAVE21:true\"  \\",
        "\"MASTER9_READ_SLAVE22:true\"  \\",
        "\"MASTER9_READ_SLAVE23:true\"  \\",
        "\"MASTER9_READ_SLAVE24:true\"  \\",
        "\"MASTER9_READ_SLAVE25:true\"  \\",
        "\"MASTER9_READ_SLAVE26:true\"  \\",
        "\"MASTER9_READ_SLAVE27:true\"  \\",
        "\"MASTER9_READ_SLAVE28:true\"  \\",
        "\"MASTER9_READ_SLAVE29:true\"  \\",
        "\"MASTER9_READ_SLAVE30:true\"  \\",
        "\"MASTER9_READ_SLAVE31:true\"  \\",
        "\"MASTER9_TYPE:0\"  \\",
        "\"MASTER9_WRITE_SLAVE0:true\"  \\",
        "\"MASTER9_WRITE_SLAVE1:true\"  \\",
        "\"MASTER9_WRITE_SLAVE2:true\"  \\",
        "\"MASTER9_WRITE_SLAVE3:true\"  \\",
        "\"MASTER9_WRITE_SLAVE4:true\"  \\",
        "\"MASTER9_WRITE_SLAVE5:true\"  \\",
        "\"MASTER9_WRITE_SLAVE6:true\"  \\",
        "\"MASTER9_WRITE_SLAVE7:true\"  \\",
        "\"MASTER9_WRITE_SLAVE8:true\"  \\",
        "\"MASTER9_WRITE_SLAVE9:true\"  \\",
        "\"MASTER9_WRITE_SLAVE10:true\"  \\",
        "\"MASTER9_WRITE_SLAVE11:true\"  \\",
        "\"MASTER9_WRITE_SLAVE12:true\"  \\",
        "\"MASTER9_WRITE_SLAVE13:true\"  \\",
        "\"MASTER9_WRITE_SLAVE14:true\"  \\",
        "\"MASTER9_WRITE_SLAVE15:true\"  \\",
        "\"MASTER9_WRITE_SLAVE16:true\"  \\",
        "\"MASTER9_WRITE_SLAVE17:true\"  \\",
        "\"MASTER9_WRITE_SLAVE18:true\"  \\",
        "\"MASTER9_WRITE_SLAVE19:true\"  \\",
        "\"MASTER9_WRITE_SLAVE20:true\"  \\",
        "\"MASTER9_WRITE_SLAVE21:true\"  \\",
        "\"MASTER9_WRITE_SLAVE22:true\"  \\",
        "\"MASTER9_WRITE_SLAVE23:true\"  \\",
        "\"MASTER9_WRITE_SLAVE24:true\"  \\",
        "\"MASTER9_WRITE_SLAVE25:true\"  \\",
        "\"MASTER9_WRITE_SLAVE26:true\"  \\",
        "\"MASTER9_WRITE_SLAVE27:true\"  \\",
        "\"MASTER9_WRITE_SLAVE28:true\"  \\",
        "\"MASTER9_WRITE_SLAVE29:true\"  \\",
        "\"MASTER9_WRITE_SLAVE30:true\"  \\",
        "\"MASTER9_WRITE_SLAVE31:true\"  \\",
        "\"MASTER10_CHAN_RS:true\"  \\",
        "\"MASTER10_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER10_DATA_WIDTH:64\"  \\",
        "\"MASTER10_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER10_READ_INTERLEAVE:false\"  \\",
        "\"MASTER10_READ_SLAVE0:true\"  \\",
        "\"MASTER10_READ_SLAVE1:true\"  \\",
        "\"MASTER10_READ_SLAVE2:true\"  \\",
        "\"MASTER10_READ_SLAVE3:true\"  \\",
        "\"MASTER10_READ_SLAVE4:true\"  \\",
        "\"MASTER10_READ_SLAVE5:true\"  \\",
        "\"MASTER10_READ_SLAVE6:true\"  \\",
        "\"MASTER10_READ_SLAVE7:true\"  \\",
        "\"MASTER10_READ_SLAVE8:true\"  \\",
        "\"MASTER10_READ_SLAVE9:true\"  \\",
        "\"MASTER10_READ_SLAVE10:true\"  \\",
        "\"MASTER10_READ_SLAVE11:true\"  \\",
        "\"MASTER10_READ_SLAVE12:true\"  \\",
        "\"MASTER10_READ_SLAVE13:true\"  \\",
        "\"MASTER10_READ_SLAVE14:true\"  \\",
        "\"MASTER10_READ_SLAVE15:true\"  \\",
        "\"MASTER10_READ_SLAVE16:true\"  \\",
        "\"MASTER10_READ_SLAVE17:true\"  \\",
        "\"MASTER10_READ_SLAVE18:true\"  \\",
        "\"MASTER10_READ_SLAVE19:true\"  \\",
        "\"MASTER10_READ_SLAVE20:true\"  \\",
        "\"MASTER10_READ_SLAVE21:true\"  \\",
        "\"MASTER10_READ_SLAVE22:true\"  \\",
        "\"MASTER10_READ_SLAVE23:true\"  \\",
        "\"MASTER10_READ_SLAVE24:true\"  \\",
        "\"MASTER10_READ_SLAVE25:true\"  \\",
        "\"MASTER10_READ_SLAVE26:true\"  \\",
        "\"MASTER10_READ_SLAVE27:true\"  \\",
        "\"MASTER10_READ_SLAVE28:true\"  \\",
        "\"MASTER10_READ_SLAVE29:true\"  \\",
        "\"MASTER10_READ_SLAVE30:true\"  \\",
        "\"MASTER10_READ_SLAVE31:true\"  \\",
        "\"MASTER10_TYPE:0\"  \\",
        "\"MASTER10_WRITE_SLAVE0:true\"  \\",
        "\"MASTER10_WRITE_SLAVE1:true\"  \\",
        "\"MASTER10_WRITE_SLAVE2:true\"  \\",
        "\"MASTER10_WRITE_SLAVE3:true\"  \\",
        "\"MASTER10_WRITE_SLAVE4:true\"  \\",
        "\"MASTER10_WRITE_SLAVE5:true\"  \\",
        "\"MASTER10_WRITE_SLAVE6:true\"  \\",
        "\"MASTER10_WRITE_SLAVE7:true\"  \\",
        "\"MASTER10_WRITE_SLAVE8:true\"  \\",
        "\"MASTER10_WRITE_SLAVE9:true\"  \\",
        "\"MASTER10_WRITE_SLAVE10:true\"  \\",
        "\"MASTER10_WRITE_SLAVE11:true\"  \\",
        "\"MASTER10_WRITE_SLAVE12:true\"  \\",
        "\"MASTER10_WRITE_SLAVE13:true\"  \\",
        "\"MASTER10_WRITE_SLAVE14:true\"  \\",
        "\"MASTER10_WRITE_SLAVE15:true\"  \\",
        "\"MASTER10_WRITE_SLAVE16:true\"  \\",
        "\"MASTER10_WRITE_SLAVE17:true\"  \\",
        "\"MASTER10_WRITE_SLAVE18:true\"  \\",
        "\"MASTER10_WRITE_SLAVE19:true\"  \\",
        "\"MASTER10_WRITE_SLAVE20:true\"  \\",
        "\"MASTER10_WRITE_SLAVE21:true\"  \\",
        "\"MASTER10_WRITE_SLAVE22:true\"  \\",
        "\"MASTER10_WRITE_SLAVE23:true\"  \\",
        "\"MASTER10_WRITE_SLAVE24:true\"  \\",
        "\"MASTER10_WRITE_SLAVE25:true\"  \\",
        "\"MASTER10_WRITE_SLAVE26:true\"  \\",
        "\"MASTER10_WRITE_SLAVE27:true\"  \\",
        "\"MASTER10_WRITE_SLAVE28:true\"  \\",
        "\"MASTER10_WRITE_SLAVE29:true\"  \\",
        "\"MASTER10_WRITE_SLAVE30:true\"  \\",
        "\"MASTER10_WRITE_SLAVE31:true\"  \\",
        "\"MASTER11_CHAN_RS:true\"  \\",
        "\"MASTER11_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER11_DATA_WIDTH:64\"  \\",
        "\"MASTER11_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER11_READ_INTERLEAVE:false\"  \\",
        "\"MASTER11_READ_SLAVE0:true\"  \\",
        "\"MASTER11_READ_SLAVE1:true\"  \\",
        "\"MASTER11_READ_SLAVE2:true\"  \\",
        "\"MASTER11_READ_SLAVE3:true\"  \\",
        "\"MASTER11_READ_SLAVE4:true\"  \\",
        "\"MASTER11_READ_SLAVE5:true\"  \\",
        "\"MASTER11_READ_SLAVE6:true\"  \\",
        "\"MASTER11_READ_SLAVE7:true\"  \\",
        "\"MASTER11_READ_SLAVE8:true\"  \\",
        "\"MASTER11_READ_SLAVE9:true\"  \\",
        "\"MASTER11_READ_SLAVE10:true\"  \\",
        "\"MASTER11_READ_SLAVE11:true\"  \\",
        "\"MASTER11_READ_SLAVE12:true\"  \\",
        "\"MASTER11_READ_SLAVE13:true\"  \\",
        "\"MASTER11_READ_SLAVE14:true\"  \\",
        "\"MASTER11_READ_SLAVE15:true\"  \\",
        "\"MASTER11_READ_SLAVE16:true\"  \\",
        "\"MASTER11_READ_SLAVE17:true\"  \\",
        "\"MASTER11_READ_SLAVE18:true\"  \\",
        "\"MASTER11_READ_SLAVE19:true\"  \\",
        "\"MASTER11_READ_SLAVE20:true\"  \\",
        "\"MASTER11_READ_SLAVE21:true\"  \\",
        "\"MASTER11_READ_SLAVE22:true\"  \\",
        "\"MASTER11_READ_SLAVE23:true\"  \\",
        "\"MASTER11_READ_SLAVE24:true\"  \\",
        "\"MASTER11_READ_SLAVE25:true\"  \\",
        "\"MASTER11_READ_SLAVE26:true\"  \\",
        "\"MASTER11_READ_SLAVE27:true\"  \\",
        "\"MASTER11_READ_SLAVE28:true\"  \\",
        "\"MASTER11_READ_SLAVE29:true\"  \\",
        "\"MASTER11_READ_SLAVE30:true\"  \\",
        "\"MASTER11_READ_SLAVE31:true\"  \\",
        "\"MASTER11_TYPE:0\"  \\",
        "\"MASTER11_WRITE_SLAVE0:true\"  \\",
        "\"MASTER11_WRITE_SLAVE1:true\"  \\",
        "\"MASTER11_WRITE_SLAVE2:true\"  \\",
        "\"MASTER11_WRITE_SLAVE3:true\"  \\",
        "\"MASTER11_WRITE_SLAVE4:true\"  \\",
        "\"MASTER11_WRITE_SLAVE5:true\"  \\",
        "\"MASTER11_WRITE_SLAVE6:true\"  \\",
        "\"MASTER11_WRITE_SLAVE7:true\"  \\",
        "\"MASTER11_WRITE_SLAVE8:true\"  \\",
        "\"MASTER11_WRITE_SLAVE9:true\"  \\",
        "\"MASTER11_WRITE_SLAVE10:true\"  \\",
        "\"MASTER11_WRITE_SLAVE11:true\"  \\",
        "\"MASTER11_WRITE_SLAVE12:true\"  \\",
        "\"MASTER11_WRITE_SLAVE13:true\"  \\",
        "\"MASTER11_WRITE_SLAVE14:true\"  \\",
        "\"MASTER11_WRITE_SLAVE15:true\"  \\",
        "\"MASTER11_WRITE_SLAVE16:true\"  \\",
        "\"MASTER11_WRITE_SLAVE17:true\"  \\",
        "\"MASTER11_WRITE_SLAVE18:true\"  \\",
        "\"MASTER11_WRITE_SLAVE19:true\"  \\",
        "\"MASTER11_WRITE_SLAVE20:true\"  \\",
        "\"MASTER11_WRITE_SLAVE21:true\"  \\",
        "\"MASTER11_WRITE_SLAVE22:true\"  \\",
        "\"MASTER11_WRITE_SLAVE23:true\"  \\",
        "\"MASTER11_WRITE_SLAVE24:true\"  \\",
        "\"MASTER11_WRITE_SLAVE25:true\"  \\",
        "\"MASTER11_WRITE_SLAVE26:true\"  \\",
        "\"MASTER11_WRITE_SLAVE27:true\"  \\",
        "\"MASTER11_WRITE_SLAVE28:true\"  \\",
        "\"MASTER11_WRITE_SLAVE29:true\"  \\",
        "\"MASTER11_WRITE_SLAVE30:true\"  \\",
        "\"MASTER11_WRITE_SLAVE31:true\"  \\",
        "\"MASTER12_CHAN_RS:true\"  \\",
        "\"MASTER12_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER12_DATA_WIDTH:64\"  \\",
        "\"MASTER12_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER12_READ_INTERLEAVE:false\"  \\",
        "\"MASTER12_READ_SLAVE0:true\"  \\",
        "\"MASTER12_READ_SLAVE1:true\"  \\",
        "\"MASTER12_READ_SLAVE2:true\"  \\",
        "\"MASTER12_READ_SLAVE3:true\"  \\",
        "\"MASTER12_READ_SLAVE4:true\"  \\",
        "\"MASTER12_READ_SLAVE5:true\"  \\",
        "\"MASTER12_READ_SLAVE6:true\"  \\",
        "\"MASTER12_READ_SLAVE7:true\"  \\",
        "\"MASTER12_READ_SLAVE8:true\"  \\",
        "\"MASTER12_READ_SLAVE9:true\"  \\",
        "\"MASTER12_READ_SLAVE10:true\"  \\",
        "\"MASTER12_READ_SLAVE11:true\"  \\",
        "\"MASTER12_READ_SLAVE12:true\"  \\",
        "\"MASTER12_READ_SLAVE13:true\"  \\",
        "\"MASTER12_READ_SLAVE14:true\"  \\",
        "\"MASTER12_READ_SLAVE15:true\"  \\",
        "\"MASTER12_READ_SLAVE16:true\"  \\",
        "\"MASTER12_READ_SLAVE17:true\"  \\",
        "\"MASTER12_READ_SLAVE18:true\"  \\",
        "\"MASTER12_READ_SLAVE19:true\"  \\",
        "\"MASTER12_READ_SLAVE20:true\"  \\",
        "\"MASTER12_READ_SLAVE21:true\"  \\",
        "\"MASTER12_READ_SLAVE22:true\"  \\",
        "\"MASTER12_READ_SLAVE23:true\"  \\",
        "\"MASTER12_READ_SLAVE24:true\"  \\",
        "\"MASTER12_READ_SLAVE25:true\"  \\",
        "\"MASTER12_READ_SLAVE26:true\"  \\",
        "\"MASTER12_READ_SLAVE27:true\"  \\",
        "\"MASTER12_READ_SLAVE28:true\"  \\",
        "\"MASTER12_READ_SLAVE29:true\"  \\",
        "\"MASTER12_READ_SLAVE30:true\"  \\",
        "\"MASTER12_READ_SLAVE31:true\"  \\",
        "\"MASTER12_TYPE:0\"  \\",
        "\"MASTER12_WRITE_SLAVE0:true\"  \\",
        "\"MASTER12_WRITE_SLAVE1:true\"  \\",
        "\"MASTER12_WRITE_SLAVE2:true\"  \\",
        "\"MASTER12_WRITE_SLAVE3:true\"  \\",
        "\"MASTER12_WRITE_SLAVE4:true\"  \\",
        "\"MASTER12_WRITE_SLAVE5:true\"  \\",
        "\"MASTER12_WRITE_SLAVE6:true\"  \\",
        "\"MASTER12_WRITE_SLAVE7:true\"  \\",
        "\"MASTER12_WRITE_SLAVE8:true\"  \\",
        "\"MASTER12_WRITE_SLAVE9:true\"  \\",
        "\"MASTER12_WRITE_SLAVE10:true\"  \\",
        "\"MASTER12_WRITE_SLAVE11:true\"  \\",
        "\"MASTER12_WRITE_SLAVE12:true\"  \\",
        "\"MASTER12_WRITE_SLAVE13:true\"  \\",
        "\"MASTER12_WRITE_SLAVE14:true\"  \\",
        "\"MASTER12_WRITE_SLAVE15:true\"  \\",
        "\"MASTER12_WRITE_SLAVE16:true\"  \\",
        "\"MASTER12_WRITE_SLAVE17:true\"  \\",
        "\"MASTER12_WRITE_SLAVE18:true\"  \\",
        "\"MASTER12_WRITE_SLAVE19:true\"  \\",
        "\"MASTER12_WRITE_SLAVE20:true\"  \\",
        "\"MASTER12_WRITE_SLAVE21:true\"  \\",
        "\"MASTER12_WRITE_SLAVE22:true\"  \\",
        "\"MASTER12_WRITE_SLAVE23:true\"  \\",
        "\"MASTER12_WRITE_SLAVE24:true\"  \\",
        "\"MASTER12_WRITE_SLAVE25:true\"  \\",
        "\"MASTER12_WRITE_SLAVE26:true\"  \\",
        "\"MASTER12_WRITE_SLAVE27:true\"  \\",
        "\"MASTER12_WRITE_SLAVE28:true\"  \\",
        "\"MASTER12_WRITE_SLAVE29:true\"  \\",
        "\"MASTER12_WRITE_SLAVE30:true\"  \\",
        "\"MASTER12_WRITE_SLAVE31:true\"  \\",
        "\"MASTER13_CHAN_RS:true\"  \\",
        "\"MASTER13_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER13_DATA_WIDTH:64\"  \\",
        "\"MASTER13_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER13_READ_INTERLEAVE:false\"  \\",
        "\"MASTER13_READ_SLAVE0:true\"  \\",
        "\"MASTER13_READ_SLAVE1:true\"  \\",
        "\"MASTER13_READ_SLAVE2:true\"  \\",
        "\"MASTER13_READ_SLAVE3:true\"  \\",
        "\"MASTER13_READ_SLAVE4:true\"  \\",
        "\"MASTER13_READ_SLAVE5:true\"  \\",
        "\"MASTER13_READ_SLAVE6:true\"  \\",
        "\"MASTER13_READ_SLAVE7:true\"  \\",
        "\"MASTER13_READ_SLAVE8:true\"  \\",
        "\"MASTER13_READ_SLAVE9:true\"  \\",
        "\"MASTER13_READ_SLAVE10:true\"  \\",
        "\"MASTER13_READ_SLAVE11:true\"  \\",
        "\"MASTER13_READ_SLAVE12:true\"  \\",
        "\"MASTER13_READ_SLAVE13:true\"  \\",
        "\"MASTER13_READ_SLAVE14:true\"  \\",
        "\"MASTER13_READ_SLAVE15:true\"  \\",
        "\"MASTER13_READ_SLAVE16:true\"  \\",
        "\"MASTER13_READ_SLAVE17:true\"  \\",
        "\"MASTER13_READ_SLAVE18:true\"  \\",
        "\"MASTER13_READ_SLAVE19:true\"  \\",
        "\"MASTER13_READ_SLAVE20:true\"  \\",
        "\"MASTER13_READ_SLAVE21:true\"  \\",
        "\"MASTER13_READ_SLAVE22:true\"  \\",
        "\"MASTER13_READ_SLAVE23:true\"  \\",
        "\"MASTER13_READ_SLAVE24:true\"  \\",
        "\"MASTER13_READ_SLAVE25:true\"  \\",
        "\"MASTER13_READ_SLAVE26:true\"  \\",
        "\"MASTER13_READ_SLAVE27:true\"  \\",
        "\"MASTER13_READ_SLAVE28:true\"  \\",
        "\"MASTER13_READ_SLAVE29:true\"  \\",
        "\"MASTER13_READ_SLAVE30:true\"  \\",
        "\"MASTER13_READ_SLAVE31:true\"  \\",
        "\"MASTER13_TYPE:0\"  \\",
        "\"MASTER13_WRITE_SLAVE0:true\"  \\",
        "\"MASTER13_WRITE_SLAVE1:true\"  \\",
        "\"MASTER13_WRITE_SLAVE2:true\"  \\",
        "\"MASTER13_WRITE_SLAVE3:true\"  \\",
        "\"MASTER13_WRITE_SLAVE4:true\"  \\",
        "\"MASTER13_WRITE_SLAVE5:true\"  \\",
        "\"MASTER13_WRITE_SLAVE6:true\"  \\",
        "\"MASTER13_WRITE_SLAVE7:true\"  \\",
        "\"MASTER13_WRITE_SLAVE8:true\"  \\",
        "\"MASTER13_WRITE_SLAVE9:true\"  \\",
        "\"MASTER13_WRITE_SLAVE10:true\"  \\",
        "\"MASTER13_WRITE_SLAVE11:true\"  \\",
        "\"MASTER13_WRITE_SLAVE12:true\"  \\",
        "\"MASTER13_WRITE_SLAVE13:true\"  \\",
        "\"MASTER13_WRITE_SLAVE14:true\"  \\",
        "\"MASTER13_WRITE_SLAVE15:true\"  \\",
        "\"MASTER13_WRITE_SLAVE16:true\"  \\",
        "\"MASTER13_WRITE_SLAVE17:true\"  \\",
        "\"MASTER13_WRITE_SLAVE18:true\"  \\",
        "\"MASTER13_WRITE_SLAVE19:true\"  \\",
        "\"MASTER13_WRITE_SLAVE20:true\"  \\",
        "\"MASTER13_WRITE_SLAVE21:true\"  \\",
        "\"MASTER13_WRITE_SLAVE22:true\"  \\",
        "\"MASTER13_WRITE_SLAVE23:true\"  \\",
        "\"MASTER13_WRITE_SLAVE24:true\"  \\",
        "\"MASTER13_WRITE_SLAVE25:true\"  \\",
        "\"MASTER13_WRITE_SLAVE26:true\"  \\",
        "\"MASTER13_WRITE_SLAVE27:true\"  \\",
        "\"MASTER13_WRITE_SLAVE28:true\"  \\",
        "\"MASTER13_WRITE_SLAVE29:true\"  \\",
        "\"MASTER13_WRITE_SLAVE30:true\"  \\",
        "\"MASTER13_WRITE_SLAVE31:true\"  \\",
        "\"MASTER14_CHAN_RS:true\"  \\",
        "\"MASTER14_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER14_DATA_WIDTH:64\"  \\",
        "\"MASTER14_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER14_READ_INTERLEAVE:false\"  \\",
        "\"MASTER14_READ_SLAVE0:true\"  \\",
        "\"MASTER14_READ_SLAVE1:true\"  \\",
        "\"MASTER14_READ_SLAVE2:true\"  \\",
        "\"MASTER14_READ_SLAVE3:true\"  \\",
        "\"MASTER14_READ_SLAVE4:true\"  \\",
        "\"MASTER14_READ_SLAVE5:true\"  \\",
        "\"MASTER14_READ_SLAVE6:true\"  \\",
        "\"MASTER14_READ_SLAVE7:true\"  \\",
        "\"MASTER14_READ_SLAVE8:true\"  \\",
        "\"MASTER14_READ_SLAVE9:true\"  \\",
        "\"MASTER14_READ_SLAVE10:true\"  \\",
        "\"MASTER14_READ_SLAVE11:true\"  \\",
        "\"MASTER14_READ_SLAVE12:true\"  \\",
        "\"MASTER14_READ_SLAVE13:true\"  \\",
        "\"MASTER14_READ_SLAVE14:true\"  \\",
        "\"MASTER14_READ_SLAVE15:true\"  \\",
        "\"MASTER14_READ_SLAVE16:true\"  \\",
        "\"MASTER14_READ_SLAVE17:true\"  \\",
        "\"MASTER14_READ_SLAVE18:true\"  \\",
        "\"MASTER14_READ_SLAVE19:true\"  \\",
        "\"MASTER14_READ_SLAVE20:true\"  \\",
        "\"MASTER14_READ_SLAVE21:true\"  \\",
        "\"MASTER14_READ_SLAVE22:true\"  \\",
        "\"MASTER14_READ_SLAVE23:true\"  \\",
        "\"MASTER14_READ_SLAVE24:true\"  \\",
        "\"MASTER14_READ_SLAVE25:true\"  \\",
        "\"MASTER14_READ_SLAVE26:true\"  \\",
        "\"MASTER14_READ_SLAVE27:true\"  \\",
        "\"MASTER14_READ_SLAVE28:true\"  \\",
        "\"MASTER14_READ_SLAVE29:true\"  \\",
        "\"MASTER14_READ_SLAVE30:true\"  \\",
        "\"MASTER14_READ_SLAVE31:true\"  \\",
        "\"MASTER14_TYPE:0\"  \\",
        "\"MASTER14_WRITE_SLAVE0:true\"  \\",
        "\"MASTER14_WRITE_SLAVE1:true\"  \\",
        "\"MASTER14_WRITE_SLAVE2:true\"  \\",
        "\"MASTER14_WRITE_SLAVE3:true\"  \\",
        "\"MASTER14_WRITE_SLAVE4:true\"  \\",
        "\"MASTER14_WRITE_SLAVE5:true\"  \\",
        "\"MASTER14_WRITE_SLAVE6:true\"  \\",
        "\"MASTER14_WRITE_SLAVE7:true\"  \\",
        "\"MASTER14_WRITE_SLAVE8:true\"  \\",
        "\"MASTER14_WRITE_SLAVE9:true\"  \\",
        "\"MASTER14_WRITE_SLAVE10:true\"  \\",
        "\"MASTER14_WRITE_SLAVE11:true\"  \\",
        "\"MASTER14_WRITE_SLAVE12:true\"  \\",
        "\"MASTER14_WRITE_SLAVE13:true\"  \\",
        "\"MASTER14_WRITE_SLAVE14:true\"  \\",
        "\"MASTER14_WRITE_SLAVE15:true\"  \\",
        "\"MASTER14_WRITE_SLAVE16:true\"  \\",
        "\"MASTER14_WRITE_SLAVE17:true\"  \\",
        "\"MASTER14_WRITE_SLAVE18:true\"  \\",
        "\"MASTER14_WRITE_SLAVE19:true\"  \\",
        "\"MASTER14_WRITE_SLAVE20:true\"  \\",
        "\"MASTER14_WRITE_SLAVE21:true\"  \\",
        "\"MASTER14_WRITE_SLAVE22:true\"  \\",
        "\"MASTER14_WRITE_SLAVE23:true\"  \\",
        "\"MASTER14_WRITE_SLAVE24:true\"  \\",
        "\"MASTER14_WRITE_SLAVE25:true\"  \\",
        "\"MASTER14_WRITE_SLAVE26:true\"  \\",
        "\"MASTER14_WRITE_SLAVE27:true\"  \\",
        "\"MASTER14_WRITE_SLAVE28:true\"  \\",
        "\"MASTER14_WRITE_SLAVE29:true\"  \\",
        "\"MASTER14_WRITE_SLAVE30:true\"  \\",
        "\"MASTER14_WRITE_SLAVE31:true\"  \\",
        "\"MASTER15_CHAN_RS:true\"  \\",
        "\"MASTER15_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"MASTER15_DATA_WIDTH:64\"  \\",
        "\"MASTER15_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"MASTER15_READ_INTERLEAVE:false\"  \\",
        "\"MASTER15_READ_SLAVE0:true\"  \\",
        "\"MASTER15_READ_SLAVE1:true\"  \\",
        "\"MASTER15_READ_SLAVE2:true\"  \\",
        "\"MASTER15_READ_SLAVE3:true\"  \\",
        "\"MASTER15_READ_SLAVE4:true\"  \\",
        "\"MASTER15_READ_SLAVE5:true\"  \\",
        "\"MASTER15_READ_SLAVE6:true\"  \\",
        "\"MASTER15_READ_SLAVE7:true\"  \\",
        "\"MASTER15_READ_SLAVE8:true\"  \\",
        "\"MASTER15_READ_SLAVE9:true\"  \\",
        "\"MASTER15_READ_SLAVE10:true\"  \\",
        "\"MASTER15_READ_SLAVE11:true\"  \\",
        "\"MASTER15_READ_SLAVE12:true\"  \\",
        "\"MASTER15_READ_SLAVE13:true\"  \\",
        "\"MASTER15_READ_SLAVE14:true\"  \\",
        "\"MASTER15_READ_SLAVE15:true\"  \\",
        "\"MASTER15_READ_SLAVE16:true\"  \\",
        "\"MASTER15_READ_SLAVE17:true\"  \\",
        "\"MASTER15_READ_SLAVE18:true\"  \\",
        "\"MASTER15_READ_SLAVE19:true\"  \\",
        "\"MASTER15_READ_SLAVE20:true\"  \\",
        "\"MASTER15_READ_SLAVE21:true\"  \\",
        "\"MASTER15_READ_SLAVE22:true\"  \\",
        "\"MASTER15_READ_SLAVE23:true\"  \\",
        "\"MASTER15_READ_SLAVE24:true\"  \\",
        "\"MASTER15_READ_SLAVE25:true\"  \\",
        "\"MASTER15_READ_SLAVE26:true\"  \\",
        "\"MASTER15_READ_SLAVE27:true\"  \\",
        "\"MASTER15_READ_SLAVE28:true\"  \\",
        "\"MASTER15_READ_SLAVE29:true\"  \\",
        "\"MASTER15_READ_SLAVE30:true\"  \\",
        "\"MASTER15_READ_SLAVE31:true\"  \\",
        "\"MASTER15_TYPE:0\"  \\",
        "\"MASTER15_WRITE_SLAVE0:true\"  \\",
        "\"MASTER15_WRITE_SLAVE1:true\"  \\",
        "\"MASTER15_WRITE_SLAVE2:true\"  \\",
        "\"MASTER15_WRITE_SLAVE3:true\"  \\",
        "\"MASTER15_WRITE_SLAVE4:true\"  \\",
        "\"MASTER15_WRITE_SLAVE5:true\"  \\",
        "\"MASTER15_WRITE_SLAVE6:true\"  \\",
        "\"MASTER15_WRITE_SLAVE7:true\"  \\",
        "\"MASTER15_WRITE_SLAVE8:true\"  \\",
        "\"MASTER15_WRITE_SLAVE9:true\"  \\",
        "\"MASTER15_WRITE_SLAVE10:true\"  \\",
        "\"MASTER15_WRITE_SLAVE11:true\"  \\",
        "\"MASTER15_WRITE_SLAVE12:true\"  \\",
        "\"MASTER15_WRITE_SLAVE13:true\"  \\",
        "\"MASTER15_WRITE_SLAVE14:true\"  \\",
        "\"MASTER15_WRITE_SLAVE15:true\"  \\",
        "\"MASTER15_WRITE_SLAVE16:true\"  \\",
        "\"MASTER15_WRITE_SLAVE17:true\"  \\",
        "\"MASTER15_WRITE_SLAVE18:true\"  \\",
        "\"MASTER15_WRITE_SLAVE19:true\"  \\",
        "\"MASTER15_WRITE_SLAVE20:true\"  \\",
        "\"MASTER15_WRITE_SLAVE21:true\"  \\",
        "\"MASTER15_WRITE_SLAVE22:true\"  \\",
        "\"MASTER15_WRITE_SLAVE23:true\"  \\",
        "\"MASTER15_WRITE_SLAVE24:true\"  \\",
        "\"MASTER15_WRITE_SLAVE25:true\"  \\",
        "\"MASTER15_WRITE_SLAVE26:true\"  \\",
        "\"MASTER15_WRITE_SLAVE27:true\"  \\",
        "\"MASTER15_WRITE_SLAVE28:true\"  \\",
        "\"MASTER15_WRITE_SLAVE29:true\"  \\",
        "\"MASTER15_WRITE_SLAVE30:true\"  \\",
        "\"MASTER15_WRITE_SLAVE31:true\"  \\",
        "\"NUM_MASTERS:1\"  \\",
        "\"NUM_MASTERS_WIDTH:1\"  \\",
        "\"NUM_SLAVES:1\"  \\",
        "\"NUM_THREADS:1\"  \\",
        "\"OPEN_TRANS_MAX:2\"  \\",
        "\"OPTIMIZATION:3\"  \\",
        "\"RD_ARB_EN:true\"  \\",
        "\"SLAVE0_CHAN_RS:true\"  \\",
        "\"SLAVE0_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE0_DATA_WIDTH:64\"  \\",
        "\"SLAVE0_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE0_END_ADDR:0x8fffffff\"  \\",
        "\"SLAVE0_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE0_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE0_START_ADDR:0x80000000\"  \\",
        "\"SLAVE0_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE0_TYPE:0\"  \\",
        "\"SLAVE1_CHAN_RS:true\"  \\",
        "\"SLAVE1_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE1_DATA_WIDTH:64\"  \\",
        "\"SLAVE1_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE1_END_ADDR:0x8fffffff\"  \\",
        "\"SLAVE1_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE1_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE1_START_ADDR:0x80000000\"  \\",
        "\"SLAVE1_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE1_TYPE:0\"  \\",
        "\"SLAVE2_CHAN_RS:true\"  \\",
        "\"SLAVE2_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE2_DATA_WIDTH:64\"  \\",
        "\"SLAVE2_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE2_END_ADDR:0x17ffffff\"  \\",
        "\"SLAVE2_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE2_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE2_START_ADDR:0x10000000\"  \\",
        "\"SLAVE2_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE2_TYPE:0\"  \\",
        "\"SLAVE3_CHAN_RS:true\"  \\",
        "\"SLAVE3_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE3_DATA_WIDTH:64\"  \\",
        "\"SLAVE3_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE3_END_ADDR:0x1fffffff\"  \\",
        "\"SLAVE3_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE3_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE3_START_ADDR:0x18000000\"  \\",
        "\"SLAVE3_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE3_TYPE:0\"  \\",
        "\"SLAVE4_CHAN_RS:true\"  \\",
        "\"SLAVE4_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE4_DATA_WIDTH:64\"  \\",
        "\"SLAVE4_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE4_END_ADDR:0x27ffffff\"  \\",
        "\"SLAVE4_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE4_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE4_START_ADDR:0x20000000\"  \\",
        "\"SLAVE4_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE4_TYPE:0\"  \\",
        "\"SLAVE5_CHAN_RS:true\"  \\",
        "\"SLAVE5_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE5_DATA_WIDTH:64\"  \\",
        "\"SLAVE5_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE5_END_ADDR:0x2fffffff\"  \\",
        "\"SLAVE5_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE5_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE5_START_ADDR:0x28000000\"  \\",
        "\"SLAVE5_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE5_TYPE:0\"  \\",
        "\"SLAVE6_CHAN_RS:true\"  \\",
        "\"SLAVE6_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE6_DATA_WIDTH:64\"  \\",
        "\"SLAVE6_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE6_END_ADDR:0x37ffffff\"  \\",
        "\"SLAVE6_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE6_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE6_START_ADDR:0x30000000\"  \\",
        "\"SLAVE6_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE6_TYPE:0\"  \\",
        "\"SLAVE7_CHAN_RS:true\"  \\",
        "\"SLAVE7_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE7_DATA_WIDTH:64\"  \\",
        "\"SLAVE7_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE7_END_ADDR:0x3fffffff\"  \\",
        "\"SLAVE7_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE7_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE7_START_ADDR:0x38000000\"  \\",
        "\"SLAVE7_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE7_TYPE:0\"  \\",
        "\"SLAVE8_CHAN_RS:true\"  \\",
        "\"SLAVE8_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE8_DATA_WIDTH:64\"  \\",
        "\"SLAVE8_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE8_END_ADDR:0x47ffffff\"  \\",
        "\"SLAVE8_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE8_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE8_START_ADDR:0x40000000\"  \\",
        "\"SLAVE8_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE8_TYPE:0\"  \\",
        "\"SLAVE9_CHAN_RS:true\"  \\",
        "\"SLAVE9_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE9_DATA_WIDTH:64\"  \\",
        "\"SLAVE9_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE9_END_ADDR:0x4fffffff\"  \\",
        "\"SLAVE9_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE9_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE9_START_ADDR:0x48000000\"  \\",
        "\"SLAVE9_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE9_TYPE:0\"  \\",
        "\"SLAVE10_CHAN_RS:true\"  \\",
        "\"SLAVE10_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE10_DATA_WIDTH:64\"  \\",
        "\"SLAVE10_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE10_END_ADDR:0x57ffffff\"  \\",
        "\"SLAVE10_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE10_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE10_START_ADDR:0x50000000\"  \\",
        "\"SLAVE10_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE10_TYPE:0\"  \\",
        "\"SLAVE11_CHAN_RS:true\"  \\",
        "\"SLAVE11_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE11_DATA_WIDTH:64\"  \\",
        "\"SLAVE11_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE11_END_ADDR:0x5fffffff\"  \\",
        "\"SLAVE11_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE11_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE11_START_ADDR:0x58000000\"  \\",
        "\"SLAVE11_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE11_TYPE:0\"  \\",
        "\"SLAVE12_CHAN_RS:true\"  \\",
        "\"SLAVE12_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE12_DATA_WIDTH:64\"  \\",
        "\"SLAVE12_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE12_END_ADDR:0x902fffff\"  \\",
        "\"SLAVE12_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE12_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE12_START_ADDR:0x90000000\"  \\",
        "\"SLAVE12_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE12_TYPE:0\"  \\",
        "\"SLAVE13_CHAN_RS:true\"  \\",
        "\"SLAVE13_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE13_DATA_WIDTH:64\"  \\",
        "\"SLAVE13_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE13_END_ADDR:0x905fffff\"  \\",
        "\"SLAVE13_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE13_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE13_START_ADDR:0x90300000\"  \\",
        "\"SLAVE13_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE13_TYPE:0\"  \\",
        "\"SLAVE14_CHAN_RS:true\"  \\",
        "\"SLAVE14_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE14_DATA_WIDTH:64\"  \\",
        "\"SLAVE14_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE14_END_ADDR:0x908fffff\"  \\",
        "\"SLAVE14_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE14_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE14_START_ADDR:0x90600000\"  \\",
        "\"SLAVE14_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE14_TYPE:0\"  \\",
        "\"SLAVE15_CHAN_RS:true\"  \\",
        "\"SLAVE15_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE15_DATA_WIDTH:64\"  \\",
        "\"SLAVE15_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE15_END_ADDR:0x90bfffff\"  \\",
        "\"SLAVE15_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE15_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE15_START_ADDR:0x90900000\"  \\",
        "\"SLAVE15_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE15_TYPE:0\"  \\",
        "\"SLAVE16_CHAN_RS:true\"  \\",
        "\"SLAVE16_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE16_DATA_WIDTH:64\"  \\",
        "\"SLAVE16_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE16_END_ADDR:0x90efffff\"  \\",
        "\"SLAVE16_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE16_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE16_START_ADDR:0x90c00000\"  \\",
        "\"SLAVE16_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE16_TYPE:0\"  \\",
        "\"SLAVE17_CHAN_RS:true\"  \\",
        "\"SLAVE17_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE17_DATA_WIDTH:64\"  \\",
        "\"SLAVE17_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE17_END_ADDR:0x911fffff\"  \\",
        "\"SLAVE17_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE17_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE17_START_ADDR:0x90f00000\"  \\",
        "\"SLAVE17_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE17_TYPE:0\"  \\",
        "\"SLAVE18_CHAN_RS:true\"  \\",
        "\"SLAVE18_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE18_DATA_WIDTH:64\"  \\",
        "\"SLAVE18_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE18_END_ADDR:0x914fffff\"  \\",
        "\"SLAVE18_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE18_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE18_START_ADDR:0x91200000\"  \\",
        "\"SLAVE18_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE18_TYPE:0\"  \\",
        "\"SLAVE19_CHAN_RS:true\"  \\",
        "\"SLAVE19_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE19_DATA_WIDTH:64\"  \\",
        "\"SLAVE19_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE19_END_ADDR:0x917fffff\"  \\",
        "\"SLAVE19_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE19_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE19_START_ADDR:0x91500000\"  \\",
        "\"SLAVE19_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE19_TYPE:0\"  \\",
        "\"SLAVE20_CHAN_RS:true\"  \\",
        "\"SLAVE20_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE20_DATA_WIDTH:64\"  \\",
        "\"SLAVE20_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE20_END_ADDR:0x91afffff\"  \\",
        "\"SLAVE20_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE20_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE20_START_ADDR:0x91800000\"  \\",
        "\"SLAVE20_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE20_TYPE:0\"  \\",
        "\"SLAVE21_CHAN_RS:true\"  \\",
        "\"SLAVE21_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE21_DATA_WIDTH:64\"  \\",
        "\"SLAVE21_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE21_END_ADDR:0x91dfffff\"  \\",
        "\"SLAVE21_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE21_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE21_START_ADDR:0x91b00000\"  \\",
        "\"SLAVE21_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE21_TYPE:0\"  \\",
        "\"SLAVE22_CHAN_RS:true\"  \\",
        "\"SLAVE22_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE22_DATA_WIDTH:64\"  \\",
        "\"SLAVE22_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE22_END_ADDR:0x920fffff\"  \\",
        "\"SLAVE22_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE22_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE22_START_ADDR:0x91e00000\"  \\",
        "\"SLAVE22_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE22_TYPE:0\"  \\",
        "\"SLAVE23_CHAN_RS:true\"  \\",
        "\"SLAVE23_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE23_DATA_WIDTH:64\"  \\",
        "\"SLAVE23_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE23_END_ADDR:0x923fffff\"  \\",
        "\"SLAVE23_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE23_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE23_START_ADDR:0x92100000\"  \\",
        "\"SLAVE23_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE23_TYPE:0\"  \\",
        "\"SLAVE24_CHAN_RS:true\"  \\",
        "\"SLAVE24_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE24_DATA_WIDTH:64\"  \\",
        "\"SLAVE24_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE24_END_ADDR:0x926fffff\"  \\",
        "\"SLAVE24_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE24_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE24_START_ADDR:0x92400000\"  \\",
        "\"SLAVE24_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE24_TYPE:0\"  \\",
        "\"SLAVE25_CHAN_RS:true\"  \\",
        "\"SLAVE25_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE25_DATA_WIDTH:64\"  \\",
        "\"SLAVE25_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE25_END_ADDR:0x929fffff\"  \\",
        "\"SLAVE25_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE25_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE25_START_ADDR:0x92700000\"  \\",
        "\"SLAVE25_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE25_TYPE:0\"  \\",
        "\"SLAVE26_CHAN_RS:true\"  \\",
        "\"SLAVE26_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE26_DATA_WIDTH:64\"  \\",
        "\"SLAVE26_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE26_END_ADDR:0x92cfffff\"  \\",
        "\"SLAVE26_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE26_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE26_START_ADDR:0x92a00000\"  \\",
        "\"SLAVE26_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE26_TYPE:0\"  \\",
        "\"SLAVE27_CHAN_RS:true\"  \\",
        "\"SLAVE27_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE27_DATA_WIDTH:64\"  \\",
        "\"SLAVE27_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE27_END_ADDR:0x92ffffff\"  \\",
        "\"SLAVE27_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE27_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE27_START_ADDR:0x92d00000\"  \\",
        "\"SLAVE27_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE27_TYPE:0\"  \\",
        "\"SLAVE28_CHAN_RS:true\"  \\",
        "\"SLAVE28_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE28_DATA_WIDTH:64\"  \\",
        "\"SLAVE28_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE28_END_ADDR:0x932fffff\"  \\",
        "\"SLAVE28_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE28_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE28_START_ADDR:0x93000000\"  \\",
        "\"SLAVE28_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE28_TYPE:0\"  \\",
        "\"SLAVE29_CHAN_RS:true\"  \\",
        "\"SLAVE29_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE29_DATA_WIDTH:64\"  \\",
        "\"SLAVE29_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE29_END_ADDR:0x935fffff\"  \\",
        "\"SLAVE29_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE29_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE29_START_ADDR:0x93300000\"  \\",
        "\"SLAVE29_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE29_TYPE:0\"  \\",
        "\"SLAVE30_CHAN_RS:true\"  \\",
        "\"SLAVE30_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE30_DATA_WIDTH:64\"  \\",
        "\"SLAVE30_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE30_END_ADDR:0x938fffff\"  \\",
        "\"SLAVE30_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE30_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE30_START_ADDR:0x93600000\"  \\",
        "\"SLAVE30_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE30_TYPE:0\"  \\",
        "\"SLAVE31_CHAN_RS:true\"  \\",
        "\"SLAVE31_CLOCK_DOMAIN_CROSSING:false\"  \\",
        "\"SLAVE31_DATA_WIDTH:64\"  \\",
        "\"SLAVE31_DWC_DATA_FIFO_DEPTH:16\"  \\",
        "\"SLAVE31_END_ADDR:0x93bfffff\"  \\",
        "\"SLAVE31_END_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE31_READ_INTERLEAVE:false\"  \\",
        "\"SLAVE31_START_ADDR:0x93900000\"  \\",
        "\"SLAVE31_START_ADDR_UPPER:0x0\"  \\",
        "\"SLAVE31_TYPE:0\"  \\",
        "\"SLV_AXI4PRT_ADDRDEPTH:4\"  \\",
        "\"SLV_AXI4PRT_DATADEPTH:4\"  \\",
        "\"USER_WIDTH:1\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CORECIC_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CORECIC:2.3.102",
      "component": "CORECIC_C0",
      "params": [
        "\\",
        "\"CIC_TYPE:0\"  \\",
        "\"CLK_PER_SAMPLE:1\"  \\",
        "\"DIE_SIZE:0\"  \\",
        "\"DIN_WIDTH:16\"  \\",
        "\"DOUT_WIDTH:16\"  \\",
        "\"FPGA_FAMILY:26\"  \\",
        "\"IF_NUM:1\"  \\",
        "\"M_DLY:1\"  \\",
        "\"N_STAGES:3\"  \\",
        "\"PRUNE:false\"  \\",
        "\"QUANTIZATION:0\"  \\",
        "\"R_RATE:10\"  \\",
        "\"URAM_MAXDEPTH:0\"  \\",
        "\"USE_RAM:false\"  \\",
        "\"VAR_R_MAX:5\"  \\",
        "\"VAR_R_MIN:4\"  \\",
        "\"VAR_RATE:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREFIFO_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREFIFO:3.0.101",
      "component": "COREFIFO_C0",
      "params": [
        "\\",
        "\"AE_STATIC_EN:false\"  \\",
        "\"AEVAL:4\"  \\",
        "\"AF_STATIC_EN:false\"  \\",
        "\"AFVAL:1020\"  \\",
        "\"CTRL_TYPE:2\"  \\",
        "\"DIE_SIZE:15\"  \\",
        "\"ECC:0\"  \\",
        "\"ESTOP:true\"  \\",
        "\"FSTOP:true\"  \\",
        "\"FWFT:false\"  \\",
        "\"NUM_STAGES:2\"  \\",
        "\"OVERFLOW_EN:false\"  \\",
        "\"PIPE:1\"  \\",
        "\"PREFETCH:false\"  \\",
        "\"RAM_OPT:0\"  \\",
        "\"RDCNT_EN:false\"  \\",
        "\"RDEPTH:2048\"  \\",
        "\"RE_POLARITY:0\"  \\",
        "\"READ_DVALID:true\"  \\",
        "\"RWIDTH:34\"  \\",
        "\"SYNC:0\"  \\",
        "\"SYNC_RESET:0\"  \\",
        "\"UNDERFLOW_EN:false\"  \\",
        "\"WDEPTH:2048\"  \\",
        "\"WE_POLARITY:0\"  \\",
        "\"WRCNT_EN:true\"  \\",
        "\"WRITE_ACK:false\"  \\",
        "\"WWIDTH:34\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREFIFO_C1.tcl",
      "core_vlnv": "Actel:DirectCore:COREFIFO:3.0.101",
      "component": "COREFIFO_C1",
      "params": [
        "\\",
        "\"AE_STATIC_EN:false\"  \\",
        "\"AEVAL:4\"  \\",
        "\"AF_STATIC_EN:false\"  \\",
        "\"AFVAL:1020\"  \\",
        "\"CTRL_TYPE:2\"  \\",
        "\"DIE_SIZE:15\"  \\",
        "\"ECC:0\"  \\",
        "\"ESTOP:true\"  \\",
        "\"FSTOP:true\"  \\",
        "\"FWFT:false\"  \\",
        "\"NUM_STAGES:2\"  \\",
        "\"OVERFLOW_EN:false\"  \\",
        "\"PIPE:1\"  \\",
        "\"PREFETCH:false\"  \\",
        "\"RAM_OPT:0\"  \\",
        "\"RDCNT_EN:true\"  \\",
        "\"RDEPTH:2048\"  \\",
        "\"RE_POLARITY:0\"  \\",
        "\"READ_DVALID:true\"  \\",
        "\"RWIDTH:8\"  \\",
        "\"SYNC:0\"  \\",
        "\"SYNC_RESET:0\"  \\",
        "\"UNDERFLOW_EN:false\"  \\",
        "\"WDEPTH:2048\"  \\",
        "\"WE_POLARITY:0\"  \\",
        "\"WRCNT_EN:true\"  \\",
        "\"WRITE_ACK:false\"  \\",
        "\"WWIDTH:8\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREFIR_PF_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREFIR_PF:2.3.100",
      "component": "COREFIR_PF_C0",
      "params": [
        "\\",
        "\"CFG_ARCH:1\"  \\",
        "\"COEF_RAM:false\"  \\",
        "\"COEF_SETS:1\"  \\",
        "\"COEF_SYMM:0\"  \\",
        "\"COEF_TYPE:0\"  \\",
        "\"COEF_UNSIGN:false\"  \\",
        "\"COEF_WIDTH:12\"  \\",
        "\"COEFFS:coefficient_set_1",
        "107",
        "-41",
        "-253",
        "-352",
        "-158",
        "387",
        "1136",
        "1788",
        "2047",
        "1788",
        "1136",
        "387",
        "-158",
        "-352",
        "-253",
        "-41",
        "107\"  \\",
        "\"CTRL_LAYOUT:0\"  \\",
        "\"DATA_RAM:false\"  \\",
        "\"DATA_UNSIGN:false\"  \\",
        "\"DATA_WIDTH:14\"  \\",
        "\"DIE_SIZE:15\"  \\",
        "\"EXTRA_TAPS:1\"  \\",
        "\"FF:1\"  \\",
        "\"FPGA_FAMILY:26\"  \\",
        "\"L:2\"  \\",
        "\"MACC_COUNT_PER_ROW:66\"  \\",
        "\"RADIX:10\"  \\",
        "\"RC_INFO_1:0\"  \\",
        "\"RC_INFO_2:0\"  \\",
        "\"RC_INFO_3:0\"  \\",
        "\"RC_INFO_4:0\"  \\",
        "\"RC_INFO_5:0\"  \\",
        "\"RC_INFO_6:0\"  \\",
        "\"RC_INFO_7:0\"  \\",
        "\"RC_INFO_8:0\"  \\",
        "\"RC_INFO_9:0\"  \\",
        "\"RC_INFO_10:0\"  \\",
        "\"RC_INFO_11:0\"  \\",
        "\"RC_INFO_12:0\"  \\",
        "\"RC_INFO_13:0\"  \\",
        "\"RC_INFO_14:0\"  \\",
        "\"RC_INFO_15:0\"  \\",
        "\"RC_INFO_16:0\"  \\",
        "\"RC_INFO_17:0\"  \\",
        "\"RC_INFO_18:0\"  \\",
        "\"RC_INFO_19:0\"  \\",
        "\"RC_INFO_20:0\"  \\",
        "\"TAPS:17\"  \\",
        "\"URAM_MAXDEPTH:0\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreGPIO_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreGPIO:3.2.102",
      "component": "CoreGPIO_C0",
      "params": [
        "\\",
        "\"APB_WIDTH:32\"  \\",
        "\"FIXED_CONFIG_0:true\"  \\",
        "\"FIXED_CONFIG_1:true\"  \\",
        "\"FIXED_CONFIG_2:true\"  \\",
        "\"FIXED_CONFIG_3:true\"  \\",
        "\"FIXED_CONFIG_4:true\"  \\",
        "\"FIXED_CONFIG_5:true\"  \\",
        "\"FIXED_CONFIG_6:true\"  \\",
        "\"FIXED_CONFIG_7:true\"  \\",
        "\"FIXED_CONFIG_8:true\"  \\",
        "\"FIXED_CONFIG_9:true\"  \\",
        "\"FIXED_CONFIG_10:true\"  \\",
        "\"FIXED_CONFIG_11:true\"  \\",
        "\"FIXED_CONFIG_12:true\"  \\",
        "\"FIXED_CONFIG_13:true\"  \\",
        "\"FIXED_CONFIG_14:true\"  \\",
        "\"FIXED_CONFIG_15:true\"  \\",
        "\"FIXED_CONFIG_16:true\"  \\",
        "\"FIXED_CONFIG_17:true\"  \\",
        "\"FIXED_CONFIG_18:true\"  \\",
        "\"FIXED_CONFIG_19:true\"  \\",
        "\"FIXED_CONFIG_20:true\"  \\",
        "\"FIXED_CONFIG_21:true\"  \\",
        "\"FIXED_CONFIG_22:true\"  \\",
        "\"FIXED_CONFIG_23:true\"  \\",
        "\"FIXED_CONFIG_24:true\"  \\",
        "\"FIXED_CONFIG_25:true\"  \\",
        "\"FIXED_CONFIG_26:true\"  \\",
        "\"FIXED_CONFIG_27:true\"  \\",
        "\"FIXED_CONFIG_28:true\"  \\",
        "\"FIXED_CONFIG_29:true\"  \\",
        "\"FIXED_CONFIG_30:true\"  \\",
        "\"FIXED_CONFIG_31:true\"  \\",
        "\"INT_BUS:0\"  \\",
        "\"IO_INT_TYPE_0:7\"  \\",
        "\"IO_INT_TYPE_1:7\"  \\",
        "\"IO_INT_TYPE_2:7\"  \\",
        "\"IO_INT_TYPE_3:7\"  \\",
        "\"IO_INT_TYPE_4:7\"  \\",
        "\"IO_INT_TYPE_5:7\"  \\",
        "\"IO_INT_TYPE_6:7\"  \\",
        "\"IO_INT_TYPE_7:7\"  \\",
        "\"IO_INT_TYPE_8:7\"  \\",
        "\"IO_INT_TYPE_9:7\"  \\",
        "\"IO_INT_TYPE_10:0\"  \\",
        "\"IO_INT_TYPE_11:7\"  \\",
        "\"IO_INT_TYPE_12:7\"  \\",
        "\"IO_INT_TYPE_13:7\"  \\",
        "\"IO_INT_TYPE_14:7\"  \\",
        "\"IO_INT_TYPE_15:7\"  \\",
        "\"IO_INT_TYPE_16:7\"  \\",
        "\"IO_INT_TYPE_17:7\"  \\",
        "\"IO_INT_TYPE_18:7\"  \\",
        "\"IO_INT_TYPE_19:7\"  \\",
        "\"IO_INT_TYPE_20:7\"  \\",
        "\"IO_INT_TYPE_21:7\"  \\",
        "\"IO_INT_TYPE_22:7\"  \\",
        "\"IO_INT_TYPE_23:7\"  \\",
        "\"IO_INT_TYPE_24:7\"  \\",
        "\"IO_INT_TYPE_25:7\"  \\",
        "\"IO_INT_TYPE_26:7\"  \\",
        "\"IO_INT_TYPE_27:7\"  \\",
        "\"IO_INT_TYPE_28:7\"  \\",
        "\"IO_INT_TYPE_29:7\"  \\",
        "\"IO_INT_TYPE_30:7\"  \\",
        "\"IO_INT_TYPE_31:7\"  \\",
        "\"IO_NUM:32\"  \\",
        "\"IO_TYPE_0:1\"  \\",
        "\"IO_TYPE_1:1\"  \\",
        "\"IO_TYPE_2:1\"  \\",
        "\"IO_TYPE_3:1\"  \\",
        "\"IO_TYPE_4:1\"  \\",
        "\"IO_TYPE_5:1\"  \\",
        "\"IO_TYPE_6:1\"  \\",
        "\"IO_TYPE_7:1\"  \\",
        "\"IO_TYPE_8:1\"  \\",
        "\"IO_TYPE_9:1\"  \\",
        "\"IO_TYPE_10:0\"  \\",
        "\"IO_TYPE_11:0\"  \\",
        "\"IO_TYPE_12:1\"  \\",
        "\"IO_TYPE_13:1\"  \\",
        "\"IO_TYPE_14:1\"  \\",
        "\"IO_TYPE_15:1\"  \\",
        "\"IO_TYPE_16:1\"  \\",
        "\"IO_TYPE_17:1\"  \\",
        "\"IO_TYPE_18:1\"  \\",
        "\"IO_TYPE_19:1\"  \\",
        "\"IO_TYPE_20:1\"  \\",
        "\"IO_TYPE_21:1\"  \\",
        "\"IO_TYPE_22:1\"  \\",
        "\"IO_TYPE_23:1\"  \\",
        "\"IO_TYPE_24:1\"  \\",
        "\"IO_TYPE_25:1\"  \\",
        "\"IO_TYPE_26:1\"  \\",
        "\"IO_TYPE_27:1\"  \\",
        "\"IO_TYPE_28:1\"  \\",
        "\"IO_TYPE_29:1\"  \\",
        "\"IO_TYPE_30:0\"  \\",
        "\"IO_TYPE_31:0\"  \\",
        "\"IO_VAL_0:0\"  \\",
        "\"IO_VAL_1:0\"  \\",
        "\"IO_VAL_2:0\"  \\",
        "\"IO_VAL_3:0\"  \\",
        "\"IO_VAL_4:0\"  \\",
        "\"IO_VAL_5:0\"  \\",
        "\"IO_VAL_6:0\"  \\",
        "\"IO_VAL_7:0\"  \\",
        "\"IO_VAL_8:0\"  \\",
        "\"IO_VAL_9:0\"  \\",
        "\"IO_VAL_10:0\"  \\",
        "\"IO_VAL_11:0\"  \\",
        "\"IO_VAL_12:0\"  \\",
        "\"IO_VAL_13:0\"  \\",
        "\"IO_VAL_14:0\"  \\",
        "\"IO_VAL_15:0\"  \\",
        "\"IO_VAL_16:0\"  \\",
        "\"IO_VAL_17:0\"  \\",
        "\"IO_VAL_18:0\"  \\",
        "\"IO_VAL_19:0\"  \\",
        "\"IO_VAL_20:0\"  \\",
        "\"IO_VAL_21:0\"  \\",
        "\"IO_VAL_22:0\"  \\",
        "\"IO_VAL_23:0\"  \\",
        "\"IO_VAL_24:0\"  \\",
        "\"IO_VAL_25:0\"  \\",
        "\"IO_VAL_26:0\"  \\",
        "\"IO_VAL_27:0\"  \\",
        "\"IO_VAL_28:0\"  \\",
        "\"IO_VAL_29:0\"  \\",
        "\"IO_VAL_30:0\"  \\",
        "\"IO_VAL_31:0\"  \\",
        "\"OE_TYPE:0\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreJESD204BRX_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreJESD204BRX:3.4.104",
      "component": "CoreJESD204BRX_C0",
      "params": [
        "\\",
        "\"CF:0\"  \\",
        "\"CS:0\"  \\",
        "\"D_WIDTH:32\"  \\",
        "\"DECODER_EN:0\"  \\",
        "\"ECC_ENABLE:false\"  \\",
        "\"F:4\"  \\",
        "\"FAC_EN:1\"  \\",
        "\"FIELD_OCTET:0\"  \\",
        "\"HD:0\"  \\",
        "\"ILA_MFS:4\"  \\",
        "\"JESDV:1\"  \\",
        "\"K:32\"  \\",
        "\"L:1\"  \\",
        "\"LCD_EN:1\"  \\",
        "\"M:4\"  \\",
        "\"N:16\"  \\",
        "\"Na:16\"  \\",
        "\"RAM_SEL:1\"  \\",
        "\"S:1\"  \\",
        "\"SCR:0\"  \\",
        "\"SERDES_MODE:1\"  \\",
        "\"SUBCLASSV:1\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreJESD204BTX_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreJESD204BTX:3.2.103",
      "component": "CoreJESD204BTX_C0",
      "params": [
        "\\",
        "\"CF:0\"  \\",
        "\"CS:0\"  \\",
        "\"D_WIDTH:32\"  \\",
        "\"ENCODER_EN:0\"  \\",
        "\"F:4\"  \\",
        "\"FIELD_OCTET:0\"  \\",
        "\"HD:0\"  \\",
        "\"ILA_MFS:4\"  \\",
        "\"JESDV:1\"  \\",
        "\"K:32\"  \\",
        "\"L:1\"  \\",
        "\"M:4\"  \\",
        "\"N:16\"  \\",
        "\"Na:16\"  \\",
        "\"S:1\"  \\",
        "\"SCR:1\"  \\",
        "\"SERDES_MODE:1\"  \\",
        "\"SUBCLASSV:1\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREJTAGDEBUG_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREJTAGDEBUG:4.0.100",
      "component": "COREJTAGDEBUG_C0",
      "params": [
        "\\",
        "\"IR_CODE_TGT_0:0x55\"  \\",
        "\"IR_CODE_TGT_1:0x56\"  \\",
        "\"IR_CODE_TGT_2:0x57\"  \\",
        "\"IR_CODE_TGT_3:0x58\"  \\",
        "\"IR_CODE_TGT_4:0x59\"  \\",
        "\"IR_CODE_TGT_5:0x5a\"  \\",
        "\"IR_CODE_TGT_6:0x5b\"  \\",
        "\"IR_CODE_TGT_7:0x5c\"  \\",
        "\"IR_CODE_TGT_8:0x5d\"  \\",
        "\"IR_CODE_TGT_9:0x5e\"  \\",
        "\"IR_CODE_TGT_10:0x5f\"  \\",
        "\"IR_CODE_TGT_11:0x60\"  \\",
        "\"IR_CODE_TGT_12:0x61\"  \\",
        "\"IR_CODE_TGT_13:0x62\"  \\",
        "\"IR_CODE_TGT_14:0x63\"  \\",
        "\"IR_CODE_TGT_15:0x64\"  \\",
        "\"NUM_DEBUG_TGTS:1\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_0:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_1:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_2:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_3:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_4:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_5:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_6:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_7:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_8:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_9:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_10:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_11:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_12:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_13:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_14:false\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_15:false\"  \\",
        "\"UJTAG_BYPASS:false\"  \\",
        "\"UJTAG_SEC_EN:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CORERESET_PF_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "CORERESET_PF_C0",
      "params": []
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CORESPI_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CORESPI:5.2.104",
      "component": "CORESPI_C0",
      "params": [
        "\\",
        "\"APB_DWIDTH:32\"  \\",
        "\"CFG_CLK:9\"  \\",
        "\"CFG_FIFO_DEPTH:32\"  \\",
        "\"CFG_FRAME_SIZE:8\"  \\",
        "\"CFG_MODE:0\"  \\",
        "\"CFG_MOT_MODE:0\"  \\",
        "\"CFG_MOT_SSEL:true\"  \\",
        "\"CFG_NSC_OPERATION:0\"  \\",
        "\"CFG_TI_JMB_FRAMES:false\"  \\",
        "\"CFG_TI_NSC_CUSTOM:0\"  \\",
        "\"CFG_TI_NSC_FRC:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreTimer_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreTimer:2.0.103",
      "component": "CoreTimer_C0",
      "params": [
        "\\",
        "\"INTACTIVEH:1\"  \\",
        "\"WIDTH:32\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/CoreUARTapb_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreUARTapb:5.7.100",
      "component": "CoreUARTapb_C0",
      "params": [
        "\\",
        "\"BAUD_VAL_FRCTN:0\"  \\",
        "\"BAUD_VAL_FRCTN_EN:false\"  \\",
        "\"BAUD_VALUE:1\"  \\",
        "\"FIXEDMODE:0\"  \\",
        "\"PRG_BIT8:0\"  \\",
        "\"PRG_PARITY:0\"  \\",
        "\"RX_FIFO:0\"  \\",
        "\"RX_LEGACY_MODE:0\"  \\",
        "\"TX_FIFO:0\"  \\",
        "\"USE_SOFT_FIFO:0\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/COREUART_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREUART:5.7.100",
      "component": "COREUART_C0",
      "params": [
        "\\",
        "\"BAUD_VAL_FRCTN_EN:false\"  \\",
        "\"RX_FIFO:0\"  \\",
        "\"RX_LEGACY_MODE:0\"  \\",
        "\"TX_FIFO:0\"  \\",
        "\"USE_SOFT_FIFO:0\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/costas_loop_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:costas_loop:1.1.0",
      "component": "costas_loop_C0",
      "params": [
        "\\",
        "\"MPSK_SWITCH:1\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/FEC_Encoder_C1.tcl",
      "core_vlnv": "Microchip:SolutionCore:FEC_Encoder:1.0.0",
      "component": "FEC_Encoder_C1",
      "params": [
        "\\",
        "\"g_K:7\"  \\",
        "\"g_R:0\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/MIV_RV32_C0.tcl",
      "core_vlnv": "Microsemi:MiV:MIV_RV32:3.1.100",
      "component": "MIV_RV32_C0",
      "params": [
        "\\",
        "\"AHB_END_ADDR_0:0xffff\"  \\",
        "\"AHB_END_ADDR_1:0x8fff\"  \\",
        "\"AHB_INITIATOR_TYPE:0\"  \\",
        "\"AHB_START_ADDR_0:0x0\"  \\",
        "\"AHB_START_ADDR_1:0x8000\"  \\",
        "\"AHB_TARGET_MIRROR:false\"  \\",
        "\"APB_END_ADDR_0:0xffff\"  \\",
        "\"APB_END_ADDR_1:0x6fff\"  \\",
        "\"APB_INITIATOR_TYPE:1\"  \\",
        "\"APB_START_ADDR_0:0x0\"  \\",
        "\"APB_START_ADDR_1:0x6000\"  \\",
        "\"APB_TARGET_MIRROR:false\"  \\",
        "\"AXI_END_ADDR_0:0xffff\"  \\",
        "\"AXI_END_ADDR_1:0x8fff\"  \\",
        "\"AXI_INITIATOR_TYPE:2\"  \\",
        "\"AXI_START_ADDR_0:0x0\"  \\",
        "\"AXI_START_ADDR_1:0x8000\"  \\",
        "\"AXI_TARGET_MIRROR:false\"  \\",
        "\"BOOTROM_DEST_ADDR_LOWER:0x0\"  \\",
        "\"BOOTROM_DEST_ADDR_UPPER:0x4000\"  \\",
        "\"BOOTROM_PRESENT:false\"  \\",
        "\"BOOTROM_SRC_END_ADDR_LOWER:0x3fff\"  \\",
        "\"BOOTROM_SRC_END_ADDR_UPPER:0x8000\"  \\",
        "\"BOOTROM_SRC_START_ADDR_LOWER:0x0\"  \\",
        "\"BOOTROM_SRC_START_ADDR_UPPER:0x8000\"  \\",
        "\"C_EXT:true\"  \\",
        "\"DEBUGGER:true\"  \\",
        "\"ECC_ENABLE:false\"  \\",
        "\"F_EXT:false\"  \\",
        "\"FWD_REGS:false\"  \\",
        "\"GEN_MUL_TYPE:0\"  \\",
        "\"GPR_REGS:false\"  \\",
        "\"I_REGS:false\"  \\",
        "\"I_TRACE:false\"  \\",
        "\"ICACHE_EN:false\"  \\",
        "\"INTERNAL_MTIME:false\"  \\",
        "\"INTERNAL_MTIME_IRQ:false\"  \\",
        "\"M_EXT:true\"  \\",
        "\"MI_I_MEM:false\"  \\",
        "\"MIV_HART_ID:0x0\"  \\",
        "\"MTIME_PRESCALER:100\"  \\",
        "\"NO_MACC_BLK:false\"  \\",
        "\"NUM_EXT_IRQS:0\"  \\",
        "\"RECONFIG_BOOTROM:false\"  \\",
        "\"RESET_VECTOR_ADDR_0:0x0\"  \\",
        "\"RESET_VECTOR_ADDR_1:0x8000\"  \\",
        "\"TAS_END_ADDR_0:0x3fff\"  \\",
        "\"TAS_END_ADDR_1:0x4000\"  \\",
        "\"TAS_START_ADDR_0:0x0\"  \\",
        "\"TAS_START_ADDR_1:0x4000\"  \\",
        "\"TCM_END_ADDR_0:0x3fff\"  \\",
        "\"TCM_END_ADDR_1:0x8000\"  \\",
        "\"TCM_PRESENT:false\"  \\",
        "\"TCM_REGS:false\"  \\",
        "\"TCM_START_ADDR_0:0x0\"  \\",
        "\"TCM_START_ADDR_1:0x8000\"  \\",
        "\"TCM_TAS_PRESENT:false\"  \\",
        "\"VECTORED_INTERRUPTS:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/MPSK_Demod_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:MPSK_Demod:1.0.0",
      "component": "MPSK_Demod_C0",
      "params": [
        "\\",
        "\"g_BPSK_0_QPSK_1:1\"  \\",
        "\"g_DATA_IN_WIDTH:16\"  \\",
        "\"g_DATA_OUT_WIDTH:2\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/MPSK_Mod_C1.tcl",
      "core_vlnv": "Microchip:SolutionCore:MPSK_Mod:1.1.0",
      "component": "MPSK_Mod_C1",
      "params": [
        "\\",
        "\"g_BPSK_0_QPSK_1:1\"  \\",
        "\"g_DATA_IN_WIDTH:2\"  \\",
        "\"g_DATA_OUT_WIDTH:16\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_CCC_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C0",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:133\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:16\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:74.96\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:1\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:100\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:0\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:true\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:50\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_POSTDIVIDERADDSOFTLOGIC_0:true\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:20\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_RESET_ON_LOCK_0:true\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_CCC_C1.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C1",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:133\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:8\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:153.6\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:2\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:153.6\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:0\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:true\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:153.6\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_POSTDIVIDERADDSOFTLOGIC_0:true\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:1\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_RESET_ON_LOCK_0:true\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_CCC_C3.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C3",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:133\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:8\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:153.6\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:1\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:100\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:2\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:true\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:153.6\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_POSTDIVIDERADDSOFTLOGIC_0:true\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:1\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_RESET_ON_LOCK_0:true\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_CLK_DIV_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_CLK_DIV:1.0.103",
      "component": "PF_CLK_DIV_C0",
      "params": [
        "\\",
        "\"DIVIDER:4\"  \\",
        "\"ENABLE_BIT_SLIP:false\"  \\",
        "\"ENABLE_SRESET:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_INIT_MONITOR_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_INIT_MONITOR:2.0.307",
      "component": "PF_INIT_MONITOR_C0",
      "params": [
        "\\",
        "\"BANK_0_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_0_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_0_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_CALIB_STATUS_ENABLED:true\"  \\",
        "\"BANK_1_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_1_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_1_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_2_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_4_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_5_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_CALIB_STATUS_ENABLED:true\"  \\",
        "\"BANK_6_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_6_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_6_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_RECALIBRATION_ENABLED:false\"  \\",
        "\"BANK_7_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"DEVICE_INIT_DONE_SIMULATION_DELAY:7\"  \\",
        "\"FABRIC_POR_N_SIMULATION_DELAY:1\"  \\",
        "\"PCIE_INIT_DONE_SIMULATION_DELAY:4\"  \\",
        "\"SHOW_BANK_0_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_0_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_0_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_RECALIBRATION_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SRAM_INIT_DONE_SIMULATION_DELAY:6\"  \\",
        "\"USRAM_INIT_DONE_SIMULATION_DELAY:5\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_OSC_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_OSC:1.0.102",
      "component": "PF_OSC_C0",
      "params": [
        "\\",
        "\"RCOSC_2MHZ_CLK_DIV_EN:false\"  \\",
        "\"RCOSC_2MHZ_GL_EN:false\"  \\",
        "\"RCOSC_2MHZ_NGMUX_EN:false\"  \\",
        "\"RCOSC_160MHZ_CLK_DIV_EN:true\"  \\",
        "\"RCOSC_160MHZ_GL_EN:false\"  \\",
        "\"RCOSC_160MHZ_NGMUX_EN:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_SRAM_AHBL_AXI_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_SRAM_AHBL_AXI:1.2.110",
      "component": "PF_SRAM_AHBL_AXI_C0",
      "params": [
        "\\",
        "\"AXI4_AWIDTH:32\" \\",
        "\"AXI4_DWIDTH:32\" \\",
        "\"AXI4_IDWIDTH:8\" \\",
        "\"AXI4_IFTYPE_RD:T\" \\",
        "\"AXI4_IFTYPE_WR:T\" \\",
        "\"AXI4_WRAP_SUPPORT:F\" \\",
        "\"BYTEENABLES:1\" \\",
        "\"BYTE_ENABLE_WIDTH:8\" \\",
        "\"B_REN_POLARITY:2\" \\",
        "\"CASCADE:1\" \\",
        "\"ECC_OPTIONS:0\" \\",
        "\"FABRIC_INTERFACE_TYPE:1\" \\",
        "\"IMPORT_FILE:\" \\",
        "\"INIT_RAM:F\" \\",
        "\"LPM_HINT:0\" \\",
        "\"PIPELINE_OPTIONS:1\" \\",
        "\"RDEPTH:274432\" \\",
        "\"RWIDTH:40\" \\",
        "\"USE_NATIVE_INTERFACE:F\" \\",
        "\"WDEPTH:274432\" \\",
        "\"WWIDTH:40\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_TX_PLL_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_TX_PLL:2.0.302",
      "component": "PF_TX_PLL_C0",
      "params": [
        "\\",
        "\"CORE:PF_TX_PLL\"  \\",
        "\"INIT:0x0\"  \\",
        "\"TxPLL_AUX_LOW_SEL:true\"  \\",
        "\"TxPLL_AUX_OUT:125\"  \\",
        "\"TxPLL_BANDWIDTH:Low\"  \\",
        "\"TxPLL_CLK_125_EN:false\"  \\",
        "\"TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"TxPLL_EXT_WAVE_SEL:0\"  \\",
        "\"TxPLL_FAB_LOCK_EN:false\"  \\",
        "\"TxPLL_FAB_REF:200\"  \\",
        "\"TxPLL_INTEGER_MODE:false\"  \\",
        "\"TxPLL_JITTER_MODE_AT_POWERUP:true\"  \\",
        "\"TxPLL_JITTER_MODE_CUT_OFF_FREQ:5000\"  \\",
        "\"TxPLL_JITTER_MODE_OPTIMIZE_FOR:0\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_FREQ:125\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED\"  \\",
        "\"TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit\"  \\",
        "\"TxPLL_JITTER_MODE_WANDER:15\"  \\",
        "\"TxPLL_MODE:NORMAL\"  \\",
        "\"TxPLL_OUT:3072.000\"  \\",
        "\"TxPLL_REF:153.6\"  \\",
        "\"TxPLL_RN_FILTER:false\"  \\",
        "\"TxPLL_SOURCE:DEDICATED\"  \\",
        "\"TxPLL_SSM_DEPTH:0\"  \\",
        "\"TxPLL_SSM_DIVVAL:1\"  \\",
        "\"TxPLL_SSM_DOWN_SPREAD:false\"  \\",
        "\"TxPLL_SSM_FREQ:64\"  \\",
        "\"TxPLL_SSM_RAND_PATTERN:0\"  \\",
        "\"VCOFREQUENCY:1600\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_TX_PLL_C1.tcl",
      "core_vlnv": "Actel:SgCore:PF_TX_PLL:2.0.302",
      "component": "PF_TX_PLL_C1",
      "params": [
        "\\",
        "\"CORE:PF_TX_PLL\"  \\",
        "\"INIT:0x0\"  \\",
        "\"TxPLL_AUX_LOW_SEL:true\"  \\",
        "\"TxPLL_AUX_OUT:125\"  \\",
        "\"TxPLL_BANDWIDTH:Low\"  \\",
        "\"TxPLL_CLK_125_EN:false\"  \\",
        "\"TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"TxPLL_EXT_WAVE_SEL:0\"  \\",
        "\"TxPLL_FAB_LOCK_EN:false\"  \\",
        "\"TxPLL_FAB_REF:200\"  \\",
        "\"TxPLL_INTEGER_MODE:false\"  \\",
        "\"TxPLL_JITTER_MODE_AT_POWERUP:true\"  \\",
        "\"TxPLL_JITTER_MODE_CUT_OFF_FREQ:5000\"  \\",
        "\"TxPLL_JITTER_MODE_OPTIMIZE_FOR:0\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_FREQ:125\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED\"  \\",
        "\"TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit\"  \\",
        "\"TxPLL_JITTER_MODE_WANDER:15\"  \\",
        "\"TxPLL_MODE:NORMAL\"  \\",
        "\"TxPLL_OUT:2457.600\"  \\",
        "\"TxPLL_REF:156.25\"  \\",
        "\"TxPLL_RN_FILTER:false\"  \\",
        "\"TxPLL_SOURCE:DEDICATED\"  \\",
        "\"TxPLL_SSM_DEPTH:0\"  \\",
        "\"TxPLL_SSM_DIVVAL:1\"  \\",
        "\"TxPLL_SSM_DOWN_SPREAD:false\"  \\",
        "\"TxPLL_SSM_FREQ:64\"  \\",
        "\"TxPLL_SSM_RAND_PATTERN:0\"  \\",
        "\"VCOFREQUENCY:1600\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_XCVR_ERM_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_XCVR_ERM:3.1.200",
      "component": "PF_XCVR_ERM_C0",
      "params": [
        "\\",
        "\"EXPOSE_ALL_DEBUG_PORTS:false\" \\",
        "\"EXPOSE_FWF_EN_PORTS:false\" \\",
        "\"SHOW_UNIVERSAL_SOLN_PORTS:true\" \\",
        "\"UI_CDR_LOCK_MODE:Lock to data\" \\",
        "\"UI_CDR_REFERENCE_CLK_FREQ:153.6\" \\",
        "\"UI_CDR_REFERENCE_CLK_SOURCE:Dedicated\" \\",
        "\"UI_CDR_REFERENCE_CLK_TOLERANCE:1\" \\",
        "\"UI_ENABLE_32BIT_DATA_WIDTH:false\" \\",
        "\"UI_ENABLE_64B66B:true\" \\",
        "\"UI_ENABLE_64B67B:false\" \\",
        "\"UI_ENABLE_64B6XB_MODE:false\" \\",
        "\"UI_ENABLE_8B10B_MODE:true\" \\",
        "\"UI_ENABLE_BER:false\" \\",
        "\"UI_ENABLE_DISPARITY:false\" \\",
        "\"UI_ENABLE_FIBRE_CHANNEL_DISPARITY:false\" \\",
        "\"UI_ENABLE_PHASE_COMP_MODE:false\" \\",
        "\"UI_ENABLE_PIPE_MODE:false\" \\",
        "\"UI_ENABLE_PMA_MODE:false\" \\",
        "\"UI_ENABLE_SCRAMBLING:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_CDR_REFCLKS:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_TXPLLS:false\" \\",
        "\"UI_EXPOSE_APBLINK_PORTS:false\" \\",
        "\"UI_EXPOSE_CDR_BITSLIP_PORT:false\" \\",
        "\"UI_EXPOSE_DYNAMIC_RECONFIGURATION_PORTS:false\" \\",
        "\"UI_EXPOSE_JA_CLOCK_PORT:false\" \\",
        "\"UI_EXPOSE_RX_READY_VAL_CDR_PORT:false\" \\",
        "\"UI_EXPOSE_TX_BYPASS_DATA:false\" \\",
        "\"UI_EXPOSE_TX_ELEC_IDLE:false\" \\",
        "\"UI_INTERFACE_RXCLOCK:Regional\" \\",
        "\"UI_INTERFACE_TXCLOCK:Regional\" \\",
        "\"UI_IS_CONFIGURED:true\" \\",
        "\"UI_NUMBER_OF_LANES:4\" \\",
        "\"UI_PCS_ARST_N:RX Only\" \\",
        "\"UI_PIPE_PROTOCOL_USED:PCIe Gen1 (2.5 Gbps)\" \\",
        "\"UI_PMA_ARST_N:TX and RX PMA\" \\",
        "\"UI_PROTOCOL_PRESET_USED:None\" \\",
        "\"UI_RX_DATA_RATE:6144\" \\",
        "\"UI_RX_PCS_FAB_IF_WIDTH:32\" \\",
        "\"UI_SATA_IDLE_BURST_TIMING:MAC\" \\",
        "\"UI_TX_CLK_DIV_FACTOR:1\" \\",
        "\"UI_TX_DATA_RATE:6144\" \\",
        "\"UI_TX_PCS_FAB_IF_WIDTH:32\" \\",
        "\"UI_TX_RX_MODE:Duplex\" \\",
        "\"UI_USE_INTERFACE_CLK_AS_PLL_REFCLK:false\" \\",
        "\"UI_XCVR_RX_CALIBRATION:None (CDR)\" \\",
        "\"UI_XCVR_RX_DATA_EYE_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_DFE_COEFF_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_ENHANCED_MANAGEMENT:true\" \\",
        "\"XT_ES_DEVICE:false\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_XCVR_ERM_C1.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_XCVR_ERM:3.1.200",
      "component": "PF_XCVR_ERM_C1",
      "params": [
        "\\",
        "\"EXPOSE_ALL_DEBUG_PORTS:false\" \\",
        "\"EXPOSE_FWF_EN_PORTS:false\" \\",
        "\"SHOW_UNIVERSAL_SOLN_PORTS:true\" \\",
        "\"UI_CDR_LOCK_MODE:Lock to data\" \\",
        "\"UI_CDR_REFERENCE_CLK_FREQ:125\" \\",
        "\"UI_CDR_REFERENCE_CLK_SOURCE:Dedicated\" \\",
        "\"UI_CDR_REFERENCE_CLK_TOLERANCE:1\" \\",
        "\"UI_ENABLE_32BIT_DATA_WIDTH:false\" \\",
        "\"UI_ENABLE_64B66B:true\" \\",
        "\"UI_ENABLE_64B67B:false\" \\",
        "\"UI_ENABLE_64B6XB_MODE:false\" \\",
        "\"UI_ENABLE_8B10B_MODE:false\" \\",
        "\"UI_ENABLE_BER:false\" \\",
        "\"UI_ENABLE_DISPARITY:false\" \\",
        "\"UI_ENABLE_FIBRE_CHANNEL_DISPARITY:false\" \\",
        "\"UI_ENABLE_PHASE_COMP_MODE:false\" \\",
        "\"UI_ENABLE_PIPE_MODE:false\" \\",
        "\"UI_ENABLE_PMA_MODE:true\" \\",
        "\"UI_ENABLE_SCRAMBLING:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_CDR_REFCLKS:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_TXPLLS:false\" \\",
        "\"UI_EXPOSE_APBLINK_PORTS:false\" \\",
        "\"UI_EXPOSE_CDR_BITSLIP_PORT:false\" \\",
        "\"UI_EXPOSE_DYNAMIC_RECONFIGURATION_PORTS:false\" \\",
        "\"UI_EXPOSE_JA_CLOCK_PORT:false\" \\",
        "\"UI_EXPOSE_RX_READY_VAL_CDR_PORT:false\" \\",
        "\"UI_EXPOSE_TX_BYPASS_DATA:false\" \\",
        "\"UI_EXPOSE_TX_ELEC_IDLE:false\" \\",
        "\"UI_INTERFACE_RXCLOCK:Regional\" \\",
        "\"UI_INTERFACE_TXCLOCK:Regional\" \\",
        "\"UI_IS_CONFIGURED:true\" \\",
        "\"UI_NUMBER_OF_LANES:1\" \\",
        "\"UI_PCS_ARST_N:TX Only\" \\",
        "\"UI_PIPE_PROTOCOL_USED:PCIe Gen1 (2.5 Gbps)\" \\",
        "\"UI_PMA_ARST_N:TX and RX PMA\" \\",
        "\"UI_PROTOCOL_PRESET_USED:None\" \\",
        "\"UI_RX_DATA_RATE:5000\" \\",
        "\"UI_RX_PCS_FAB_IF_WIDTH:40\" \\",
        "\"UI_SATA_IDLE_BURST_TIMING:MAC\" \\",
        "\"UI_TX_CLK_DIV_FACTOR:4\" \\",
        "\"UI_TX_DATA_RATE:1228.8\" \\",
        "\"UI_TX_PCS_FAB_IF_WIDTH:40\" \\",
        "\"UI_TX_RX_MODE:Tx only\" \\",
        "\"UI_USE_INTERFACE_CLK_AS_PLL_REFCLK:false\" \\",
        "\"UI_XCVR_RX_CALIBRATION:None (CDR)\" \\",
        "\"UI_XCVR_RX_DATA_EYE_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_DFE_COEFF_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_ENHANCED_MANAGEMENT:false\" \\",
        "\"XT_ES_DEVICE:true\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_XCVR_REF_CLK_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_XCVR_REF_CLK:1.0.103",
      "component": "PF_XCVR_REF_CLK_C0",
      "params": [
        "\\",
        "\"ENABLE_FAB_CLK_0:true\"  \\",
        "\"ENABLE_FAB_CLK_1:false\"  \\",
        "\"ENABLE_REF_CLK_0:true\"  \\",
        "\"ENABLE_REF_CLK_1:false\"  \\",
        "\"REF_CLK_MODE_0:DIFFERENTIAL\"  \\",
        "\"REF_CLK_MODE_1:LVCMOS\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/PF_XCVR_REF_CLK_C1.tcl",
      "core_vlnv": "Actel:SgCore:PF_XCVR_REF_CLK:1.0.103",
      "component": "PF_XCVR_REF_CLK_C1",
      "params": [
        "\\",
        "\"ENABLE_FAB_CLK_0:false\"  \\",
        "\"ENABLE_FAB_CLK_1:false\"  \\",
        "\"ENABLE_REF_CLK_0:true\"  \\",
        "\"ENABLE_REF_CLK_1:false\"  \\",
        "\"REF_CLK_MODE_0:DIFFERENTIAL\"  \\",
        "\"REF_CLK_MODE_1:LVCMOS\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/symbol_timing_sync_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:symbol_timing_sync:1.1.0",
      "component": "symbol_timing_sync_C0",
      "params": [
        "\\",
        "\"g_DW:16\""
      ]
    },
    {
      "file": "mpf_an5014_v2023p1_eval_df/script_support/components/Viterbi_Decoder_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:Viterbi_Decoder:1.0.0",
      "component": "Viterbi_Decoder_C0",
      "params": [
        "\\",
        "\"g_DATA_TYPE:1\"  \\",
        "\"g_DW:4\"  \\",
        "\"g_K:7\"  \\",
        "\"g_R:0\"  \\",
        "\"g_TRACE_LEN:20\""
      ]
    }
  ],
  "mpf_an5021_v2025p1_df": [
    {
      "file": "mpf_an5021_v2025p1_df/Host/src/components/DDR_Read_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:DDR_Read:1.1.0",
      "component": "DDR_Read_C0",
      "params": [
        "\\",
        "\"g_AXI4S_FORMAT:0\"  \\",
        "\"g_DDR_AXI_DWIDTH_I:512\"  \\",
        "\"g_DDR_AXI_DWIDTH_O:32\"  \\",
        "\"g_FORMAT:1\"  \\",
        "\"g_HORIZ_RESOL:1920\""
      ]
    }
  ],
  "mpf_an5102_v2023p1_df": [
    {
      "file": "mpf_an5102_v2023p1_df/TCL_Scripts/src/src_components/CoreAHBLite0.tcl",
      "core_vlnv": "Microchip:DirectCore:CoreAHBLite:6.0.101",
      "component": "CoreAHBLite0",
      "params": [
        "\\",
        "\"HADDR_SHG_CFG:1\"  \\",
        "\"M0_AHBSLOT0ENABLE:true\"  \\",
        "\"M0_AHBSLOT1ENABLE:false\"  \\",
        "\"M0_AHBSLOT2ENABLE:false\"  \\",
        "\"M0_AHBSLOT3ENABLE:false\"  \\",
        "\"M0_AHBSLOT4ENABLE:false\"  \\",
        "\"M0_AHBSLOT5ENABLE:false\"  \\",
        "\"M0_AHBSLOT6ENABLE:false\"  \\",
        "\"M0_AHBSLOT7ENABLE:false\"  \\",
        "\"M0_AHBSLOT8ENABLE:false\"  \\",
        "\"M0_AHBSLOT9ENABLE:false\"  \\",
        "\"M0_AHBSLOT10ENABLE:false\"  \\",
        "\"M0_AHBSLOT11ENABLE:false\"  \\",
        "\"M0_AHBSLOT12ENABLE:false\"  \\",
        "\"M0_AHBSLOT13ENABLE:false\"  \\",
        "\"M0_AHBSLOT14ENABLE:false\"  \\",
        "\"M0_AHBSLOT15ENABLE:false\"  \\",
        "\"M0_AHBSLOT16ENABLE:false\"  \\",
        "\"M1_AHBSLOT0ENABLE:false\"  \\",
        "\"M1_AHBSLOT1ENABLE:false\"  \\",
        "\"M1_AHBSLOT2ENABLE:false\"  \\",
        "\"M1_AHBSLOT3ENABLE:false\"  \\",
        "\"M1_AHBSLOT4ENABLE:false\"  \\",
        "\"M1_AHBSLOT5ENABLE:false\"  \\",
        "\"M1_AHBSLOT6ENABLE:false\"  \\",
        "\"M1_AHBSLOT7ENABLE:false\"  \\",
        "\"M1_AHBSLOT8ENABLE:false\"  \\",
        "\"M1_AHBSLOT9ENABLE:false\"  \\",
        "\"M1_AHBSLOT10ENABLE:false\"  \\",
        "\"M1_AHBSLOT11ENABLE:false\"  \\",
        "\"M1_AHBSLOT12ENABLE:false\"  \\",
        "\"M1_AHBSLOT13ENABLE:false\"  \\",
        "\"M1_AHBSLOT14ENABLE:false\"  \\",
        "\"M1_AHBSLOT15ENABLE:false\"  \\",
        "\"M1_AHBSLOT16ENABLE:false\"  \\",
        "\"M2_AHBSLOT0ENABLE:false\"  \\",
        "\"M2_AHBSLOT1ENABLE:false\"  \\",
        "\"M2_AHBSLOT2ENABLE:false\"  \\",
        "\"M2_AHBSLOT3ENABLE:false\"  \\",
        "\"M2_AHBSLOT4ENABLE:false\"  \\",
        "\"M2_AHBSLOT5ENABLE:false\"  \\",
        "\"M2_AHBSLOT6ENABLE:false\"  \\",
        "\"M2_AHBSLOT7ENABLE:false\"  \\",
        "\"M2_AHBSLOT8ENABLE:false\"  \\",
        "\"M2_AHBSLOT9ENABLE:false\"  \\",
        "\"M2_AHBSLOT10ENABLE:false\"  \\",
        "\"M2_AHBSLOT11ENABLE:false\"  \\",
        "\"M2_AHBSLOT12ENABLE:false\"  \\",
        "\"M2_AHBSLOT13ENABLE:false\"  \\",
        "\"M2_AHBSLOT14ENABLE:false\"  \\",
        "\"M2_AHBSLOT15ENABLE:false\"  \\",
        "\"M2_AHBSLOT16ENABLE:false\"  \\",
        "\"M3_AHBSLOT0ENABLE:false\"  \\",
        "\"M3_AHBSLOT1ENABLE:false\"  \\",
        "\"M3_AHBSLOT2ENABLE:false\"  \\",
        "\"M3_AHBSLOT3ENABLE:false\"  \\",
        "\"M3_AHBSLOT4ENABLE:false\"  \\",
        "\"M3_AHBSLOT5ENABLE:false\"  \\",
        "\"M3_AHBSLOT6ENABLE:false\"  \\",
        "\"M3_AHBSLOT7ENABLE:false\"  \\",
        "\"M3_AHBSLOT8ENABLE:false\"  \\",
        "\"M3_AHBSLOT9ENABLE:false\"  \\",
        "\"M3_AHBSLOT10ENABLE:false\"  \\",
        "\"M3_AHBSLOT11ENABLE:false\"  \\",
        "\"M3_AHBSLOT12ENABLE:false\"  \\",
        "\"M3_AHBSLOT13ENABLE:false\"  \\",
        "\"M3_AHBSLOT14ENABLE:false\"  \\",
        "\"M3_AHBSLOT15ENABLE:false\"  \\",
        "\"M3_AHBSLOT16ENABLE:false\"  \\",
        "\"MASTER0_INTERFACE:1\"  \\",
        "\"MASTER1_INTERFACE:1\"  \\",
        "\"MASTER2_INTERFACE:1\"  \\",
        "\"MASTER3_INTERFACE:1\"  \\",
        "\"MEMSPACE:1\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"SLAVE0_INTERFACE:1\"  \\",
        "\"SLAVE1_INTERFACE:1\"  \\",
        "\"SLAVE2_INTERFACE:1\"  \\",
        "\"SLAVE3_INTERFACE:1\"  \\",
        "\"SLAVE4_INTERFACE:1\"  \\",
        "\"SLAVE5_INTERFACE:1\"  \\",
        "\"SLAVE6_INTERFACE:1\"  \\",
        "\"SLAVE7_INTERFACE:1\"  \\",
        "\"SLAVE8_INTERFACE:1\"  \\",
        "\"SLAVE9_INTERFACE:1\"  \\",
        "\"SLAVE10_INTERFACE:1\"  \\",
        "\"SLAVE11_INTERFACE:1\"  \\",
        "\"SLAVE12_INTERFACE:1\"  \\",
        "\"SLAVE13_INTERFACE:1\"  \\",
        "\"SLAVE14_INTERFACE:1\"  \\",
        "\"SLAVE15_INTERFACE:1\"  \\",
        "\"SLAVE16_INTERFACE:1\"  \\",
        "\"SYNC_RESET:0\""
      ]
    }
  ],
  "mpf_dg0889_liberosoc_df": [
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Bayer_Interpolation_C2.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Bayer_Interpolation:4.7.0",
      "component": "Bayer_Interpolation_C2",
      "params": [
        "\\",
        "\"G_CONFIG:0\"  \\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:4\"  \\",
        "\"G_RAM_SIZE:4096\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CoreAHBLite_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreAHBLite:5.6.105",
      "component": "CoreAHBLite_C0",
      "params": [
        "\\",
        "\"HADDR_SHG_CFG:1\"  \\",
        "\"M0_AHBSLOT0ENABLE:false\"  \\",
        "\"M0_AHBSLOT1ENABLE:false\"  \\",
        "\"M0_AHBSLOT2ENABLE:false\"  \\",
        "\"M0_AHBSLOT3ENABLE:false\"  \\",
        "\"M0_AHBSLOT4ENABLE:false\"  \\",
        "\"M0_AHBSLOT5ENABLE:false\"  \\",
        "\"M0_AHBSLOT6ENABLE:false\"  \\",
        "\"M0_AHBSLOT7ENABLE:false\"  \\",
        "\"M0_AHBSLOT8ENABLE:false\"  \\",
        "\"M0_AHBSLOT9ENABLE:false\"  \\",
        "\"M0_AHBSLOT10ENABLE:false\"  \\",
        "\"M0_AHBSLOT11ENABLE:false\"  \\",
        "\"M0_AHBSLOT12ENABLE:false\"  \\",
        "\"M0_AHBSLOT13ENABLE:false\"  \\",
        "\"M0_AHBSLOT14ENABLE:false\"  \\",
        "\"M0_AHBSLOT15ENABLE:false\"  \\",
        "\"M0_AHBSLOT16ENABLE:true\"  \\",
        "\"M1_AHBSLOT0ENABLE:false\"  \\",
        "\"M1_AHBSLOT1ENABLE:false\"  \\",
        "\"M1_AHBSLOT2ENABLE:false\"  \\",
        "\"M1_AHBSLOT3ENABLE:false\"  \\",
        "\"M1_AHBSLOT4ENABLE:false\"  \\",
        "\"M1_AHBSLOT5ENABLE:false\"  \\",
        "\"M1_AHBSLOT6ENABLE:false\"  \\",
        "\"M1_AHBSLOT7ENABLE:false\"  \\",
        "\"M1_AHBSLOT8ENABLE:false\"  \\",
        "\"M1_AHBSLOT9ENABLE:false\"  \\",
        "\"M1_AHBSLOT10ENABLE:false\"  \\",
        "\"M1_AHBSLOT11ENABLE:false\"  \\",
        "\"M1_AHBSLOT12ENABLE:false\"  \\",
        "\"M1_AHBSLOT13ENABLE:false\"  \\",
        "\"M1_AHBSLOT14ENABLE:false\"  \\",
        "\"M1_AHBSLOT15ENABLE:false\"  \\",
        "\"M1_AHBSLOT16ENABLE:false\"  \\",
        "\"M2_AHBSLOT0ENABLE:false\"  \\",
        "\"M2_AHBSLOT1ENABLE:false\"  \\",
        "\"M2_AHBSLOT2ENABLE:false\"  \\",
        "\"M2_AHBSLOT3ENABLE:false\"  \\",
        "\"M2_AHBSLOT4ENABLE:false\"  \\",
        "\"M2_AHBSLOT5ENABLE:false\"  \\",
        "\"M2_AHBSLOT6ENABLE:false\"  \\",
        "\"M2_AHBSLOT7ENABLE:false\"  \\",
        "\"M2_AHBSLOT8ENABLE:false\"  \\",
        "\"M2_AHBSLOT9ENABLE:false\"  \\",
        "\"M2_AHBSLOT10ENABLE:false\"  \\",
        "\"M2_AHBSLOT11ENABLE:false\"  \\",
        "\"M2_AHBSLOT12ENABLE:false\"  \\",
        "\"M2_AHBSLOT13ENABLE:false\"  \\",
        "\"M2_AHBSLOT14ENABLE:false\"  \\",
        "\"M2_AHBSLOT15ENABLE:false\"  \\",
        "\"M2_AHBSLOT16ENABLE:false\"  \\",
        "\"M3_AHBSLOT0ENABLE:false\"  \\",
        "\"M3_AHBSLOT1ENABLE:false\"  \\",
        "\"M3_AHBSLOT2ENABLE:false\"  \\",
        "\"M3_AHBSLOT3ENABLE:false\"  \\",
        "\"M3_AHBSLOT4ENABLE:false\"  \\",
        "\"M3_AHBSLOT5ENABLE:false\"  \\",
        "\"M3_AHBSLOT6ENABLE:false\"  \\",
        "\"M3_AHBSLOT7ENABLE:false\"  \\",
        "\"M3_AHBSLOT8ENABLE:false\"  \\",
        "\"M3_AHBSLOT9ENABLE:false\"  \\",
        "\"M3_AHBSLOT10ENABLE:false\"  \\",
        "\"M3_AHBSLOT11ENABLE:false\"  \\",
        "\"M3_AHBSLOT12ENABLE:false\"  \\",
        "\"M3_AHBSLOT13ENABLE:false\"  \\",
        "\"M3_AHBSLOT14ENABLE:false\"  \\",
        "\"M3_AHBSLOT15ENABLE:false\"  \\",
        "\"M3_AHBSLOT16ENABLE:false\"  \\",
        "\"MASTER0_INTERFACE:1\"  \\",
        "\"MASTER1_INTERFACE:1\"  \\",
        "\"MASTER2_INTERFACE:1\"  \\",
        "\"MASTER3_INTERFACE:1\"  \\",
        "\"MEMSPACE:0\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"SLAVE0_INTERFACE:1\"  \\",
        "\"SLAVE1_INTERFACE:1\"  \\",
        "\"SLAVE2_INTERFACE:1\"  \\",
        "\"SLAVE3_INTERFACE:1\"  \\",
        "\"SLAVE4_INTERFACE:1\"  \\",
        "\"SLAVE5_INTERFACE:1\"  \\",
        "\"SLAVE6_INTERFACE:1\"  \\",
        "\"SLAVE7_INTERFACE:1\"  \\",
        "\"SLAVE8_INTERFACE:1\"  \\",
        "\"SLAVE9_INTERFACE:1\"  \\",
        "\"SLAVE10_INTERFACE:1\"  \\",
        "\"SLAVE11_INTERFACE:1\"  \\",
        "\"SLAVE12_INTERFACE:1\"  \\",
        "\"SLAVE13_INTERFACE:1\"  \\",
        "\"SLAVE14_INTERFACE:1\"  \\",
        "\"SLAVE15_INTERFACE:1\"  \\",
        "\"SLAVE16_INTERFACE:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CoreAHBLite_C1.tcl",
      "core_vlnv": "Actel:DirectCore:CoreAHBLite:5.6.105",
      "component": "CoreAHBLite_C1",
      "params": [
        "\\",
        "\"HADDR_SHG_CFG:1\"  \\",
        "\"M0_AHBSLOT0ENABLE:false\"  \\",
        "\"M0_AHBSLOT1ENABLE:false\"  \\",
        "\"M0_AHBSLOT2ENABLE:false\"  \\",
        "\"M0_AHBSLOT3ENABLE:false\"  \\",
        "\"M0_AHBSLOT4ENABLE:false\"  \\",
        "\"M0_AHBSLOT5ENABLE:false\"  \\",
        "\"M0_AHBSLOT6ENABLE:false\"  \\",
        "\"M0_AHBSLOT7ENABLE:true\"  \\",
        "\"M0_AHBSLOT8ENABLE:false\"  \\",
        "\"M0_AHBSLOT9ENABLE:false\"  \\",
        "\"M0_AHBSLOT10ENABLE:false\"  \\",
        "\"M0_AHBSLOT11ENABLE:false\"  \\",
        "\"M0_AHBSLOT12ENABLE:false\"  \\",
        "\"M0_AHBSLOT13ENABLE:false\"  \\",
        "\"M0_AHBSLOT14ENABLE:false\"  \\",
        "\"M0_AHBSLOT15ENABLE:false\"  \\",
        "\"M0_AHBSLOT16ENABLE:false\"  \\",
        "\"M1_AHBSLOT0ENABLE:false\"  \\",
        "\"M1_AHBSLOT1ENABLE:false\"  \\",
        "\"M1_AHBSLOT2ENABLE:false\"  \\",
        "\"M1_AHBSLOT3ENABLE:false\"  \\",
        "\"M1_AHBSLOT4ENABLE:false\"  \\",
        "\"M1_AHBSLOT5ENABLE:false\"  \\",
        "\"M1_AHBSLOT6ENABLE:false\"  \\",
        "\"M1_AHBSLOT7ENABLE:false\"  \\",
        "\"M1_AHBSLOT8ENABLE:false\"  \\",
        "\"M1_AHBSLOT9ENABLE:false\"  \\",
        "\"M1_AHBSLOT10ENABLE:false\"  \\",
        "\"M1_AHBSLOT11ENABLE:false\"  \\",
        "\"M1_AHBSLOT12ENABLE:false\"  \\",
        "\"M1_AHBSLOT13ENABLE:false\"  \\",
        "\"M1_AHBSLOT14ENABLE:false\"  \\",
        "\"M1_AHBSLOT15ENABLE:false\"  \\",
        "\"M1_AHBSLOT16ENABLE:false\"  \\",
        "\"M2_AHBSLOT0ENABLE:false\"  \\",
        "\"M2_AHBSLOT1ENABLE:false\"  \\",
        "\"M2_AHBSLOT2ENABLE:false\"  \\",
        "\"M2_AHBSLOT3ENABLE:false\"  \\",
        "\"M2_AHBSLOT4ENABLE:false\"  \\",
        "\"M2_AHBSLOT5ENABLE:false\"  \\",
        "\"M2_AHBSLOT6ENABLE:false\"  \\",
        "\"M2_AHBSLOT7ENABLE:false\"  \\",
        "\"M2_AHBSLOT8ENABLE:false\"  \\",
        "\"M2_AHBSLOT9ENABLE:false\"  \\",
        "\"M2_AHBSLOT10ENABLE:false\"  \\",
        "\"M2_AHBSLOT11ENABLE:false\"  \\",
        "\"M2_AHBSLOT12ENABLE:false\"  \\",
        "\"M2_AHBSLOT13ENABLE:false\"  \\",
        "\"M2_AHBSLOT14ENABLE:false\"  \\",
        "\"M2_AHBSLOT15ENABLE:false\"  \\",
        "\"M2_AHBSLOT16ENABLE:false\"  \\",
        "\"M3_AHBSLOT0ENABLE:false\"  \\",
        "\"M3_AHBSLOT1ENABLE:false\"  \\",
        "\"M3_AHBSLOT2ENABLE:false\"  \\",
        "\"M3_AHBSLOT3ENABLE:false\"  \\",
        "\"M3_AHBSLOT4ENABLE:false\"  \\",
        "\"M3_AHBSLOT5ENABLE:false\"  \\",
        "\"M3_AHBSLOT6ENABLE:false\"  \\",
        "\"M3_AHBSLOT7ENABLE:false\"  \\",
        "\"M3_AHBSLOT8ENABLE:false\"  \\",
        "\"M3_AHBSLOT9ENABLE:false\"  \\",
        "\"M3_AHBSLOT10ENABLE:false\"  \\",
        "\"M3_AHBSLOT11ENABLE:false\"  \\",
        "\"M3_AHBSLOT12ENABLE:false\"  \\",
        "\"M3_AHBSLOT13ENABLE:false\"  \\",
        "\"M3_AHBSLOT14ENABLE:false\"  \\",
        "\"M3_AHBSLOT15ENABLE:false\"  \\",
        "\"M3_AHBSLOT16ENABLE:false\"  \\",
        "\"MASTER0_INTERFACE:1\"  \\",
        "\"MASTER1_INTERFACE:1\"  \\",
        "\"MASTER2_INTERFACE:1\"  \\",
        "\"MASTER3_INTERFACE:1\"  \\",
        "\"MEMSPACE:1\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"SLAVE0_INTERFACE:1\"  \\",
        "\"SLAVE1_INTERFACE:1\"  \\",
        "\"SLAVE2_INTERFACE:1\"  \\",
        "\"SLAVE3_INTERFACE:1\"  \\",
        "\"SLAVE4_INTERFACE:1\"  \\",
        "\"SLAVE5_INTERFACE:1\"  \\",
        "\"SLAVE6_INTERFACE:1\"  \\",
        "\"SLAVE7_INTERFACE:1\"  \\",
        "\"SLAVE8_INTERFACE:1\"  \\",
        "\"SLAVE9_INTERFACE:1\"  \\",
        "\"SLAVE10_INTERFACE:1\"  \\",
        "\"SLAVE11_INTERFACE:1\"  \\",
        "\"SLAVE12_INTERFACE:1\"  \\",
        "\"SLAVE13_INTERFACE:1\"  \\",
        "\"SLAVE14_INTERFACE:1\"  \\",
        "\"SLAVE15_INTERFACE:1\"  \\",
        "\"SLAVE16_INTERFACE:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREAHBTOAPB3_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREAHBTOAPB3:3.2.101",
      "component": "COREAHBTOAPB3_C0",
      "params": []
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CoreAPB3_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreAPB3:4.2.100",
      "component": "CoreAPB3_C0",
      "params": [
        "\\",
        "\"APB_DWIDTH:32\"  \\",
        "\"APBSLOT0ENABLE:false\"  \\",
        "\"APBSLOT1ENABLE:true\"  \\",
        "\"APBSLOT2ENABLE:true\"  \\",
        "\"APBSLOT3ENABLE:true\"  \\",
        "\"APBSLOT4ENABLE:true\"  \\",
        "\"APBSLOT5ENABLE:true\"  \\",
        "\"APBSLOT6ENABLE:true\"  \\",
        "\"APBSLOT7ENABLE:true\"  \\",
        "\"APBSLOT8ENABLE:true\"  \\",
        "\"APBSLOT9ENABLE:true\"  \\",
        "\"APBSLOT10ENABLE:false\"  \\",
        "\"APBSLOT11ENABLE:false\"  \\",
        "\"APBSLOT12ENABLE:false\"  \\",
        "\"APBSLOT13ENABLE:false\"  \\",
        "\"APBSLOT14ENABLE:false\"  \\",
        "\"APBSLOT15ENABLE:false\"  \\",
        "\"IADDR_OPTION:0\"  \\",
        "\"MADDR_BITS:16\"  \\",
        "\"SC_0:false\"  \\",
        "\"SC_1:false\"  \\",
        "\"SC_2:false\"  \\",
        "\"SC_3:false\"  \\",
        "\"SC_4:false\"  \\",
        "\"SC_5:false\"  \\",
        "\"SC_6:false\"  \\",
        "\"SC_7:false\"  \\",
        "\"SC_8:false\"  \\",
        "\"SC_9:false\"  \\",
        "\"SC_10:false\"  \\",
        "\"SC_11:false\"  \\",
        "\"SC_12:false\"  \\",
        "\"SC_13:false\"  \\",
        "\"SC_14:false\"  \\",
        "\"SC_15:false\"  \\",
        "\"UPR_NIBBLE_POSN:6\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREDDR_LITEAXI_C0.tcl",
      "core_vlnv": "Microsemi:DirectCore:COREDDR_LITEAXI:2.0.101",
      "component": "COREDDR_LITEAXI_C0",
      "params": [
        "\\",
        "\"AXI_ADDR_WIDTH:32\"  \\",
        "\"AXI_DATA_WIDTH:512\"  \\",
        "\"AXI_ID_WIDTH:4\"  \\",
        "\"LOCAL_BUS_ASIZE:36\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CoreGPIO_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CoreGPIO:3.2.102",
      "component": "CoreGPIO_C0",
      "params": [
        "\\",
        "\"APB_WIDTH:32\"  \\",
        "\"FIXED_CONFIG_0:true\"  \\",
        "\"FIXED_CONFIG_1:true\"  \\",
        "\"FIXED_CONFIG_2:true\"  \\",
        "\"FIXED_CONFIG_3:true\"  \\",
        "\"FIXED_CONFIG_4:true\"  \\",
        "\"FIXED_CONFIG_5:true\"  \\",
        "\"FIXED_CONFIG_6:true\"  \\",
        "\"FIXED_CONFIG_7:true\"  \\",
        "\"FIXED_CONFIG_8:true\"  \\",
        "\"FIXED_CONFIG_9:true\"  \\",
        "\"FIXED_CONFIG_10:true\"  \\",
        "\"FIXED_CONFIG_11:true\"  \\",
        "\"FIXED_CONFIG_12:true\"  \\",
        "\"FIXED_CONFIG_13:true\"  \\",
        "\"FIXED_CONFIG_14:true\"  \\",
        "\"FIXED_CONFIG_15:true\"  \\",
        "\"FIXED_CONFIG_16:true\"  \\",
        "\"FIXED_CONFIG_17:true\"  \\",
        "\"FIXED_CONFIG_18:true\"  \\",
        "\"FIXED_CONFIG_19:true\"  \\",
        "\"FIXED_CONFIG_20:true\"  \\",
        "\"FIXED_CONFIG_21:true\"  \\",
        "\"FIXED_CONFIG_22:true\"  \\",
        "\"FIXED_CONFIG_23:true\"  \\",
        "\"FIXED_CONFIG_24:true\"  \\",
        "\"FIXED_CONFIG_25:true\"  \\",
        "\"FIXED_CONFIG_26:true\"  \\",
        "\"FIXED_CONFIG_27:true\"  \\",
        "\"FIXED_CONFIG_28:true\"  \\",
        "\"FIXED_CONFIG_29:true\"  \\",
        "\"FIXED_CONFIG_30:true\"  \\",
        "\"FIXED_CONFIG_31:true\"  \\",
        "\"INT_BUS:0\"  \\",
        "\"IO_INT_TYPE_0:7\"  \\",
        "\"IO_INT_TYPE_1:7\"  \\",
        "\"IO_INT_TYPE_2:7\"  \\",
        "\"IO_INT_TYPE_3:7\"  \\",
        "\"IO_INT_TYPE_4:7\"  \\",
        "\"IO_INT_TYPE_5:7\"  \\",
        "\"IO_INT_TYPE_6:7\"  \\",
        "\"IO_INT_TYPE_7:7\"  \\",
        "\"IO_INT_TYPE_8:7\"  \\",
        "\"IO_INT_TYPE_9:7\"  \\",
        "\"IO_INT_TYPE_10:7\"  \\",
        "\"IO_INT_TYPE_11:7\"  \\",
        "\"IO_INT_TYPE_12:7\"  \\",
        "\"IO_INT_TYPE_13:7\"  \\",
        "\"IO_INT_TYPE_14:7\"  \\",
        "\"IO_INT_TYPE_15:7\"  \\",
        "\"IO_INT_TYPE_16:7\"  \\",
        "\"IO_INT_TYPE_17:7\"  \\",
        "\"IO_INT_TYPE_18:7\"  \\",
        "\"IO_INT_TYPE_19:7\"  \\",
        "\"IO_INT_TYPE_20:7\"  \\",
        "\"IO_INT_TYPE_21:7\"  \\",
        "\"IO_INT_TYPE_22:7\"  \\",
        "\"IO_INT_TYPE_23:7\"  \\",
        "\"IO_INT_TYPE_24:7\"  \\",
        "\"IO_INT_TYPE_25:7\"  \\",
        "\"IO_INT_TYPE_26:7\"  \\",
        "\"IO_INT_TYPE_27:7\"  \\",
        "\"IO_INT_TYPE_28:7\"  \\",
        "\"IO_INT_TYPE_29:7\"  \\",
        "\"IO_INT_TYPE_30:7\"  \\",
        "\"IO_INT_TYPE_31:7\"  \\",
        "\"IO_NUM:32\"  \\",
        "\"IO_TYPE_0:1\"  \\",
        "\"IO_TYPE_1:1\"  \\",
        "\"IO_TYPE_2:1\"  \\",
        "\"IO_TYPE_3:1\"  \\",
        "\"IO_TYPE_4:1\"  \\",
        "\"IO_TYPE_5:1\"  \\",
        "\"IO_TYPE_6:1\"  \\",
        "\"IO_TYPE_7:1\"  \\",
        "\"IO_TYPE_8:1\"  \\",
        "\"IO_TYPE_9:1\"  \\",
        "\"IO_TYPE_10:1\"  \\",
        "\"IO_TYPE_11:1\"  \\",
        "\"IO_TYPE_12:1\"  \\",
        "\"IO_TYPE_13:1\"  \\",
        "\"IO_TYPE_14:1\"  \\",
        "\"IO_TYPE_15:1\"  \\",
        "\"IO_TYPE_16:1\"  \\",
        "\"IO_TYPE_17:1\"  \\",
        "\"IO_TYPE_18:1\"  \\",
        "\"IO_TYPE_19:1\"  \\",
        "\"IO_TYPE_20:1\"  \\",
        "\"IO_TYPE_21:1\"  \\",
        "\"IO_TYPE_22:1\"  \\",
        "\"IO_TYPE_23:1\"  \\",
        "\"IO_TYPE_24:1\"  \\",
        "\"IO_TYPE_25:1\"  \\",
        "\"IO_TYPE_26:1\"  \\",
        "\"IO_TYPE_27:1\"  \\",
        "\"IO_TYPE_28:1\"  \\",
        "\"IO_TYPE_29:1\"  \\",
        "\"IO_TYPE_30:1\"  \\",
        "\"IO_TYPE_31:1\"  \\",
        "\"IO_VAL_0:0\"  \\",
        "\"IO_VAL_1:0\"  \\",
        "\"IO_VAL_2:0\"  \\",
        "\"IO_VAL_3:0\"  \\",
        "\"IO_VAL_4:0\"  \\",
        "\"IO_VAL_5:0\"  \\",
        "\"IO_VAL_6:0\"  \\",
        "\"IO_VAL_7:0\"  \\",
        "\"IO_VAL_8:0\"  \\",
        "\"IO_VAL_9:0\"  \\",
        "\"IO_VAL_10:0\"  \\",
        "\"IO_VAL_11:0\"  \\",
        "\"IO_VAL_12:0\"  \\",
        "\"IO_VAL_13:0\"  \\",
        "\"IO_VAL_14:0\"  \\",
        "\"IO_VAL_15:0\"  \\",
        "\"IO_VAL_16:0\"  \\",
        "\"IO_VAL_17:0\"  \\",
        "\"IO_VAL_18:0\"  \\",
        "\"IO_VAL_19:0\"  \\",
        "\"IO_VAL_20:0\"  \\",
        "\"IO_VAL_21:0\"  \\",
        "\"IO_VAL_22:0\"  \\",
        "\"IO_VAL_23:0\"  \\",
        "\"IO_VAL_24:0\"  \\",
        "\"IO_VAL_25:0\"  \\",
        "\"IO_VAL_26:0\"  \\",
        "\"IO_VAL_27:0\"  \\",
        "\"IO_VAL_28:0\"  \\",
        "\"IO_VAL_29:0\"  \\",
        "\"IO_VAL_30:0\"  \\",
        "\"IO_VAL_31:0\"  \\",
        "\"OE_TYPE:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREI2C_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREI2C:7.2.101",
      "component": "COREI2C_C0",
      "params": [
        "\\",
        "\"ADD_SLAVE1_ADDRESS_EN:false\"  \\",
        "\"BAUD_RATE_FIXED:false\"  \\",
        "\"BAUD_RATE_VALUE:0\"  \\",
        "\"BCLK_ENABLED:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_VALUE:0x0\"  \\",
        "\"FIXED_SLAVE1_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE1_ADDR_VALUE:0x0\"  \\",
        "\"FREQUENCY:30\"  \\",
        "\"GLITCHREG_NUM:5\"  \\",
        "\"I2C_NUM:1\"  \\",
        "\"IPMI_EN:false\"  \\",
        "\"OPERATING_MODE:0\"  \\",
        "\"SMB_EN:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREI2C_C1.tcl",
      "core_vlnv": "Actel:DirectCore:COREI2C:7.2.101",
      "component": "COREI2C_C1",
      "params": [
        "\\",
        "\"ADD_SLAVE1_ADDRESS_EN:false\"  \\",
        "\"BAUD_RATE_FIXED:false\"  \\",
        "\"BAUD_RATE_VALUE:0\"  \\",
        "\"BCLK_ENABLED:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_VALUE:0x0\"  \\",
        "\"FIXED_SLAVE1_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE1_ADDR_VALUE:0x0\"  \\",
        "\"FREQUENCY:30\"  \\",
        "\"GLITCHREG_NUM:5\"  \\",
        "\"I2C_NUM:1\"  \\",
        "\"IPMI_EN:false\"  \\",
        "\"OPERATING_MODE:0\"  \\",
        "\"SMB_EN:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREI2C_C2.tcl",
      "core_vlnv": "Actel:DirectCore:COREI2C:7.2.101",
      "component": "COREI2C_C2",
      "params": [
        "\\",
        "\"ADD_SLAVE1_ADDRESS_EN:false\"  \\",
        "\"BAUD_RATE_FIXED:false\"  \\",
        "\"BAUD_RATE_VALUE:0\"  \\",
        "\"BCLK_ENABLED:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE0_ADDR_VALUE:0x0\"  \\",
        "\"FIXED_SLAVE1_ADDR_EN:false\"  \\",
        "\"FIXED_SLAVE1_ADDR_VALUE:0x0\"  \\",
        "\"FREQUENCY:30\"  \\",
        "\"GLITCHREG_NUM:5\"  \\",
        "\"I2C_NUM:1\"  \\",
        "\"IPMI_EN:false\"  \\",
        "\"OPERATING_MODE:0\"  \\",
        "\"SMB_EN:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREJTAGDEBUG_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREJTAGDEBUG:4.0.100",
      "component": "COREJTAGDEBUG_C0",
      "params": [
        "\\",
        "\"IR_CODE_TGT_0:0x55\"  \\",
        "\"IR_CODE_TGT_1:0x56\"  \\",
        "\"IR_CODE_TGT_2:0x57\"  \\",
        "\"IR_CODE_TGT_3:0x58\"  \\",
        "\"IR_CODE_TGT_4:0x59\"  \\",
        "\"IR_CODE_TGT_5:0x5a\"  \\",
        "\"IR_CODE_TGT_6:0x5b\"  \\",
        "\"IR_CODE_TGT_7:0x5c\"  \\",
        "\"IR_CODE_TGT_8:0x5d\"  \\",
        "\"IR_CODE_TGT_9:0x5e\"  \\",
        "\"IR_CODE_TGT_10:0x5f\"  \\",
        "\"IR_CODE_TGT_11:0x60\"  \\",
        "\"IR_CODE_TGT_12:0x61\"  \\",
        "\"IR_CODE_TGT_13:0x62\"  \\",
        "\"IR_CODE_TGT_14:0x63\"  \\",
        "\"IR_CODE_TGT_15:0x64\"  \\",
        "\"NUM_DEBUG_TGTS:1\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_0:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_1:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_2:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_3:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_4:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_5:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_6:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_7:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_8:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_9:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_10:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_11:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_12:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_13:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_14:true\"  \\",
        "\"TGT_ACTIVE_HIGH_RESET_15:true\"  \\",
        "\"UJTAG_BYPASS:false\"  \\",
        "\"UJTAG_SEC_EN:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CORERESET_PF_C0.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "CORERESET_PF_C0",
      "params": []
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CORERESET_PF_C1.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "CORERESET_PF_C1",
      "params": []
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CORERESET_PF_C2.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "CORERESET_PF_C2",
      "params": []
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/CORERESET_PF_C3.tcl",
      "core_vlnv": "Actel:DirectCore:CORERESET_PF:2.3.100",
      "component": "CORERESET_PF_C3",
      "params": []
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREUART_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREUART:5.7.100",
      "component": "COREUART_C0",
      "params": [
        "\\",
        "\"BAUD_VAL_FRCTN_EN:true\"  \\",
        "\"RX_FIFO:0\"  \\",
        "\"RX_LEGACY_MODE:0\"  \\",
        "\"TX_FIFO:0\"  \\",
        "\"USE_SOFT_FIFO:0\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREUHD_SDIRX_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREUHD_SDIRX:2.1.100",
      "component": "COREUHD_SDIRX_C0",
      "params": [
        "\\",
        "\"RX_SDI_DW:80\"  \\",
        "\"RX_SDI_STD:5\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/COREUHD_SDITX_C0.tcl",
      "core_vlnv": "Actel:DirectCore:COREUHD_SDITX:2.1.100",
      "component": "COREUHD_SDITX_C0",
      "params": [
        "\\",
        "\"TX_SDI_DW:80\"  \\",
        "\"TX_SDI_STD:5\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/DDR_AXI4_ARBITER_PF_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:DDR_AXI4_ARBITER_PF:2.1.0",
      "component": "DDR_AXI4_ARBITER_PF_C0",
      "params": [
        "\\",
        "\"AXI4_SELECTION:2\"  \\",
        "\"AXI_ADDR_WIDTH:32\"  \\",
        "\"AXI_DATA_WIDTH:512\"  \\",
        "\"AXI_ID_WIDTH:4\"  \\",
        "\"FORMAT:0\"  \\",
        "\"NO_OF_READ_CHANNELS:4\"  \\",
        "\"NO_OF_WRITE_CHANNELS:4\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Display_Controller_C2.tcl",
      "core_vlnv": "Microchip:SolutionCore:Display_Controller:4.8.0",
      "component": "Display_Controller_C2",
      "params": [
        "\\",
        "\"g_DYNAMIC_FORMAT_CFG:0\"  \\",
        "\"g_ENABLE_EXT_SYNC:1\"  \\",
        "\"g_FORMAT:0\"  \\",
        "\"g_PIXELS_DATA_WIDTH:96\"  \\",
        "\"g_PIXELS_PER_CLK:4\"  \\",
        "\"g_VIDEO_FORMAT:2\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Display_Controller_C3.tcl",
      "core_vlnv": "Microchip:SolutionCore:Display_Controller:4.8.0",
      "component": "Display_Controller_C3",
      "params": [
        "\\",
        "\"g_DYNAMIC_FORMAT_CFG:0\"  \\",
        "\"g_ENABLE_EXT_SYNC:1\"  \\",
        "\"g_FORMAT:0\"  \\",
        "\"g_PIXELS_DATA_WIDTH:24\"  \\",
        "\"g_PIXELS_PER_CLK:1\"  \\",
        "\"g_VIDEO_FORMAT:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Gamma_Correction_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Gamma_Correction:4.3.0",
      "component": "Gamma_Correction_C0",
      "params": [
        "\\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Gamma_Correction_C1.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Gamma_Correction:4.3.0",
      "component": "Gamma_Correction_C1",
      "params": [
        "\\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Gamma_Correction_C2.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Gamma_Correction:4.3.0",
      "component": "Gamma_Correction_C2",
      "params": [
        "\\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Gamma_Correction_C3.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Gamma_Correction:4.3.0",
      "component": "Gamma_Correction_C3",
      "params": [
        "\\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Gamma_Correction_C4.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Gamma_Correction:4.3.0",
      "component": "Gamma_Correction_C4",
      "params": [
        "\\",
        "\"G_DATA_WIDTH:8\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/HDMI_TX_C1.tcl",
      "core_vlnv": "Microchip:SolutionCore:HDMI_TX:5.1.0",
      "component": "HDMI_TX_C1",
      "params": [
        "\\",
        "\"g_AUX_CHANNEL_ENABLE:0\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"g_PIXELS_PER_CLK:4\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/Image_Enhancement_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:Image_Enhancement:4.4.0",
      "component": "Image_Enhancement_C0",
      "params": [
        "\\",
        "\"G_CONFIG:0\"  \\",
        "\"G_FORMAT:0\"  \\",
        "\"G_PIXEL_WIDTH:8\"  \\",
        "\"G_PIXELS:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/mipicsi2rxdecoderPF_C1.tcl",
      "core_vlnv": "Microchip:SolutionCore:mipicsi2rxdecoderPF:4.7.0",
      "component": "mipicsi2rxdecoderPF_C1",
      "params": [
        "\\",
        "\"g_DATAWIDTH:10\"  \\",
        "\"g_FIFO_SIZE:12\"  \\",
        "\"g_FORMAT:0\"  \\",
        "\"g_INPUT_DATA_INVERT:0\"  \\",
        "\"g_LANE_WIDTH:4\"  \\",
        "\"g_NO_OF_VC:1\"  \\",
        "\"g_NUM_OF_PIXELS:4\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/MIPI_TRAINING_LITE_C0.tcl",
      "core_vlnv": "Microchip:SolutionCore:MIPI_TRAINING_LITE:1.0.0",
      "component": "MIPI_TRAINING_LITE_C0",
      "params": [
        "\\",
        "\"AUTO_RE_TRAINING:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/MIPI_TRAINING_LITE_C1.tcl",
      "core_vlnv": "Microchip:SolutionCore:MIPI_TRAINING_LITE:1.0.0",
      "component": "MIPI_TRAINING_LITE_C1",
      "params": [
        "\\",
        "\"AUTO_RE_TRAINING:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/MIPI_TRAINING_LITE_C2.tcl",
      "core_vlnv": "Microchip:SolutionCore:MIPI_TRAINING_LITE:1.0.0",
      "component": "MIPI_TRAINING_LITE_C2",
      "params": [
        "\\",
        "\"AUTO_RE_TRAINING:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/MIPI_TRAINING_LITE_C3.tcl",
      "core_vlnv": "Microchip:SolutionCore:MIPI_TRAINING_LITE:1.0.0",
      "component": "MIPI_TRAINING_LITE_C3",
      "params": [
        "\\",
        "\"AUTO_RE_TRAINING:1\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/MIV_RV32IMA_L1_AHB_C0.tcl",
      "core_vlnv": "Microsemi:MiV:MIV_RV32IMA_L1_AHB:2.3.100",
      "component": "MIV_RV32IMA_L1_AHB_C0",
      "params": [
        "\\",
        "\"ECC_EN:false\"  \\",
        "\"EXT_HALT:false\"  \\",
        "\"RESET_VECTOR_ADDR_0:0x0\"  \\",
        "\"RESET_VECTOR_ADDR_1:0x8000\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_CCC_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C0",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:1\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:8\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:40\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:24\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:true\"  \\",
        "\"GL1_0_OUT_FREQ:50\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:2\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:false\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:27\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_POSTDIVIDERADDSOFTLOGIC_0:true\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:9\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_CCC_C1.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C1",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:1\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:12\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:148.5\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:1\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:100\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:2\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:false\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:200\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:1\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_CCC_C2.tcl",
      "core_vlnv": "Actel:SgCore:PF_CCC:2.2.220",
      "component": "PF_CCC_C2",
      "params": [
        "\\",
        "\"DLL_CLK_0_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_0_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_0_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_1_BANKCLK_EN:false\"  \\",
        "\"DLL_CLK_1_DEDICATED_EN:false\"  \\",
        "\"DLL_CLK_1_FABCLK_EN:false\"  \\",
        "\"DLL_CLK_P_EN:false\"  \\",
        "\"DLL_CLK_P_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_REF_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_REF_OPTIONS_EN:false\"  \\",
        "\"DLL_CLK_S_EN:false\"  \\",
        "\"DLL_CLK_S_OPTION:DIVIDE_BY_1\"  \\",
        "\"DLL_CLK_S_OPTIONS_EN:false\"  \\",
        "\"DLL_DELAY4:0\"  \\",
        "\"DLL_DYNAMIC_CODE_EN:false\"  \\",
        "\"DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"DLL_EXPORT_PWRDWN:false\"  \\",
        "\"DLL_FB_CLK:Primary\"  \\",
        "\"DLL_FB_EN:false\"  \\",
        "\"DLL_FINE_PHASE_CODE:0\"  \\",
        "\"DLL_IN:1\"  \\",
        "\"DLL_JITTER:0\"  \\",
        "\"DLL_MODE:PHASE_REF_MODE\"  \\",
        "\"DLL_ONLY_EN:false\"  \\",
        "\"DLL_OUT_0:1\"  \\",
        "\"DLL_OUT_1:1\"  \\",
        "\"DLL_PRIM_PHASE:90\"  \\",
        "\"DLL_PRIM_PHASE_CODE:0\"  \\",
        "\"DLL_SEC_PHASE:90\"  \\",
        "\"DLL_SEC_PHASE_CODE:0\"  \\",
        "\"DLL_SELECTED_IN:Output2\"  \\",
        "\"FF_REQUIRES_LOCK_EN_0:0\"  \\",
        "\"GL0_0_BANKCLK_USED:false\"  \\",
        "\"GL0_0_BYPASS:0\"  \\",
        "\"GL0_0_BYPASS_EN:false\"  \\",
        "\"GL0_0_DEDICATED_USED:false\"  \\",
        "\"GL0_0_DIV:12\"  \\",
        "\"GL0_0_DIVSTART:0\"  \\",
        "\"GL0_0_DYNAMIC_PH:false\"  \\",
        "\"GL0_0_EXPOSE_EN:false\"  \\",
        "\"GL0_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL0_0_FABCLK_USED:true\"  \\",
        "\"GL0_0_FREQ_SEL:false\"  \\",
        "\"GL0_0_IS_USED:true\"  \\",
        "\"GL0_0_OUT_FREQ:120\"  \\",
        "\"GL0_0_PHASE_INDEX:0\"  \\",
        "\"GL0_0_PHASE_SEL:false\"  \\",
        "\"GL0_0_PLL_PHASE:0\"  \\",
        "\"GL0_1_BANKCLK_USED:false\"  \\",
        "\"GL0_1_BYPASS:0\"  \\",
        "\"GL0_1_BYPASS_EN:false\"  \\",
        "\"GL0_1_DEDICATED_USED:false\"  \\",
        "\"GL0_1_DIV:1\"  \\",
        "\"GL0_1_DIVSTART:0\"  \\",
        "\"GL0_1_DYNAMIC_PH:false\"  \\",
        "\"GL0_1_EXPOSE_EN:false\"  \\",
        "\"GL0_1_FABCLK_USED:false\"  \\",
        "\"GL0_1_FREQ_SEL:false\"  \\",
        "\"GL0_1_IS_USED:true\"  \\",
        "\"GL0_1_OUT_FREQ:100\"  \\",
        "\"GL0_1_PHASE_INDEX:0\"  \\",
        "\"GL0_1_PHASE_SEL:false\"  \\",
        "\"GL0_1_PLL_PHASE:0\"  \\",
        "\"GL1_0_BANKCLK_USED:false\"  \\",
        "\"GL1_0_BYPASS:0\"  \\",
        "\"GL1_0_BYPASS_EN:false\"  \\",
        "\"GL1_0_DEDICATED_USED:false\"  \\",
        "\"GL1_0_DIV:1\"  \\",
        "\"GL1_0_DIVSTART:0\"  \\",
        "\"GL1_0_DYNAMIC_PH:false\"  \\",
        "\"GL1_0_EXPOSE_EN:false\"  \\",
        "\"GL1_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL1_0_FABCLK_USED:true\"  \\",
        "\"GL1_0_FREQ_SEL:false\"  \\",
        "\"GL1_0_IS_USED:false\"  \\",
        "\"GL1_0_OUT_FREQ:100\"  \\",
        "\"GL1_0_PHASE_INDEX:0\"  \\",
        "\"GL1_0_PHASE_SEL:false\"  \\",
        "\"GL1_0_PLL_PHASE:0\"  \\",
        "\"GL1_1_BANKCLK_USED:false\"  \\",
        "\"GL1_1_BYPASS:0\"  \\",
        "\"GL1_1_BYPASS_EN:false\"  \\",
        "\"GL1_1_DEDICATED_USED:false\"  \\",
        "\"GL1_1_DIV:1\"  \\",
        "\"GL1_1_DIVSTART:0\"  \\",
        "\"GL1_1_DYNAMIC_PH:false\"  \\",
        "\"GL1_1_EXPOSE_EN:false\"  \\",
        "\"GL1_1_FABCLK_USED:false\"  \\",
        "\"GL1_1_FREQ_SEL:false\"  \\",
        "\"GL1_1_IS_USED:false\"  \\",
        "\"GL1_1_OUT_FREQ:0\"  \\",
        "\"GL1_1_PHASE_INDEX:0\"  \\",
        "\"GL1_1_PHASE_SEL:false\"  \\",
        "\"GL1_1_PLL_PHASE:0\"  \\",
        "\"GL2_0_BANKCLK_USED:false\"  \\",
        "\"GL2_0_BYPASS:0\"  \\",
        "\"GL2_0_BYPASS_EN:false\"  \\",
        "\"GL2_0_DEDICATED_USED:false\"  \\",
        "\"GL2_0_DIV:1\"  \\",
        "\"GL2_0_DIVSTART:0\"  \\",
        "\"GL2_0_DYNAMIC_PH:false\"  \\",
        "\"GL2_0_EXPOSE_EN:false\"  \\",
        "\"GL2_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL2_0_FABCLK_USED:true\"  \\",
        "\"GL2_0_FREQ_SEL:false\"  \\",
        "\"GL2_0_IS_USED:false\"  \\",
        "\"GL2_0_OUT_FREQ:100\"  \\",
        "\"GL2_0_PHASE_INDEX:0\"  \\",
        "\"GL2_0_PHASE_SEL:false\"  \\",
        "\"GL2_0_PLL_PHASE:0\"  \\",
        "\"GL2_1_BANKCLK_USED:false\"  \\",
        "\"GL2_1_BYPASS:0\"  \\",
        "\"GL2_1_BYPASS_EN:false\"  \\",
        "\"GL2_1_DEDICATED_USED:false\"  \\",
        "\"GL2_1_DIV:1\"  \\",
        "\"GL2_1_DIVSTART:0\"  \\",
        "\"GL2_1_DYNAMIC_PH:false\"  \\",
        "\"GL2_1_EXPOSE_EN:false\"  \\",
        "\"GL2_1_FABCLK_USED:false\"  \\",
        "\"GL2_1_FREQ_SEL:false\"  \\",
        "\"GL2_1_IS_USED:false\"  \\",
        "\"GL2_1_OUT_FREQ:0\"  \\",
        "\"GL2_1_PHASE_INDEX:0\"  \\",
        "\"GL2_1_PHASE_SEL:false\"  \\",
        "\"GL2_1_PLL_PHASE:0\"  \\",
        "\"GL3_0_BANKCLK_USED:false\"  \\",
        "\"GL3_0_BYPASS:0\"  \\",
        "\"GL3_0_BYPASS_EN:false\"  \\",
        "\"GL3_0_DEDICATED_USED:false\"  \\",
        "\"GL3_0_DIV:1\"  \\",
        "\"GL3_0_DIVSTART:0\"  \\",
        "\"GL3_0_DYNAMIC_PH:false\"  \\",
        "\"GL3_0_EXPOSE_EN:false\"  \\",
        "\"GL3_0_FABCLK_GATED_USED:false\"  \\",
        "\"GL3_0_FABCLK_USED:true\"  \\",
        "\"GL3_0_FREQ_SEL:false\"  \\",
        "\"GL3_0_IS_USED:false\"  \\",
        "\"GL3_0_OUT_FREQ:100\"  \\",
        "\"GL3_0_PHASE_INDEX:0\"  \\",
        "\"GL3_0_PHASE_SEL:false\"  \\",
        "\"GL3_0_PLL_PHASE:0\"  \\",
        "\"GL3_1_BANKCLK_USED:false\"  \\",
        "\"GL3_1_BYPASS:0\"  \\",
        "\"GL3_1_BYPASS_EN:false\"  \\",
        "\"GL3_1_DEDICATED_USED:false\"  \\",
        "\"GL3_1_DIV:1\"  \\",
        "\"GL3_1_DIVSTART:0\"  \\",
        "\"GL3_1_DYNAMIC_PH:false\"  \\",
        "\"GL3_1_EXPOSE_EN:false\"  \\",
        "\"GL3_1_FABCLK_USED:false\"  \\",
        "\"GL3_1_FREQ_SEL:false\"  \\",
        "\"GL3_1_IS_USED:false\"  \\",
        "\"GL3_1_OUT_FREQ:0\"  \\",
        "\"GL3_1_PHASE_INDEX:0\"  \\",
        "\"GL3_1_PHASE_SEL:false\"  \\",
        "\"GL3_1_PLL_PHASE:0\"  \\",
        "\"PLL_ALLOW_CCC_EXT_FB:false\"  \\",
        "\"PLL_BANDWIDTH_0:2\"  \\",
        "\"PLL_BANDWIDTH_1:1\"  \\",
        "\"PLL_BYPASS_GO_B_0:false\"  \\",
        "\"PLL_BYPASS_GO_B_1:false\"  \\",
        "\"PLL_BYPASS_POST_0:0\"  \\",
        "\"PLL_BYPASS_POST_0_0:false\"  \\",
        "\"PLL_BYPASS_POST_0_1:false\"  \\",
        "\"PLL_BYPASS_POST_0_2:false\"  \\",
        "\"PLL_BYPASS_POST_0_3:false\"  \\",
        "\"PLL_BYPASS_POST_1:0\"  \\",
        "\"PLL_BYPASS_POST_1_0:false\"  \\",
        "\"PLL_BYPASS_POST_1_1:false\"  \\",
        "\"PLL_BYPASS_POST_1_2:false\"  \\",
        "\"PLL_BYPASS_POST_1_3:false\"  \\",
        "\"PLL_BYPASS_PRE_0:0\"  \\",
        "\"PLL_BYPASS_PRE_0_0:false\"  \\",
        "\"PLL_BYPASS_PRE_0_1:false\"  \\",
        "\"PLL_BYPASS_PRE_0_2:false\"  \\",
        "\"PLL_BYPASS_PRE_0_3:false\"  \\",
        "\"PLL_BYPASS_PRE_1:0\"  \\",
        "\"PLL_BYPASS_PRE_1_0:false\"  \\",
        "\"PLL_BYPASS_PRE_1_1:false\"  \\",
        "\"PLL_BYPASS_PRE_1_2:false\"  \\",
        "\"PLL_BYPASS_PRE_1_3:false\"  \\",
        "\"PLL_BYPASS_SEL_0:0\"  \\",
        "\"PLL_BYPASS_SEL_0_0:false\"  \\",
        "\"PLL_BYPASS_SEL_0_1:false\"  \\",
        "\"PLL_BYPASS_SEL_0_2:false\"  \\",
        "\"PLL_BYPASS_SEL_0_3:false\"  \\",
        "\"PLL_BYPASS_SEL_1:0\"  \\",
        "\"PLL_BYPASS_SEL_1_0:false\"  \\",
        "\"PLL_BYPASS_SEL_1_1:false\"  \\",
        "\"PLL_BYPASS_SEL_1_2:false\"  \\",
        "\"PLL_BYPASS_SEL_1_3:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_0:false\"  \\",
        "\"PLL_DELAY_LINE_REF_FB_1:false\"  \\",
        "\"PLL_DELAY_LINE_USED_0:false\"  \\",
        "\"PLL_DELAY_LINE_USED_1:false\"  \\",
        "\"PLL_DELAY_STEPS_0:1\"  \\",
        "\"PLL_DELAY_STEPS_1:1\"  \\",
        "\"PLL_DLL_CASCADED_EN:false\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_0:true\"  \\",
        "\"PLL_DYNAMIC_CONTROL_EN_1:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false\"  \\",
        "\"PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false\"  \\",
        "\"PLL_EXPORT_PWRDWN:false\"  \\",
        "\"PLL_EXT_MAX_ADDR_0:128\"  \\",
        "\"PLL_EXT_MAX_ADDR_1:128\"  \\",
        "\"PLL_EXT_WAVE_SEL_0:0\"  \\",
        "\"PLL_EXT_WAVE_SEL_1:0\"  \\",
        "\"PLL_FB_CLK_0:GL0_0\"  \\",
        "\"PLL_FB_CLK_1:GL0_1\"  \\",
        "\"PLL_FEEDBACK_MODE_0:Post-VCO\"  \\",
        "\"PLL_FEEDBACK_MODE_1:Post-VCO\"  \\",
        "\"PLL_IN_FREQ_0:150\"  \\",
        "\"PLL_IN_FREQ_1:100\"  \\",
        "\"PLL_INT_MODE_EN_0:false\"  \\",
        "\"PLL_INT_MODE_EN_1:false\"  \\",
        "\"PLL_LOCK_COUNT_0:0\"  \\",
        "\"PLL_LOCK_COUNT_1:0\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_0:false\"  \\",
        "\"PLL_LP_REQUIRES_LOCK_EN_1:false\"  \\",
        "\"PLL_PLL_CASCADED_EN:false\"  \\",
        "\"PLL_PLL_CASCADED_SELECTED_CLK:Output2\"  \\",
        "\"PLL_REF_CLK_SEL_0:false\"  \\",
        "\"PLL_REF_CLK_SEL_1:false\"  \\",
        "\"PLL_REFDIV_0:1\"  \\",
        "\"PLL_REFDIV_1:1\"  \\",
        "\"PLL_SPREAD_MODE_0:false\"  \\",
        "\"PLL_SPREAD_MODE_1:false\"  \\",
        "\"PLL_SSM_DEPTH_0:5\"  \\",
        "\"PLL_SSM_DEPTH_1:5\"  \\",
        "\"PLL_SSM_DIVVAL_0:1\"  \\",
        "\"PLL_SSM_DIVVAL_1:1\"  \\",
        "\"PLL_SSM_FREQ_0:32\"  \\",
        "\"PLL_SSM_FREQ_1:32\"  \\",
        "\"PLL_SSM_RAND_PATTERN_0:2\"  \\",
        "\"PLL_SSM_RAND_PATTERN_1:2\"  \\",
        "\"PLL_SSMD_EN_0:false\"  \\",
        "\"PLL_SSMD_EN_1:false\"  \\",
        "\"PLL_SYNC_CORNER_PLL:false\"  \\",
        "\"PLL_SYNC_EN:false\"  \\",
        "\"PLL_VCO_MODE_0:MIN_JITTER\"  \\",
        "\"PLL_VCO_MODE_1:MIN_JITTER\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_DDR4_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_DDR4:2.5.111",
      "component": "PF_DDR4_C0",
      "params": [
        "\\",
        "\"ADDRESS_MIRROR:false\" \\",
        "\"ADDRESS_ORDERING:CHIP_ROW_BG_BANK_COL\" \\",
        "\"AUTO_SELF_REFRESH:3\" \\",
        "\"AXI_ID_WIDTH:4\" \\",
        "\"AXI_WIDTH:64\" \\",
        "\"BANKSTATMODULES:4\" \\",
        "\"BANK_ADDR_WIDTH:2\" \\",
        "\"BANK_GROUP_ADDR_WIDTH:1\" \\",
        "\"BURST_LENGTH:0\" \\",
        "\"CAS_ADDITIVE_LATENCY:0\" \\",
        "\"CAS_LATENCY:12\" \\",
        "\"CAS_WRITE_LATENCY:11\" \\",
        "\"CA_PARITY_LATENCY_MODE:0\" \\",
        "\"CCC_PLL_CLOCK_MULTIPLIER:16\" \\",
        "\"CK_CA_ADDITIVE_OFFSET:0\" \\",
        "\"CLOCK_DDR:800.0\" \\",
        "\"CLOCK_PLL_REFERENCE:50.000\" \\",
        "\"CLOCK_RATE:4\" \\",
        "\"CLOCK_USER:200.0\" \\",
        "\"COL_ADDR_WIDTH:10\" \\",
        "\"DLL_ENABLE:1\" \\",
        "\"DM_MODE:DM\" \\",
        "\"DQ_DQS_GROUP_SIZE:8\" \\",
        "\"ENABLE_ECC:false\" \\",
        "\"ENABLE_INIT_INTERFACE:false\" \\",
        "\"ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false\" \\",
        "\"ENABLE_PAR_ALERT:false\" \\",
        "\"ENABLE_REINIT:false\" \\",
        "\"ENABLE_SELF_REFRESH:false\" \\",
        "\"ENABLE_TAG_IF:false\" \\",
        "\"ENABLE_USER_ZQCALIB:false\" \\",
        "\"EXPOSE_TRAINING_DEBUG_IF:false\" \\",
        "\"FABRIC_INTERFACE:NATIVE\" \\",
        "\"GRANULARITY_MODE:0\" \\",
        "\"INTERNAL_VREF_MONITER:0\" \\",
        "\"MEMCTRLR_INST_NO:0\" \\",
        "\"MEMORY_FORMAT:COMPONENT\" \\",
        "\"MINIMUM_READ_IDLE:1\" \\",
        "\"ODT_ENABLE_RD_RNK0_ODT0:false\" \\",
        "\"ODT_ENABLE_RD_RNK0_ODT1:false\" \\",
        "\"ODT_ENABLE_RD_RNK1_ODT0:false\" \\",
        "\"ODT_ENABLE_RD_RNK1_ODT1:false\" \\",
        "\"ODT_ENABLE_WR_RNK0_ODT0:true\" \\",
        "\"ODT_ENABLE_WR_RNK0_ODT1:false\" \\",
        "\"ODT_ENABLE_WR_RNK1_ODT0:false\" \\",
        "\"ODT_ENABLE_WR_RNK1_ODT1:true\" \\",
        "\"ODT_RD_OFF_SHIFT:0\" \\",
        "\"ODT_RD_ON_SHIFT:0\" \\",
        "\"ODT_WR_OFF_SHIFT:0\" \\",
        "\"ODT_WR_ON_SHIFT:0\" \\",
        "\"OUTPUT_DRIVE_STRENGTH:RZQ7\" \\",
        "\"PHYONLY:false\" \\",
        "\"PIPELINE:true\" \\",
        "\"POWERDOWN_INPUT_BUFFER:1\" \\",
        "\"QOFF:0\" \\",
        "\"QUEUE_DEPTH:3\" \\",
        "\"RDIMM_LAT:0\" \\",
        "\"READ_BURST_TYPE:SEQUENTIAL\" \\",
        "\"READ_DBI:0\" \\",
        "\"READ_PREAMBLE:1\" \\",
        "\"ROW_ADDR_WIDTH:15\" \\",
        "\"RTT_NOM:RZQ6\" \\",
        "\"RTT_PARK:0\" \\",
        "\"RTT_WR:OFF\" \\",
        "\"SDRAM_NB_RANKS:1\" \\",
        "\"SDRAM_NUM_CLK_OUTS:1\" \\",
        "\"SDRAM_TYPE:DDR4\" \\",
        "\"SELF_REFRESH_ABORT_MODE:0\" \\",
        "\"SHIELD_ENABLED:true\" \\",
        "\"SIMULATION_MODE:FAST\" \\",
        "\"TEMPERATURE_REFRESH_MODE:0\" \\",
        "\"TEMPERATURE_REFRESH_RANGE:NORMAL\" \\",
        "\"TIMING_CCD_L:5\" \\",
        "\"TIMING_CCD_S:4\" \\",
        "\"TIMING_DH:150\" \\",
        "\"TIMING_DQSCK:400\" \\",
        "\"TIMING_DQSQ:200\" \\",
        "\"TIMING_DQSS:0.25\" \\",
        "\"TIMING_DS:75\" \\",
        "\"TIMING_DSH:0.2\" \\",
        "\"TIMING_DSS:0.2\" \\",
        "\"TIMING_FAW:25\" \\",
        "\"TIMING_IH:275\" \\",
        "\"TIMING_INIT:200\" \\",
        "\"TIMING_IS:200\" \\",
        "\"TIMING_MODE:0\" \\",
        "\"TIMING_MRD:4\" \\",
        "\"TIMING_QH:0.38\" \\",
        "\"TIMING_QSH:0.38\" \\",
        "\"TIMING_RAS:34\" \\",
        "\"TIMING_RC:47.92\" \\",
        "\"TIMING_RCD:13.92\" \\",
        "\"TIMING_REFI:7.8\" \\",
        "\"TIMING_RFC:350\" \\",
        "\"TIMING_RP:13.92\" \\",
        "\"TIMING_RRD_L:5\" \\",
        "\"TIMING_RRD_S:4\" \\",
        "\"TIMING_RTP:7.5\" \\",
        "\"TIMING_WR:15.0\" \\",
        "\"TIMING_WTR_L:6\" \\",
        "\"TIMING_WTR_S:2\" \\",
        "\"TURNAROUND_RTR_DIFFRANK:2\" \\",
        "\"TURNAROUND_RTW_DIFFRANK:2\" \\",
        "\"TURNAROUND_WTR_DIFFRANK:1\" \\",
        "\"TURNAROUND_WTW_DIFFRANK:2\" \\",
        "\"USER_POWER_DOWN:false\" \\",
        "\"VREF_CALIB_ENABLE:0\" \\",
        "\"VREF_CALIB_RANGE:0\" \\",
        "\"VREF_CALIB_VALUE:70.40\" \\",
        "\"WIDTH:64\" \\",
        "\"WRITE_LEVELING:ENABLE\" \\",
        "\"WRITE_PREAMBLE:0\" \\",
        "\"ZQ_CALIB_PERIOD:200\" \\",
        "\"ZQ_CALIB_TYPE:0\" \\",
        "\"ZQ_CALIB_TYPE_TEMP:false\" \\",
        "\"ZQ_CAL_INIT_TIME:1024\" \\",
        "\"ZQ_CAL_L_TIME:512\" \\",
        "\"ZQ_CAL_S_TIME:128\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_INIT_MONITOR_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_INIT_MONITOR:2.0.307",
      "component": "PF_INIT_MONITOR_C0",
      "params": [
        "\\",
        "\"BANK_0_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_0_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_0_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_1_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_1_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_1_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_2_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_2_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_4_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_4_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_5_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_5_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_6_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_6_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_6_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_CALIB_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_CALIB_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"BANK_7_VDDI_STATUS_ENABLED:false\"  \\",
        "\"BANK_7_VDDI_STATUS_SIMULATION_DELAY:1\"  \\",
        "\"DEVICE_INIT_DONE_SIMULATION_DELAY:7\"  \\",
        "\"FABRIC_POR_N_SIMULATION_DELAY:1\"  \\",
        "\"PCIE_INIT_DONE_SIMULATION_DELAY:4\"  \\",
        "\"SHOW_BANK_0_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_0_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_1_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_2_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_4_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_5_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_6_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_CALIB_STATUS_ENABLED:true\"  \\",
        "\"SHOW_BANK_7_VDDI_STATUS_ENABLED:true\"  \\",
        "\"SRAM_INIT_DONE_SIMULATION_DELAY:6\"  \\",
        "\"USRAM_INIT_DONE_SIMULATION_DELAY:5\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_IOD_GENERIC_RX_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_IOD_GENERIC_RX:2.1.110",
      "component": "PF_IOD_GENERIC_RX_C0",
      "params": [
        "\\",
        "\"CLOCK_DELAY_VALUE:0\" \\",
        "\"DATA_RATE:1200\" \\",
        "\"DATA_RATIO:8\" \\",
        "\"DATA_WIDTH:7\" \\",
        "\"DDR_MODE:DDR\" \\",
        "\"DELAY_LINE_SIMULATION_MODE_EN:false\" \\",
        "\"DYN_USE_WIDE_MODE:false\" \\",
        "\"EXPOSE_CLK_TRAIN_PORTS:false\" \\",
        "\"EXPOSE_DYNAMIC_DELAY_CTRL:false\" \\",
        "\"EXPOSE_EXTRA_TRAINING_PORTS:false\" \\",
        "\"EXPOSE_FA_CLK_DATA:false\" \\",
        "\"EXPOSE_RX_RAW_DATA:false\" \\",
        "\"FABRIC_CLK_SOURCE:GLOBAL\" \\",
        "\"FRACTIONAL_CLOCK_RATIO:RATIO\" \\",
        "\"ICB_BCLK_OFFSET:0\" \\",
        "\"ICB_USE_WIDE_MODE:true\" \\",
        "\"IO_NUMBER:4\" \\",
        "\"NEED_LANECTRL:false\" \\",
        "\"NEED_TIP:false\" \\",
        "\"PLL_BCLK_OFFSET:3\" \\",
        "\"RATIO:4\" \\",
        "\"RXCTL_SPLIT_WIDTH:1\" \\",
        "\"RXD_LVDS_FAILSAFE_EN:false\" \\",
        "\"RXD_SPLIT_WIDTH:4\" \\",
        "\"RX_BIT_SLIP_EN:false\" \\",
        "\"RX_CLK_DIFFERENTIAL:true\" \\",
        "\"RX_CLK_LVDS_FAILSAFE_EN:false\" \\",
        "\"RX_CLK_SOURCE:HS_IO_CLK\" \\",
        "\"RX_CLK_TO_DATA:DYNAMIC\" \\",
        "\"RX_DATA_BUS_MODE:RX_DATA_PER_IO\" \\",
        "\"RX_DATA_DIFFERENTIAL:true\" \\",
        "\"RX_ENABLED:true\" \\",
        "\"RX_INTERFACE_NAME:RX_DDRX_B_G_DYN\" \\",
        "\"RX_IOG_ARCHETYPE:RX_DDRX_L_DYN_X4\" \\",
        "\"RX_MIPI_MODE:true\" \\",
        "\"SIMULATION_MODE:FULL\" \\",
        "\"USE_SHARED_PLL:false\" \\",
        "\"X1_ADD_DELAY_LINE_ON_CLOCK:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_SRAM_AHBL_AXI_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_SRAM_AHBL_AXI:1.2.110",
      "component": "PF_SRAM_AHBL_AXI_C0",
      "params": [
        "\\",
        "\"AXI4_AWIDTH:32\" \\",
        "\"AXI4_DWIDTH:32\" \\",
        "\"AXI4_IDWIDTH:8\" \\",
        "\"AXI4_IFTYPE_RD:T\" \\",
        "\"AXI4_IFTYPE_WR:T\" \\",
        "\"AXI4_WRAP_SUPPORT:F\" \\",
        "\"BYTEENABLES:1\" \\",
        "\"BYTE_ENABLE_WIDTH:4\" \\",
        "\"B_REN_POLARITY:2\" \\",
        "\"CASCADE:1\" \\",
        "\"ECC_OPTIONS:0\" \\",
        "\"FABRIC_INTERFACE_TYPE:0\" \\",
        "\"IMPORT_FILE:\" \\",
        "\"INIT_RAM:F\" \\",
        "\"LPM_HINT:0\" \\",
        "\"PIPELINE_OPTIONS:1\" \\",
        "\"RDEPTH:16384\" \\",
        "\"RWIDTH:40\" \\",
        "\"USE_NATIVE_INTERFACE:F\" \\",
        "\"WDEPTH:16384\" \\",
        "\"WWIDTH:40\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_TX_PLL_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_TX_PLL:2.0.302",
      "component": "PF_TX_PLL_C0",
      "params": [
        "\\",
        "\"CORE:PF_TX_PLL\"  \\",
        "\"INIT:0x0\"  \\",
        "\"TxPLL_AUX_LOW_SEL:true\"  \\",
        "\"TxPLL_AUX_OUT:125\"  \\",
        "\"TxPLL_BANDWIDTH:Low\"  \\",
        "\"TxPLL_CLK_125_EN:false\"  \\",
        "\"TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"TxPLL_EXT_WAVE_SEL:0\"  \\",
        "\"TxPLL_FAB_LOCK_EN:false\"  \\",
        "\"TxPLL_FAB_REF:200\"  \\",
        "\"TxPLL_INTEGER_MODE:false\"  \\",
        "\"TxPLL_JITTER_MODE_AT_POWERUP:true\"  \\",
        "\"TxPLL_JITTER_MODE_CUT_OFF_FREQ:5000\"  \\",
        "\"TxPLL_JITTER_MODE_OPTIMIZE_FOR:0\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_FREQ:125\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED\"  \\",
        "\"TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit\"  \\",
        "\"TxPLL_JITTER_MODE_WANDER:15\"  \\",
        "\"TxPLL_LANE_ALIGNMENT_EN:false\"  \\",
        "\"TxPLL_MODE:NORMAL\"  \\",
        "\"TxPLL_OUT:2970.000\"  \\",
        "\"TxPLL_REF:148.5\"  \\",
        "\"TxPLL_RN_FILTER:false\"  \\",
        "\"TxPLL_SOURCE:FABRIC\"  \\",
        "\"TxPLL_SSM_DEPTH:0\"  \\",
        "\"TxPLL_SSM_DIVVAL:1\"  \\",
        "\"TxPLL_SSM_DOWN_SPREAD:false\"  \\",
        "\"TxPLL_SSM_FREQ:64\"  \\",
        "\"TxPLL_SSM_RAND_PATTERN:0\"  \\",
        "\"VCOFREQUENCY:1600\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_TX_PLL_C1.tcl",
      "core_vlnv": "Actel:SgCore:PF_TX_PLL:2.0.302",
      "component": "PF_TX_PLL_C1",
      "params": [
        "\\",
        "\"CORE:PF_TX_PLL\"  \\",
        "\"INIT:0x0\"  \\",
        "\"TxPLL_AUX_LOW_SEL:true\"  \\",
        "\"TxPLL_AUX_OUT:125\"  \\",
        "\"TxPLL_BANDWIDTH:High\"  \\",
        "\"TxPLL_CLK_125_EN:false\"  \\",
        "\"TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false\"  \\",
        "\"TxPLL_EXT_WAVE_SEL:0\"  \\",
        "\"TxPLL_FAB_LOCK_EN:false\"  \\",
        "\"TxPLL_FAB_REF:200\"  \\",
        "\"TxPLL_INTEGER_MODE:false\"  \\",
        "\"TxPLL_JITTER_MODE_AT_POWERUP:true\"  \\",
        "\"TxPLL_JITTER_MODE_CUT_OFF_FREQ:5000\"  \\",
        "\"TxPLL_JITTER_MODE_OPTIMIZE_FOR:0\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_FREQ:125\"  \\",
        "\"TxPLL_JITTER_MODE_REFCLK_SEL:DEDICATED\"  \\",
        "\"TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit\"  \\",
        "\"TxPLL_JITTER_MODE_WANDER:15\"  \\",
        "\"TxPLL_LANE_ALIGNMENT_EN:false\"  \\",
        "\"TxPLL_MODE:NORMAL\"  \\",
        "\"TxPLL_OUT:5940.000\"  \\",
        "\"TxPLL_REF:148.5\"  \\",
        "\"TxPLL_RN_FILTER:false\"  \\",
        "\"TxPLL_SOURCE:DEDICATED\"  \\",
        "\"TxPLL_SSM_DEPTH:0\"  \\",
        "\"TxPLL_SSM_DIVVAL:1\"  \\",
        "\"TxPLL_SSM_DOWN_SPREAD:false\"  \\",
        "\"TxPLL_SSM_FREQ:64\"  \\",
        "\"TxPLL_SSM_RAND_PATTERN:0\"  \\",
        "\"VCOFREQUENCY:1600\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_XCVR_ERM_C0.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_XCVR_ERM:3.1.200",
      "component": "PF_XCVR_ERM_C0",
      "params": [
        "\\",
        "\"EXPOSE_ALL_DEBUG_PORTS:false\" \\",
        "\"EXPOSE_FWF_EN_PORTS:false\" \\",
        "\"SHOW_UNIVERSAL_SOLN_PORTS:true\" \\",
        "\"UI_CDR_LOCK_MODE:Lock to data\" \\",
        "\"UI_CDR_REFERENCE_CLK_FREQ:148.5\" \\",
        "\"UI_CDR_REFERENCE_CLK_SOURCE:Fabric\" \\",
        "\"UI_CDR_REFERENCE_CLK_TOLERANCE:1\" \\",
        "\"UI_ENABLE_32BIT_DATA_WIDTH:false\" \\",
        "\"UI_ENABLE_64B66B:true\" \\",
        "\"UI_ENABLE_64B67B:false\" \\",
        "\"UI_ENABLE_64B6XB_MODE:false\" \\",
        "\"UI_ENABLE_8B10B_MODE:false\" \\",
        "\"UI_ENABLE_BER:false\" \\",
        "\"UI_ENABLE_DISPARITY:false\" \\",
        "\"UI_ENABLE_FIBRE_CHANNEL_DISPARITY:false\" \\",
        "\"UI_ENABLE_PHASE_COMP_MODE:false\" \\",
        "\"UI_ENABLE_PIPE_MODE:false\" \\",
        "\"UI_ENABLE_PMA_MODE:true\" \\",
        "\"UI_ENABLE_SCRAMBLING:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_CDR_REFCLKS:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_TXPLLS:false\" \\",
        "\"UI_EXPOSE_APBLINK_PORTS:false\" \\",
        "\"UI_EXPOSE_CDR_BITSLIP_PORT:false\" \\",
        "\"UI_EXPOSE_DYNAMIC_RECONFIGURATION_PORTS:false\" \\",
        "\"UI_EXPOSE_JA_CLOCK_PORT:false\" \\",
        "\"UI_EXPOSE_RX_READY_VAL_CDR_PORT:false\" \\",
        "\"UI_EXPOSE_TX_BYPASS_DATA:false\" \\",
        "\"UI_EXPOSE_TX_ELEC_IDLE:false\" \\",
        "\"UI_INTERFACE_RXCLOCK:Regional\" \\",
        "\"UI_INTERFACE_TXCLOCK:Regional\" \\",
        "\"UI_IS_CONFIGURED:true\" \\",
        "\"UI_NUMBER_OF_LANES:4\" \\",
        "\"UI_PCS_ARST_N:RX Only\" \\",
        "\"UI_PIPE_PROTOCOL_USED:PCIe Gen1 (2.5 Gbps)\" \\",
        "\"UI_PMA_ARST_N:TX and RX PMA\" \\",
        "\"UI_PROTOCOL_PRESET_USED:None\" \\",
        "\"UI_RX_DATA_RATE:2970\" \\",
        "\"UI_RX_PCS_FAB_IF_WIDTH:40\" \\",
        "\"UI_SATA_IDLE_BURST_TIMING:MAC\" \\",
        "\"UI_TX_CLK_DIV_FACTOR:2\" \\",
        "\"UI_TX_DATA_RATE:2970\" \\",
        "\"UI_TX_PCS_FAB_IF_WIDTH:40\" \\",
        "\"UI_TX_RX_MODE:Duplex\" \\",
        "\"UI_USE_INTERFACE_CLK_AS_PLL_REFCLK:false\" \\",
        "\"UI_XCVR_RX_CALIBRATION:None (CDR)\" \\",
        "\"UI_XCVR_RX_DATA_EYE_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_DFE_COEFF_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_ENHANCED_MANAGEMENT:false\" \\",
        "\"XT_ES_DEVICE:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_XCVR_ERM_C1.tcl",
      "core_vlnv": "Actel:SystemBuilder:PF_XCVR_ERM:3.1.200",
      "component": "PF_XCVR_ERM_C1",
      "params": [
        "\\",
        "\"EXPOSE_ALL_DEBUG_PORTS:false\" \\",
        "\"EXPOSE_FWF_EN_PORTS:false\" \\",
        "\"SHOW_UNIVERSAL_SOLN_PORTS:true\" \\",
        "\"UI_CDR_LOCK_MODE:Lock to data\" \\",
        "\"UI_CDR_REFERENCE_CLK_FREQ:148.5\" \\",
        "\"UI_CDR_REFERENCE_CLK_SOURCE:Dedicated\" \\",
        "\"UI_CDR_REFERENCE_CLK_TOLERANCE:1\" \\",
        "\"UI_ENABLE_32BIT_DATA_WIDTH:false\" \\",
        "\"UI_ENABLE_64B66B:true\" \\",
        "\"UI_ENABLE_64B67B:false\" \\",
        "\"UI_ENABLE_64B6XB_MODE:false\" \\",
        "\"UI_ENABLE_8B10B_MODE:false\" \\",
        "\"UI_ENABLE_BER:false\" \\",
        "\"UI_ENABLE_DISPARITY:false\" \\",
        "\"UI_ENABLE_FIBRE_CHANNEL_DISPARITY:false\" \\",
        "\"UI_ENABLE_PHASE_COMP_MODE:false\" \\",
        "\"UI_ENABLE_PIPE_MODE:false\" \\",
        "\"UI_ENABLE_PMA_MODE:true\" \\",
        "\"UI_ENABLE_SCRAMBLING:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_CDR_REFCLKS:false\" \\",
        "\"UI_ENABLE_SWITCH_BETWEEN_TXPLLS:false\" \\",
        "\"UI_EXPOSE_APBLINK_PORTS:false\" \\",
        "\"UI_EXPOSE_CDR_BITSLIP_PORT:false\" \\",
        "\"UI_EXPOSE_DYNAMIC_RECONFIGURATION_PORTS:false\" \\",
        "\"UI_EXPOSE_JA_CLOCK_PORT:false\" \\",
        "\"UI_EXPOSE_RX_READY_VAL_CDR_PORT:false\" \\",
        "\"UI_EXPOSE_TX_BYPASS_DATA:false\" \\",
        "\"UI_EXPOSE_TX_ELEC_IDLE:false\" \\",
        "\"UI_INTERFACE_RXCLOCK:Regional\" \\",
        "\"UI_INTERFACE_TXCLOCK:Global\" \\",
        "\"UI_IS_CONFIGURED:true\" \\",
        "\"UI_NUMBER_OF_LANES:1\" \\",
        "\"UI_PCS_ARST_N:RX Only\" \\",
        "\"UI_PIPE_PROTOCOL_USED:PCIe Gen1 (2.5 Gbps)\" \\",
        "\"UI_PMA_ARST_N:TX and RX PMA\" \\",
        "\"UI_PROTOCOL_PRESET_USED:None\" \\",
        "\"UI_RX_DATA_RATE:11880\" \\",
        "\"UI_RX_PCS_FAB_IF_WIDTH:80\" \\",
        "\"UI_SATA_IDLE_BURST_TIMING:MAC\" \\",
        "\"UI_TX_CLK_DIV_FACTOR:1\" \\",
        "\"UI_TX_DATA_RATE:11880\" \\",
        "\"UI_TX_PCS_FAB_IF_WIDTH:80\" \\",
        "\"UI_TX_RX_MODE:Duplex\" \\",
        "\"UI_USE_INTERFACE_CLK_AS_PLL_REFCLK:false\" \\",
        "\"UI_XCVR_RX_CALIBRATION:On-Demand and First Lock\" \\",
        "\"UI_XCVR_RX_DATA_EYE_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_DFE_COEFF_CALIBRATION:false\" \\",
        "\"UI_XCVR_RX_ENHANCED_MANAGEMENT:true\" \\",
        "\"XT_ES_DEVICE:false\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/PF_XCVR_REF_CLK_C0.tcl",
      "core_vlnv": "Actel:SgCore:PF_XCVR_REF_CLK:1.0.103",
      "component": "PF_XCVR_REF_CLK_C0",
      "params": [
        "\\",
        "\"ENABLE_FAB_CLK_0:false\"  \\",
        "\"ENABLE_FAB_CLK_1:false\"  \\",
        "\"ENABLE_REF_CLK_0:true\"  \\",
        "\"ENABLE_REF_CLK_1:false\"  \\",
        "\"REF_CLK_MODE_0:DIFFERENTIAL\"  \\",
        "\"REF_CLK_MODE_1:LVCMOS\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/RGBtoYCbCr_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:RGBtoYCbCr:4.4.0",
      "component": "RGBtoYCbCr_C0",
      "params": [
        "\\",
        "\"G_FORMAT:0\"  \\",
        "\"G_RGB_DATA_BIT_WIDTH:8\"  \\",
        "\"G_YCbCr_DATA_BIT_WIDTH:8\"  \\",
        "\"G_YCbCr_FORMAT:3\""
      ]
    },
    {
      "file": "mpf_dg0889_liberosoc_df/script_support/components/YCbCrtoRGB_C0.tcl",
      "core_vlnv": "Microsemi:SolutionCore:YCbCrtoRGB:4.4.0",
      "component": "YCbCrtoRGB_C0",
      "params": [
        "\\",
        "\"G_FORMAT:0\"  \\",
        "\"G_RGB_DATA_BIT_WIDTH:8\"  \\",
        "\"G_YCbCr_DATA_BIT_WIDTH:8\"  \\",
        "\"G_YCbCr_FORMAT:3\""
      ]
    }
  ]
}