acom $DSN/src/ALU.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/mips.vhd $DSN/src/mux.vhd $DSN/src/mux_tb.vhd $DSN/src/sign_extender.vhd $DSN/src/signe_tb.vhd $DSN/src/mips_tb.vhd $DSN/src/alu.vhd $DSN/src/registerfile.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\MIPs.vhd
# Compile Entity "MIPs"
# Entity `MIPs' has been skipped - no difference detected.
# Compile Architecture "MIPs" of Entity "MIPs"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\MUX.vhd
# Compile Entity "MUX"
# Entity `MUX' has been skipped - no difference detected.
# Compile Architecture "Behave" of Entity "MUX"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\MUX_TB.vhd
# Compile Entity "MUX_TB"
# Entity `MUX_TB' has been skipped - no difference detected.
# Compile Architecture "tb" of Entity "MUX_TB"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\Sign_extender.vhd
# Compile Entity "Sign_extender"
# Entity `Sign_extender' has been skipped - no difference detected.
# Compile Architecture "Behave" of Entity "Sign_extender"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\SignE_TB.vhd
# Compile Entity "SignE_TB"
# Entity `SignE_TB' has been skipped - no difference detected.
# Compile Architecture "TB" of Entity "SignE_TB"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\MIPS_TB.vhd
# Compile Entity "MIPS_TB"
# Entity `MIPS_TB' has been skipped - no difference detected.
# Compile Architecture "TB" of Entity "MIPS_TB"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Entity `ALU' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "ALU"
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\RegisterFile.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom $DSN/src/InstructionMemory.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\InstructionMemory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/alu_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: COMP96_0367: alu_TB.vhd : (38, 19): Improper array length. Actual length is 4. Expected length is 3.
# Error: COMP96_0367: alu_TB.vhd : (49, 18): Improper array length. Actual length is 3. Expected length is 4.
# Error: COMP96_0367: alu_TB.vhd : (51, 18): Improper array length. Actual length is 3. Expected length is 4.
# Error: COMP96_0367: alu_TB.vhd : (53, 18): Improper array length. Actual length is 3. Expected length is 4.
# Error: COMP96_0367: alu_TB.vhd : (55, 18): Improper array length. Actual length is 3. Expected length is 4.
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: COMP96_0209: alu_TB.vhd : (63, 6): Unknown architecture name used in configuration declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/alu_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Entity `alu_tb' has been skipped - no difference detected.
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/ALU.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Error: COMP96_0015: ALU.vhd : (11, 22): ')' expected.
# Error: COMP96_0015: ALU.vhd : (11, 22): ';' expected.
# Error: COMP96_0019: ALU.vhd : (12, 2): Keyword "end" expected.
# Error: COMP96_0111: ALU.vhd : (12, 2): Labels do not match.
# Error: COMP96_0015: ALU.vhd : (12, 11): ';' expected.
# Error: COMP96_0016: ALU.vhd : (12, 13): Design unit declaration expected.
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0071: ALU.vhd : (28, 17): Operator "&" is not defined for such operands.
# Error: COMP96_0104: ALU.vhd : (28, 16): Undefined type of expression.
# Error: COMP96_0077: ALU.vhd : (28, 16): Assignment target incompatible with right side. Expected type "std_logic_vector".
# Error: COMP96_0078: ALU.vhd : (31, 5): Unknown identifier "OVERFLOW".
# Error: COMP96_0133: ALU.vhd : (31, 5): Cannot find object declaration.
# Error: COMP96_0071: ALU.vhd : (34, 17): Operator "&" is not defined for such operands.
# Error: COMP96_0104: ALU.vhd : (34, 16): Undefined type of expression.
# Error: COMP96_0077: ALU.vhd : (34, 16): Assignment target incompatible with right side. Expected type "std_logic_vector".
# Error: COMP96_0078: ALU.vhd : (37, 5): Unknown identifier "OVERFLOW".
# Error: COMP96_0133: ALU.vhd : (37, 5): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (40, 5): Unknown identifier "OVERFLOW".
# Error: COMP96_0133: ALU.vhd : (40, 5): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (43, 5): Unknown identifier "OVERFLOW".
# Error: COMP96_0133: ALU.vhd : (43, 5): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (46, 8): Unknown identifier "OVERFLOW".
# Error: COMP96_0133: ALU.vhd : (46, 8): Cannot find object declaration.
# Compile failure 22 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/ALU.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0071: ALU.vhd : (28, 17): Operator "&" is not defined for such operands.
# Error: COMP96_0104: ALU.vhd : (28, 16): Undefined type of expression.
# Error: COMP96_0077: ALU.vhd : (28, 16): Assignment target incompatible with right side. Expected type "std_logic_vector".
# Error: COMP96_0071: ALU.vhd : (34, 17): Operator "&" is not defined for such operands.
# Error: COMP96_0104: ALU.vhd : (34, 16): Undefined type of expression.
# Error: COMP96_0077: ALU.vhd : (34, 16): Assignment target incompatible with right side. Expected type "std_logic_vector".
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/ALU.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/alu_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Entity `alu_tb' has been skipped - no difference detected.
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/alu_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/RegisterFile.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\RegisterFile.vhd
# Compile Entity "RegisterFile"
# Entity `RegisterFile' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim signe_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom $DSN/src/SignE_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\SignE_TB.vhd
# Compile Entity "SignE_TB"
# Entity `SignE_TB' has been skipped - no difference detected.
# Compile Architecture "TB" of Entity "SignE_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2418 kB (elbread=1070 elab2=300 kernel=1048 sdf=0)
# 07:32 ?, 08 ?C??, 2024
# Simulation has been initialized
# Selected Top-Level: signe_tb (tb)
run
# EXECUTION:: FAILURE:  end 
# EXECUTION:: Time: 60 ns,  Iteration: 0,  TOP instance,  Process: line__25.
# KERNEL: stopped at delta: 0 at time 60 ns.
# Signal clk not found in design
# Signal reset not found in design
# Signal reg2 not found in design
# Signal mux_s1 not found in design
# Signal mux_out not found in design
# KERNEL: Error: Cannot find signal clk
# Cannot force signal clk with formula 0 0 fs, 1 10000000 fs -r 20000000 fs.
# KERNEL: Error: Cannot find signal reset
# Cannot force signal reset with formula 0.
endsim
# All when statements cleared.
# Simulation has been stopped
asim signe_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2418 kB (elbread=1070 elab2=300 kernel=1048 sdf=0)
# 07:34 ?, 08 ?C??, 2024
# Simulation has been initialized
# Selected Top-Level: signe_tb (tb)
# Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim alu_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2426 kB (elbread=1070 elab2=307 kernel=1049 sdf=0)
# 07:34 ?, 08 ?C??, 2024
# Simulation has been initialized
# Selected Top-Level: alu_tb (tb_architecture)
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__57.
run
endsim
# All when statements cleared.
# KERNEL: stopped at time: 76655550 ns
# Simulation has been stopped
acom $DSN/src/TestBench/alu_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Entity `alu_tb' has been skipped - no difference detected.
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
asim alu_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom $DSN/src/ALU.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\ALU.vhd
# Compile Entity "ALU"
# Entity `ALU' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2426 kB (elbread=1070 elab2=307 kernel=1049 sdf=0)
# 07:47 ?, 08 ?C??, 2024
# Simulation has been initialized
# Selected Top-Level: alu_tb (tb_architecture)
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__57.
endsim
# All when statements cleared.
# KERNEL: stopped at time: 46385200 ns
# Simulation has been stopped
asim alu_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2426 kB (elbread=1070 elab2=307 kernel=1049 sdf=0)
# 09:37 ã, 08 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: alu_tb (tb_architecture)
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /UUT,  Process: line__57.
endsim
# All when statements cleared.
# KERNEL: stopped at time: 48467950 ns
# Simulation has been stopped
acom $DSN/src/RegisterFile.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\RegisterFile.vhd
# Compile Entity "RegisterFile"
# Entity `RegisterFile' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/RegisterFile.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\RegisterFile.vhd
# Compile Entity "RegisterFile"
# Entity `RegisterFile' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/registerfile_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\registerfile_TB.vhd
# Compile Entity "RegisterFile_TB"
# Compile Architecture "TB_ARCHITECTURE" of Entity "RegisterFile_TB"
# Error: COMP96_0015: registerfile_TB.vhd : (54, 55): ')' expected.
# Error: COMP96_0015: registerfile_TB.vhd : (55, 57): ')' expected.
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Error: COMP96_0209: registerfile_TB.vhd : (63, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/TestBench/registerfile_TB.vhd
# Compile...
# File: d:\Uni\PROJECTS\HW Project\MIPs\design1\src\TestBench\registerfile_TB.vhd
# Compile Entity "RegisterFile_TB"
# Entity `RegisterFile_TB' has been skipped - no difference detected.
# Compile Architecture "TB_ARCHITECTURE" of Entity "RegisterFile_TB"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [s]
asim alu_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2426 kB (elbread=1070 elab2=307 kernel=1049 sdf=0)
# 12:30 Õ, 09 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: alu_tb (tb_architecture)
# Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim registerfile_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2557 kB (elbread=1070 elab2=422 kernel=1065 sdf=0)
# 12:31 Õ, 09 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: registerfile_tb (tb_architecture)
run
endsim
# All when statements cleared.
# KERNEL: stopped at time: 38854100 ns
# Simulation has been stopped
asim registerfile_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2557 kB (elbread=1070 elab2=422 kernel=1065 sdf=0)
# 12:42 Õ, 09 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: registerfile_tb (tb_architecture)
run
endsim
# All when statements cleared.
# KERNEL: stopped at time: 19026 us
# Simulation has been stopped
asim registerfile_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2557 kB (elbread=1070 elab2=422 kernel=1065 sdf=0)
# 12:44 Õ, 09 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: registerfile_tb (tb_architecture)
run
endsim
# All when statements cleared.
# KERNEL: stopped at time: 28558150 ns
# Simulation has been stopped
asim registerfile_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2557 kB (elbread=1070 elab2=422 kernel=1065 sdf=0)
# 12:46 Õ, 09 ãÇíæ, 2024
# Simulation has been initialized
# Selected Top-Level: registerfile_tb (tb_architecture)
run
endsim
# All when statements cleared.
# KERNEL: stopped at time: 38930450 ns
# Simulation has been stopped
