cocci_test_suite() {
	enum msm_dsi_phy_usecase cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 753 */;
	struct msm_dsi_pll *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 744 */;
	struct msm_dsi_phy_shared_timings *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 738 */;
	void __exit cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 660 */;
	void __init cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 655 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 646 */;
	const struct of_device_id *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 558 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 557 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 554 */;
	int cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 554 */;
	struct resource *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 521 */;
	const struct msm_dsi_phy_cfg *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 520 */;
	const unsigned long cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 51 */;
	struct msm_dsi_phy_clk_request *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 49 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 482 */[];
	struct msm_dsi_phy *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 476 */;
	const struct dsi_reg_entry *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 412 */;
	struct regulator_bulk_data *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 411 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 367 */;
	s32 cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 27 */;
	struct msm_dsi_dphy_timing *cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 26 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 26 */;
	bool cocci_id/* drivers/gpu/drm/msm/dsi/phy/dsi_phy.c 14 */;
}
