// Seed: 419406856
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply0 id_10
);
  wire id_12;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    inout wor id_1
    , id_6,
    output tri1 module_1,
    input supply0 id_3,
    output tri1 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_4,
      id_3,
      id_1,
      id_4
  );
  assign id_2 = id_7;
  logic [7:0] id_8;
  wire id_9;
  assign id_8[-1'b0] = -1;
  always @* $signed(84);
  ;
  assign id_4 = 1'b0 - 1;
  wire id_10;
endmodule
