   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.gpio_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	gpio_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	gpio_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \file    gd32f30x_gpio.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief   GPIO driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #include "gd32f30x_gpio.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_EXTI_SOURCE_MASK              ((uint8_t)0x03U)         /*!< AFIO exti source selection
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_EXTI_SOURCE_FIELDS            ((uint8_t)0x04U)         /*!< select AFIO exti source re
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define LSB_16BIT_MASK                     ((uint16_t)0xFFFFU)      /*!< LSB 16-bit mask */
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_POSITION_MASK                  ((uint32_t)0x000F0000U)  /*!< AFIO_PCF register position
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_SWJCFG_MASK                    ((uint32_t)0xF8FFFFFFU)  /*!< AFIO_PCF register SWJCFG m
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_LOCATION1_MASK                 ((uint32_t)0x00200000U)  /*!< AFIO_PCF register location
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_LOCATION2_MASK                 ((uint32_t)0x00100000U)  /*!< AFIO_PCF register location
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_PCF1_FIELDS                   ((uint32_t)0x80000000U)  /*!< select AFIO_PCF1 register 
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define GPIO_OUTPUT_PORT_OFFSET            ((uint32_t)4U)           /*!< GPIO event output port off
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset GPIO port
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_deinit(uint32_t gpio_periph)
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
  27              		.loc 1 54 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     switch(gpio_periph){
  40              		.loc 1 55 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 3A4A     		ldr	r2, .L12
  43 000c 9342     		cmp	r3, r2
  44 000e 62D0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 384A     		ldr	r2, .L12
  47 0014 9342     		cmp	r3, r2
  48 0016 67D8     		bhi	.L11
  49 0018 7B68     		ldr	r3, [r7, #4]
  50 001a 374A     		ldr	r2, .L12+4
  51 001c 9342     		cmp	r3, r2
  52 001e 51D0     		beq	.L4
  53 0020 7B68     		ldr	r3, [r7, #4]
  54 0022 354A     		ldr	r2, .L12+4
  55 0024 9342     		cmp	r3, r2
  56 0026 5FD8     		bhi	.L11
  57 0028 7B68     		ldr	r3, [r7, #4]
  58 002a 344A     		ldr	r2, .L12+8
  59 002c 9342     		cmp	r3, r2
  60 002e 40D0     		beq	.L5
  61 0030 7B68     		ldr	r3, [r7, #4]
  62 0032 324A     		ldr	r2, .L12+8
  63 0034 9342     		cmp	r3, r2
  64 0036 57D8     		bhi	.L11
  65 0038 7B68     		ldr	r3, [r7, #4]
  66 003a 314A     		ldr	r2, .L12+12
  67 003c 9342     		cmp	r3, r2
  68 003e 2FD0     		beq	.L6
  69 0040 7B68     		ldr	r3, [r7, #4]
  70 0042 2F4A     		ldr	r2, .L12+12
  71 0044 9342     		cmp	r3, r2
  72 0046 4FD8     		bhi	.L11
  73 0048 7B68     		ldr	r3, [r7, #4]
  74 004a 2E4A     		ldr	r2, .L12+16
  75 004c 9342     		cmp	r3, r2
  76 004e 1ED0     		beq	.L7
  77 0050 7B68     		ldr	r3, [r7, #4]
  78 0052 2C4A     		ldr	r2, .L12+16
  79 0054 9342     		cmp	r3, r2
  80 0056 47D8     		bhi	.L11
  81 0058 7B68     		ldr	r3, [r7, #4]
  82 005a 2B4A     		ldr	r2, .L12+20
  83 005c 9342     		cmp	r3, r2
  84 005e 04D0     		beq	.L8
  85 0060 7B68     		ldr	r3, [r7, #4]
  86 0062 2A4A     		ldr	r2, .L12+24
  87 0064 9342     		cmp	r3, r2
  88 0066 09D0     		beq	.L9
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOA:
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOA */
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOARST);
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOB:
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOB */
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOBRST);
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOC:
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOC */
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOCRST);
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOCRST);
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOD:
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOD */
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIODRST);
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOE:
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOE */
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOERST);
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOF:
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOF */
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOFRST);
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOG:
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOG */
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOGRST);
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     default:
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  89              		.loc 1 92 9
  90 0068 3EE0     		b	.L11
  91              	.L8:
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  92              		.loc 1 58 9
  93 006a 40F20230 		movw	r0, #770
  94 006e FFF7FEFF 		bl	rcu_periph_reset_enable
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  95              		.loc 1 59 9
  96 0072 40F20230 		movw	r0, #770
  97 0076 FFF7FEFF 		bl	rcu_periph_reset_disable
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOB:
  98              		.loc 1 60 9
  99 007a 36E0     		b	.L10
 100              	.L9:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
 101              		.loc 1 63 9
 102 007c 40F20330 		movw	r0, #771
 103 0080 FFF7FEFF 		bl	rcu_periph_reset_enable
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 104              		.loc 1 64 9
 105 0084 40F20330 		movw	r0, #771
 106 0088 FFF7FEFF 		bl	rcu_periph_reset_disable
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOC:
 107              		.loc 1 65 9
 108 008c 2DE0     		b	.L10
 109              	.L7:
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOCRST);
 110              		.loc 1 68 9
 111 008e 4FF44170 		mov	r0, #772
 112 0092 FFF7FEFF 		bl	rcu_periph_reset_enable
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 113              		.loc 1 69 9
 114 0096 4FF44170 		mov	r0, #772
 115 009a FFF7FEFF 		bl	rcu_periph_reset_disable
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOD:
 116              		.loc 1 70 9
 117 009e 24E0     		b	.L10
 118              	.L6:
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
 119              		.loc 1 73 9
 120 00a0 40F20530 		movw	r0, #773
 121 00a4 FFF7FEFF 		bl	rcu_periph_reset_enable
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 122              		.loc 1 74 9
 123 00a8 40F20530 		movw	r0, #773
 124 00ac FFF7FEFF 		bl	rcu_periph_reset_disable
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOE:
 125              		.loc 1 75 9
 126 00b0 1BE0     		b	.L10
 127              	.L5:
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
 128              		.loc 1 78 9
 129 00b2 40F20630 		movw	r0, #774
 130 00b6 FFF7FEFF 		bl	rcu_periph_reset_enable
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 131              		.loc 1 79 9
 132 00ba 40F20630 		movw	r0, #774
 133 00be FFF7FEFF 		bl	rcu_periph_reset_disable
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOF:
 134              		.loc 1 80 9
 135 00c2 12E0     		b	.L10
 136              	.L4:
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
 137              		.loc 1 83 9
 138 00c4 40F20730 		movw	r0, #775
 139 00c8 FFF7FEFF 		bl	rcu_periph_reset_enable
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 140              		.loc 1 84 9
 141 00cc 40F20730 		movw	r0, #775
 142 00d0 FFF7FEFF 		bl	rcu_periph_reset_disable
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOG:
 143              		.loc 1 85 9
 144 00d4 09E0     		b	.L10
 145              	.L2:
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
 146              		.loc 1 88 9
 147 00d6 4FF44270 		mov	r0, #776
 148 00da FFF7FEFF 		bl	rcu_periph_reset_enable
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 149              		.loc 1 89 9
 150 00de 4FF44270 		mov	r0, #776
 151 00e2 FFF7FEFF 		bl	rcu_periph_reset_disable
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     default:
 152              		.loc 1 90 9
 153 00e6 00E0     		b	.L10
 154              	.L11:
 155              		.loc 1 92 9
 156 00e8 00BF     		nop
 157              	.L10:
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 158              		.loc 1 94 1
 159 00ea 00BF     		nop
 160 00ec 0837     		adds	r7, r7, #8
 161              		.cfi_def_cfa_offset 8
 162 00ee BD46     		mov	sp, r7
 163              		.cfi_def_cfa_register 13
 164              		@ sp needed
 165 00f0 80BD     		pop	{r7, pc}
 166              	.L13:
 167 00f2 00BF     		.align	2
 168              	.L12:
 169 00f4 00200140 		.word	1073815552
 170 00f8 001C0140 		.word	1073814528
 171 00fc 00180140 		.word	1073813504
 172 0100 00140140 		.word	1073812480
 173 0104 00100140 		.word	1073811456
 174 0108 00080140 		.word	1073809408
 175 010c 000C0140 		.word	1073810432
 176              		.cfi_endproc
 177              	.LFE116:
 179              		.section	.text.gpio_afio_deinit,"ax",%progbits
 180              		.align	1
 181              		.global	gpio_afio_deinit
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	gpio_afio_deinit:
 188              	.LFB117:
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset alternate function I/O(AFIO)
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_afio_deinit(void)
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 189              		.loc 1 103 1
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 1, uses_anonymous_args = 0
 193 0000 80B5     		push	{r7, lr}
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 7, -8
 196              		.cfi_offset 14, -4
 197 0002 00AF     		add	r7, sp, #0
 198              		.cfi_def_cfa_register 7
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     rcu_periph_reset_enable(RCU_AFRST);
 199              		.loc 1 104 5
 200 0004 4FF44070 		mov	r0, #768
 201 0008 FFF7FEFF 		bl	rcu_periph_reset_enable
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     rcu_periph_reset_disable(RCU_AFRST);
 202              		.loc 1 105 5
 203 000c 4FF44070 		mov	r0, #768
 204 0010 FFF7FEFF 		bl	rcu_periph_reset_disable
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 205              		.loc 1 106 1
 206 0014 00BF     		nop
 207 0016 80BD     		pop	{r7, pc}
 208              		.cfi_endproc
 209              	.LFE117:
 211              		.section	.text.gpio_init,"ax",%progbits
 212              		.align	1
 213              		.global	gpio_init
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu softvfp
 219              	gpio_init:
 220              	.LFB118:
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      GPIO parameter initialization
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  mode: gpio pin mode
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which is shown as below:
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AIN: analog input mode
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IN_FLOATING: floating input mode
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IPD: pull-down input mode
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IPU: pull-up input mode
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_OUT_OD: GPIO output with open-drain
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_OUT_PP: GPIO output with push-pull
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AF_OD: AFIO output with open-drain
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AF_PP: AFIO output with push-pull
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  speed: gpio output max speed value
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which is shown as below:
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_10MHZ: output max speed 10MHz
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_2MHZ: output max speed 2MHz
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_50MHZ: output max speed 50MHz
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_MAX: output max speed more than 50MHz
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_init(uint32_t gpio_periph, uint32_t mode, uint32_t speed, uint32_t pin)
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 221              		.loc 1 134 1
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 32
 224              		@ frame_needed = 1, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 226 0000 80B4     		push	{r7}
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 7, -4
 229 0002 89B0     		sub	sp, sp, #36
 230              		.cfi_def_cfa_offset 40
 231 0004 00AF     		add	r7, sp, #0
 232              		.cfi_def_cfa_register 7
 233 0006 F860     		str	r0, [r7, #12]
 234 0008 B960     		str	r1, [r7, #8]
 235 000a 7A60     		str	r2, [r7, #4]
 236 000c 3B60     		str	r3, [r7]
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint16_t i;
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t temp_mode = 0U;
 237              		.loc 1 136 14
 238 000e 0023     		movs	r3, #0
 239 0010 BB61     		str	r3, [r7, #24]
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg = 0U;
 240              		.loc 1 137 14
 241 0012 0023     		movs	r3, #0
 242 0014 7B61     		str	r3, [r7, #20]
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* GPIO mode configuration */
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     temp_mode = (uint32_t)(mode & ((uint32_t)0x0FU));
 243              		.loc 1 140 15
 244 0016 BB68     		ldr	r3, [r7, #8]
 245 0018 03F00F03 		and	r3, r3, #15
 246 001c BB61     		str	r3, [r7, #24]
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* GPIO speed configuration */
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)0x00U) != ((uint32_t)mode & ((uint32_t)0x10U))){
 247              		.loc 1 143 45
 248 001e BB68     		ldr	r3, [r7, #8]
 249 0020 03F01003 		and	r3, r3, #16
 250              		.loc 1 143 7
 251 0024 002B     		cmp	r3, #0
 252 0026 14D0     		beq	.L16
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* output mode max speed */
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if(GPIO_OSPEED_MAX == (uint32_t)speed){
 253              		.loc 1 145 11
 254 0028 7B68     		ldr	r3, [r7, #4]
 255 002a 042B     		cmp	r3, #4
 256 002c 0DD1     		bne	.L17
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)0x03U;
 257              		.loc 1 146 23
 258 002e BB69     		ldr	r3, [r7, #24]
 259 0030 43F00303 		orr	r3, r3, #3
 260 0034 BB61     		str	r3, [r7, #24]
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the corresponding SPD bit */
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIOx_SPD(gpio_periph) |= (uint32_t)pin ;
 261              		.loc 1 148 36
 262 0036 FB68     		ldr	r3, [r7, #12]
 263 0038 3C33     		adds	r3, r3, #60
 264 003a 1A68     		ldr	r2, [r3]
 265 003c FB68     		ldr	r3, [r7, #12]
 266 003e 3C33     		adds	r3, r3, #60
 267 0040 1946     		mov	r1, r3
 268 0042 3B68     		ldr	r3, [r7]
 269 0044 1343     		orrs	r3, r3, r2
 270 0046 0B60     		str	r3, [r1]
 271 0048 03E0     		b	.L16
 272              	.L17:
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }else{
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* output mode max speed:10MHz,2MHz,50MHz */
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)speed;
 273              		.loc 1 151 23
 274 004a BA69     		ldr	r2, [r7, #24]
 275 004c 7B68     		ldr	r3, [r7, #4]
 276 004e 1343     		orrs	r3, r3, r2
 277 0050 BB61     		str	r3, [r7, #24]
 278              	.L16:
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* configure the eight low port pins with GPIO_CTL0 */
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     for(i = 0U;i < 8U;i++){
 279              		.loc 1 156 11
 280 0052 0023     		movs	r3, #0
 281 0054 FB83     		strh	r3, [r7, #30]	@ movhi
 282              		.loc 1 156 5
 283 0056 39E0     		b	.L18
 284              	.L22:
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 285              		.loc 1 157 16
 286 0058 FB8B     		ldrh	r3, [r7, #30]
 287 005a 0122     		movs	r2, #1
 288 005c 9A40     		lsls	r2, r2, r3
 289              		.loc 1 157 22
 290 005e 3B68     		ldr	r3, [r7]
 291 0060 1340     		ands	r3, r3, r2
 292              		.loc 1 157 11
 293 0062 002B     		cmp	r3, #0
 294 0064 2FD0     		beq	.L19
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg = GPIO_CTL0(gpio_periph);
 295              		.loc 1 158 19
 296 0066 FB68     		ldr	r3, [r7, #12]
 297              		.loc 1 158 17
 298 0068 1B68     		ldr	r3, [r3]
 299 006a 7B61     		str	r3, [r7, #20]
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* clear the specified pin mode bits */
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i);
 300              		.loc 1 161 21
 301 006c FB8B     		ldrh	r3, [r7, #30]
 302 006e 9B00     		lsls	r3, r3, #2
 303 0070 0F22     		movs	r2, #15
 304 0072 02FA03F3 		lsl	r3, r2, r3
 305              		.loc 1 161 20
 306 0076 DB43     		mvns	r3, r3
 307              		.loc 1 161 17
 308 0078 7A69     		ldr	r2, [r7, #20]
 309 007a 1340     		ands	r3, r3, r2
 310 007c 7B61     		str	r3, [r7, #20]
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg |= GPIO_MODE_SET(i, temp_mode);
 311              		.loc 1 163 20
 312 007e FB8B     		ldrh	r3, [r7, #30]
 313 0080 9B00     		lsls	r3, r3, #2
 314 0082 BA69     		ldr	r2, [r7, #24]
 315 0084 02FA03F3 		lsl	r3, r2, r3
 316              		.loc 1 163 17
 317 0088 7A69     		ldr	r2, [r7, #20]
 318 008a 1343     		orrs	r3, r3, r2
 319 008c 7B61     		str	r3, [r7, #20]
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set IPD or IPU */
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 320              		.loc 1 166 15
 321 008e BB68     		ldr	r3, [r7, #8]
 322 0090 282B     		cmp	r3, #40
 323 0092 09D1     		bne	.L20
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 324              		.loc 1 168 55
 325 0094 FB8B     		ldrh	r3, [r7, #30]
 326 0096 0122     		movs	r2, #1
 327 0098 9A40     		lsls	r2, r2, r3
 328              		.loc 1 168 17
 329 009a FB68     		ldr	r3, [r7, #12]
 330 009c 1433     		adds	r3, r3, #20
 331 009e 1946     		mov	r1, r3
 332              		.loc 1 168 40
 333 00a0 3B68     		ldr	r3, [r7]
 334 00a2 1340     		ands	r3, r3, r2
 335              		.loc 1 168 38
 336 00a4 0B60     		str	r3, [r1]
 337 00a6 0BE0     		b	.L21
 338              	.L20:
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }else{
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* set the corresponding OCTL bit */
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 339              		.loc 1 171 19
 340 00a8 BB68     		ldr	r3, [r7, #8]
 341 00aa 482B     		cmp	r3, #72
 342 00ac 08D1     		bne	.L21
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 343              		.loc 1 172 60
 344 00ae FB8B     		ldrh	r3, [r7, #30]
 345 00b0 0122     		movs	r2, #1
 346 00b2 9A40     		lsls	r2, r2, r3
 347              		.loc 1 172 21
 348 00b4 FB68     		ldr	r3, [r7, #12]
 349 00b6 1033     		adds	r3, r3, #16
 350 00b8 1946     		mov	r1, r3
 351              		.loc 1 172 45
 352 00ba 3B68     		ldr	r3, [r7]
 353 00bc 1340     		ands	r3, r3, r2
 354              		.loc 1 172 43
 355 00be 0B60     		str	r3, [r1]
 356              	.L21:
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set GPIO_CTL0 register */
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIO_CTL0(gpio_periph) = reg;
 357              		.loc 1 176 13
 358 00c0 FB68     		ldr	r3, [r7, #12]
 359              		.loc 1 176 36
 360 00c2 7A69     		ldr	r2, [r7, #20]
 361 00c4 1A60     		str	r2, [r3]
 362              	.L19:
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 363              		.loc 1 156 24 discriminator 2
 364 00c6 FB8B     		ldrh	r3, [r7, #30]
 365 00c8 0133     		adds	r3, r3, #1
 366 00ca FB83     		strh	r3, [r7, #30]	@ movhi
 367              	.L18:
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 368              		.loc 1 156 5 discriminator 1
 369 00cc FB8B     		ldrh	r3, [r7, #30]
 370 00ce 072B     		cmp	r3, #7
 371 00d0 C2D9     		bls	.L22
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* configure the eight high port pins with GPIO_CTL1 */
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     for(i = 8U;i < 16U;i++){
 372              		.loc 1 180 11
 373 00d2 0823     		movs	r3, #8
 374 00d4 FB83     		strh	r3, [r7, #30]	@ movhi
 375              		.loc 1 180 5
 376 00d6 3EE0     		b	.L23
 377              	.L27:
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 378              		.loc 1 181 16
 379 00d8 FB8B     		ldrh	r3, [r7, #30]
 380 00da 0122     		movs	r2, #1
 381 00dc 9A40     		lsls	r2, r2, r3
 382              		.loc 1 181 22
 383 00de 3B68     		ldr	r3, [r7]
 384 00e0 1340     		ands	r3, r3, r2
 385              		.loc 1 181 11
 386 00e2 002B     		cmp	r3, #0
 387 00e4 34D0     		beq	.L24
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg = GPIO_CTL1(gpio_periph);
 388              		.loc 1 182 19
 389 00e6 FB68     		ldr	r3, [r7, #12]
 390 00e8 0433     		adds	r3, r3, #4
 391              		.loc 1 182 17
 392 00ea 1B68     		ldr	r3, [r3]
 393 00ec 7B61     		str	r3, [r7, #20]
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* clear the specified pin mode bits */
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i - 8U);
 394              		.loc 1 185 21
 395 00ee FB8B     		ldrh	r3, [r7, #30]
 396 00f0 083B     		subs	r3, r3, #8
 397 00f2 9B00     		lsls	r3, r3, #2
 398 00f4 0F22     		movs	r2, #15
 399 00f6 02FA03F3 		lsl	r3, r2, r3
 400              		.loc 1 185 20
 401 00fa DB43     		mvns	r3, r3
 402              		.loc 1 185 17
 403 00fc 7A69     		ldr	r2, [r7, #20]
 404 00fe 1340     		ands	r3, r3, r2
 405 0100 7B61     		str	r3, [r7, #20]
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg |= GPIO_MODE_SET(i - 8U, temp_mode);
 406              		.loc 1 187 20
 407 0102 FB8B     		ldrh	r3, [r7, #30]
 408 0104 083B     		subs	r3, r3, #8
 409 0106 9B00     		lsls	r3, r3, #2
 410 0108 BA69     		ldr	r2, [r7, #24]
 411 010a 02FA03F3 		lsl	r3, r2, r3
 412              		.loc 1 187 17
 413 010e 7A69     		ldr	r2, [r7, #20]
 414 0110 1343     		orrs	r3, r3, r2
 415 0112 7B61     		str	r3, [r7, #20]
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set IPD or IPU */
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 416              		.loc 1 190 15
 417 0114 BB68     		ldr	r3, [r7, #8]
 418 0116 282B     		cmp	r3, #40
 419 0118 09D1     		bne	.L25
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 420              		.loc 1 192 55
 421 011a FB8B     		ldrh	r3, [r7, #30]
 422 011c 0122     		movs	r2, #1
 423 011e 9A40     		lsls	r2, r2, r3
 424              		.loc 1 192 17
 425 0120 FB68     		ldr	r3, [r7, #12]
 426 0122 1433     		adds	r3, r3, #20
 427 0124 1946     		mov	r1, r3
 428              		.loc 1 192 40
 429 0126 3B68     		ldr	r3, [r7]
 430 0128 1340     		ands	r3, r3, r2
 431              		.loc 1 192 38
 432 012a 0B60     		str	r3, [r1]
 433 012c 0BE0     		b	.L26
 434              	.L25:
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }else{
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* set the corresponding OCTL bit */
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 435              		.loc 1 195 19
 436 012e BB68     		ldr	r3, [r7, #8]
 437 0130 482B     		cmp	r3, #72
 438 0132 08D1     		bne	.L26
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 439              		.loc 1 196 60
 440 0134 FB8B     		ldrh	r3, [r7, #30]
 441 0136 0122     		movs	r2, #1
 442 0138 9A40     		lsls	r2, r2, r3
 443              		.loc 1 196 21
 444 013a FB68     		ldr	r3, [r7, #12]
 445 013c 1033     		adds	r3, r3, #16
 446 013e 1946     		mov	r1, r3
 447              		.loc 1 196 45
 448 0140 3B68     		ldr	r3, [r7]
 449 0142 1340     		ands	r3, r3, r2
 450              		.loc 1 196 43
 451 0144 0B60     		str	r3, [r1]
 452              	.L26:
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set GPIO_CTL1 register */
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIO_CTL1(gpio_periph) = reg;
 453              		.loc 1 200 13
 454 0146 FB68     		ldr	r3, [r7, #12]
 455 0148 0433     		adds	r3, r3, #4
 456 014a 1A46     		mov	r2, r3
 457              		.loc 1 200 36
 458 014c 7B69     		ldr	r3, [r7, #20]
 459 014e 1360     		str	r3, [r2]
 460              	.L24:
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 461              		.loc 1 180 25 discriminator 2
 462 0150 FB8B     		ldrh	r3, [r7, #30]
 463 0152 0133     		adds	r3, r3, #1
 464 0154 FB83     		strh	r3, [r7, #30]	@ movhi
 465              	.L23:
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 466              		.loc 1 180 5 discriminator 1
 467 0156 FB8B     		ldrh	r3, [r7, #30]
 468 0158 0F2B     		cmp	r3, #15
 469 015a BDD9     		bls	.L27
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 470              		.loc 1 203 1
 471 015c 00BF     		nop
 472 015e 00BF     		nop
 473 0160 2437     		adds	r7, r7, #36
 474              		.cfi_def_cfa_offset 4
 475 0162 BD46     		mov	sp, r7
 476              		.cfi_def_cfa_register 13
 477              		@ sp needed
 478 0164 80BC     		pop	{r7}
 479              		.cfi_restore 7
 480              		.cfi_def_cfa_offset 0
 481 0166 7047     		bx	lr
 482              		.cfi_endproc
 483              	.LFE118:
 485              		.section	.text.gpio_bit_set,"ax",%progbits
 486              		.align	1
 487              		.global	gpio_bit_set
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 491              		.fpu softvfp
 493              	gpio_bit_set:
 494              	.LFB119:
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      set GPIO pin
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_set(uint32_t gpio_periph,uint32_t pin)
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 495              		.loc 1 215 1
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 8
 498              		@ frame_needed = 1, uses_anonymous_args = 0
 499              		@ link register save eliminated.
 500 0000 80B4     		push	{r7}
 501              		.cfi_def_cfa_offset 4
 502              		.cfi_offset 7, -4
 503 0002 83B0     		sub	sp, sp, #12
 504              		.cfi_def_cfa_offset 16
 505 0004 00AF     		add	r7, sp, #0
 506              		.cfi_def_cfa_register 7
 507 0006 7860     		str	r0, [r7, #4]
 508 0008 3960     		str	r1, [r7]
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_BOP(gpio_periph) = (uint32_t)pin;
 509              		.loc 1 216 5
 510 000a 7B68     		ldr	r3, [r7, #4]
 511 000c 1033     		adds	r3, r3, #16
 512 000e 1A46     		mov	r2, r3
 513              		.loc 1 216 27
 514 0010 3B68     		ldr	r3, [r7]
 515 0012 1360     		str	r3, [r2]
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 516              		.loc 1 217 1
 517 0014 00BF     		nop
 518 0016 0C37     		adds	r7, r7, #12
 519              		.cfi_def_cfa_offset 4
 520 0018 BD46     		mov	sp, r7
 521              		.cfi_def_cfa_register 13
 522              		@ sp needed
 523 001a 80BC     		pop	{r7}
 524              		.cfi_restore 7
 525              		.cfi_def_cfa_offset 0
 526 001c 7047     		bx	lr
 527              		.cfi_endproc
 528              	.LFE119:
 530              		.section	.text.gpio_bit_reset,"ax",%progbits
 531              		.align	1
 532              		.global	gpio_bit_reset
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu softvfp
 538              	gpio_bit_reset:
 539              	.LFB120:
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset GPIO pin
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_reset(uint32_t gpio_periph,uint32_t pin)
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 540              		.loc 1 229 1
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 1, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 545 0000 80B4     		push	{r7}
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 83B0     		sub	sp, sp, #12
 549              		.cfi_def_cfa_offset 16
 550 0004 00AF     		add	r7, sp, #0
 551              		.cfi_def_cfa_register 7
 552 0006 7860     		str	r0, [r7, #4]
 553 0008 3960     		str	r1, [r7]
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_BC(gpio_periph) = (uint32_t)pin;
 554              		.loc 1 230 5
 555 000a 7B68     		ldr	r3, [r7, #4]
 556 000c 1433     		adds	r3, r3, #20
 557 000e 1A46     		mov	r2, r3
 558              		.loc 1 230 26
 559 0010 3B68     		ldr	r3, [r7]
 560 0012 1360     		str	r3, [r2]
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 561              		.loc 1 231 1
 562 0014 00BF     		nop
 563 0016 0C37     		adds	r7, r7, #12
 564              		.cfi_def_cfa_offset 4
 565 0018 BD46     		mov	sp, r7
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 001a 80BC     		pop	{r7}
 569              		.cfi_restore 7
 570              		.cfi_def_cfa_offset 0
 571 001c 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE120:
 575              		.section	.text.gpio_bit_write,"ax",%progbits
 576              		.align	1
 577              		.global	gpio_bit_write
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu softvfp
 583              	gpio_bit_write:
 584              	.LFB121:
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      write data to the specified GPIO pin
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  bit_value: SET or RESET
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        RESET: clear the port pin
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        SET: set the port pin
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_write(uint32_t gpio_periph,uint32_t pin,bit_status bit_value)
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 585              		.loc 1 246 1
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 16
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0002 85B0     		sub	sp, sp, #20
 594              		.cfi_def_cfa_offset 24
 595 0004 00AF     		add	r7, sp, #0
 596              		.cfi_def_cfa_register 7
 597 0006 F860     		str	r0, [r7, #12]
 598 0008 B960     		str	r1, [r7, #8]
 599 000a 1346     		mov	r3, r2
 600 000c FB71     		strb	r3, [r7, #7]
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(RESET != bit_value){
 601              		.loc 1 247 7
 602 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 603 0010 002B     		cmp	r3, #0
 604 0012 05D0     		beq	.L31
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         GPIO_BOP(gpio_periph) = (uint32_t)pin;
 605              		.loc 1 248 9
 606 0014 FB68     		ldr	r3, [r7, #12]
 607 0016 1033     		adds	r3, r3, #16
 608 0018 1A46     		mov	r2, r3
 609              		.loc 1 248 31
 610 001a BB68     		ldr	r3, [r7, #8]
 611 001c 1360     		str	r3, [r2]
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         GPIO_BC(gpio_periph) = (uint32_t)pin;
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 612              		.loc 1 252 1
 613 001e 04E0     		b	.L33
 614              	.L31:
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 615              		.loc 1 250 9
 616 0020 FB68     		ldr	r3, [r7, #12]
 617 0022 1433     		adds	r3, r3, #20
 618 0024 1A46     		mov	r2, r3
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 619              		.loc 1 250 30
 620 0026 BB68     		ldr	r3, [r7, #8]
 621 0028 1360     		str	r3, [r2]
 622              	.L33:
 623              		.loc 1 252 1
 624 002a 00BF     		nop
 625 002c 1437     		adds	r7, r7, #20
 626              		.cfi_def_cfa_offset 4
 627 002e BD46     		mov	sp, r7
 628              		.cfi_def_cfa_register 13
 629              		@ sp needed
 630 0030 80BC     		pop	{r7}
 631              		.cfi_restore 7
 632              		.cfi_def_cfa_offset 0
 633 0032 7047     		bx	lr
 634              		.cfi_endproc
 635              	.LFE121:
 637              		.section	.text.gpio_port_write,"ax",%progbits
 638              		.align	1
 639              		.global	gpio_port_write
 640              		.syntax unified
 641              		.thumb
 642              		.thumb_func
 643              		.fpu softvfp
 645              	gpio_port_write:
 646              	.LFB122:
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      write data to the specified GPIO port
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  data: specify the value to be written to the port output data register
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_port_write(uint32_t gpio_periph,uint16_t data)
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 647              		.loc 1 262 1
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 8
 650              		@ frame_needed = 1, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 652 0000 80B4     		push	{r7}
 653              		.cfi_def_cfa_offset 4
 654              		.cfi_offset 7, -4
 655 0002 83B0     		sub	sp, sp, #12
 656              		.cfi_def_cfa_offset 16
 657 0004 00AF     		add	r7, sp, #0
 658              		.cfi_def_cfa_register 7
 659 0006 7860     		str	r0, [r7, #4]
 660 0008 0B46     		mov	r3, r1
 661 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_OCTL(gpio_periph) = (uint32_t)data;
 662              		.loc 1 263 5
 663 000c 7B68     		ldr	r3, [r7, #4]
 664 000e 0C33     		adds	r3, r3, #12
 665 0010 1A46     		mov	r2, r3
 666              		.loc 1 263 30
 667 0012 7B88     		ldrh	r3, [r7, #2]
 668              		.loc 1 263 28
 669 0014 1360     		str	r3, [r2]
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 670              		.loc 1 264 1
 671 0016 00BF     		nop
 672 0018 0C37     		adds	r7, r7, #12
 673              		.cfi_def_cfa_offset 4
 674 001a BD46     		mov	sp, r7
 675              		.cfi_def_cfa_register 13
 676              		@ sp needed
 677 001c 80BC     		pop	{r7}
 678              		.cfi_restore 7
 679              		.cfi_def_cfa_offset 0
 680 001e 7047     		bx	lr
 681              		.cfi_endproc
 682              	.LFE122:
 684              		.section	.text.gpio_input_bit_get,"ax",%progbits
 685              		.align	1
 686              		.global	gpio_input_bit_get
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 690              		.fpu softvfp
 692              	gpio_input_bit_get:
 693              	.LFB123:
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO pin input status
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     input status of gpio pin: SET or RESET
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_input_bit_get(uint32_t gpio_periph,uint32_t pin)
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 694              		.loc 1 276 1
 695              		.cfi_startproc
 696              		@ args = 0, pretend = 0, frame = 8
 697              		@ frame_needed = 1, uses_anonymous_args = 0
 698              		@ link register save eliminated.
 699 0000 80B4     		push	{r7}
 700              		.cfi_def_cfa_offset 4
 701              		.cfi_offset 7, -4
 702 0002 83B0     		sub	sp, sp, #12
 703              		.cfi_def_cfa_offset 16
 704 0004 00AF     		add	r7, sp, #0
 705              		.cfi_def_cfa_register 7
 706 0006 7860     		str	r0, [r7, #4]
 707 0008 3960     		str	r1, [r7]
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((uint32_t)RESET != (GPIO_ISTAT(gpio_periph)&(pin))){
 708              		.loc 1 277 28
 709 000a 7B68     		ldr	r3, [r7, #4]
 710 000c 0833     		adds	r3, r3, #8
 711 000e 1A68     		ldr	r2, [r3]
 712              		.loc 1 277 51
 713 0010 3B68     		ldr	r3, [r7]
 714 0012 1340     		ands	r3, r3, r2
 715              		.loc 1 277 7
 716 0014 002B     		cmp	r3, #0
 717 0016 01D0     		beq	.L36
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET; 
 718              		.loc 1 278 16
 719 0018 0123     		movs	r3, #1
 720 001a 00E0     		b	.L37
 721              	.L36:
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 722              		.loc 1 280 16
 723 001c 0023     		movs	r3, #0
 724              	.L37:
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 725              		.loc 1 282 1
 726 001e 1846     		mov	r0, r3
 727 0020 0C37     		adds	r7, r7, #12
 728              		.cfi_def_cfa_offset 4
 729 0022 BD46     		mov	sp, r7
 730              		.cfi_def_cfa_register 13
 731              		@ sp needed
 732 0024 80BC     		pop	{r7}
 733              		.cfi_restore 7
 734              		.cfi_def_cfa_offset 0
 735 0026 7047     		bx	lr
 736              		.cfi_endproc
 737              	.LFE123:
 739              		.section	.text.gpio_input_port_get,"ax",%progbits
 740              		.align	1
 741              		.global	gpio_input_port_get
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 745              		.fpu softvfp
 747              	gpio_input_port_get:
 748              	.LFB124:
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO port input status
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     input status of gpio all pins
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** uint16_t gpio_input_port_get(uint32_t gpio_periph)
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 749              		.loc 1 291 1
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 8
 752              		@ frame_needed = 1, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 754 0000 80B4     		push	{r7}
 755              		.cfi_def_cfa_offset 4
 756              		.cfi_offset 7, -4
 757 0002 83B0     		sub	sp, sp, #12
 758              		.cfi_def_cfa_offset 16
 759 0004 00AF     		add	r7, sp, #0
 760              		.cfi_def_cfa_register 7
 761 0006 7860     		str	r0, [r7, #4]
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     return (uint16_t)(GPIO_ISTAT(gpio_periph));
 762              		.loc 1 292 23
 763 0008 7B68     		ldr	r3, [r7, #4]
 764 000a 0833     		adds	r3, r3, #8
 765 000c 1B68     		ldr	r3, [r3]
 766              		.loc 1 292 12
 767 000e 9BB2     		uxth	r3, r3
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 768              		.loc 1 293 1
 769 0010 1846     		mov	r0, r3
 770 0012 0C37     		adds	r7, r7, #12
 771              		.cfi_def_cfa_offset 4
 772 0014 BD46     		mov	sp, r7
 773              		.cfi_def_cfa_register 13
 774              		@ sp needed
 775 0016 80BC     		pop	{r7}
 776              		.cfi_restore 7
 777              		.cfi_def_cfa_offset 0
 778 0018 7047     		bx	lr
 779              		.cfi_endproc
 780              	.LFE124:
 782              		.section	.text.gpio_output_bit_get,"ax",%progbits
 783              		.align	1
 784              		.global	gpio_output_bit_get
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu softvfp
 790              	gpio_output_bit_get:
 791              	.LFB125:
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO pin output status
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     output status of gpio pin: SET or RESET
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_output_bit_get(uint32_t gpio_periph,uint32_t pin)
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 792              		.loc 1 305 1
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 8
 795              		@ frame_needed = 1, uses_anonymous_args = 0
 796              		@ link register save eliminated.
 797 0000 80B4     		push	{r7}
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 7, -4
 800 0002 83B0     		sub	sp, sp, #12
 801              		.cfi_def_cfa_offset 16
 802 0004 00AF     		add	r7, sp, #0
 803              		.cfi_def_cfa_register 7
 804 0006 7860     		str	r0, [r7, #4]
 805 0008 3960     		str	r1, [r7]
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((uint32_t)RESET !=(GPIO_OCTL(gpio_periph)&(pin))){
 806              		.loc 1 306 27
 807 000a 7B68     		ldr	r3, [r7, #4]
 808 000c 0C33     		adds	r3, r3, #12
 809 000e 1A68     		ldr	r2, [r3]
 810              		.loc 1 306 49
 811 0010 3B68     		ldr	r3, [r7]
 812 0012 1340     		ands	r3, r3, r2
 813              		.loc 1 306 7
 814 0014 002B     		cmp	r3, #0
 815 0016 01D0     		beq	.L41
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET;
 816              		.loc 1 307 16
 817 0018 0123     		movs	r3, #1
 818 001a 00E0     		b	.L42
 819              	.L41:
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 820              		.loc 1 309 16
 821 001c 0023     		movs	r3, #0
 822              	.L42:
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 823              		.loc 1 311 1
 824 001e 1846     		mov	r0, r3
 825 0020 0C37     		adds	r7, r7, #12
 826              		.cfi_def_cfa_offset 4
 827 0022 BD46     		mov	sp, r7
 828              		.cfi_def_cfa_register 13
 829              		@ sp needed
 830 0024 80BC     		pop	{r7}
 831              		.cfi_restore 7
 832              		.cfi_def_cfa_offset 0
 833 0026 7047     		bx	lr
 834              		.cfi_endproc
 835              	.LFE125:
 837              		.section	.text.gpio_output_port_get,"ax",%progbits
 838              		.align	1
 839              		.global	gpio_output_port_get
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 843              		.fpu softvfp
 845              	gpio_output_port_get:
 846              	.LFB126:
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO port output status
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     output status of gpio all pins
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** uint16_t gpio_output_port_get(uint32_t gpio_periph)
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 847              		.loc 1 320 1
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 8
 850              		@ frame_needed = 1, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 852 0000 80B4     		push	{r7}
 853              		.cfi_def_cfa_offset 4
 854              		.cfi_offset 7, -4
 855 0002 83B0     		sub	sp, sp, #12
 856              		.cfi_def_cfa_offset 16
 857 0004 00AF     		add	r7, sp, #0
 858              		.cfi_def_cfa_register 7
 859 0006 7860     		str	r0, [r7, #4]
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     return ((uint16_t)GPIO_OCTL(gpio_periph));
 860              		.loc 1 321 23
 861 0008 7B68     		ldr	r3, [r7, #4]
 862 000a 0C33     		adds	r3, r3, #12
 863 000c 1B68     		ldr	r3, [r3]
 864              		.loc 1 321 13
 865 000e 9BB2     		uxth	r3, r3
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 866              		.loc 1 322 1
 867 0010 1846     		mov	r0, r3
 868 0012 0C37     		adds	r7, r7, #12
 869              		.cfi_def_cfa_offset 4
 870 0014 BD46     		mov	sp, r7
 871              		.cfi_def_cfa_register 13
 872              		@ sp needed
 873 0016 80BC     		pop	{r7}
 874              		.cfi_restore 7
 875              		.cfi_def_cfa_offset 0
 876 0018 7047     		bx	lr
 877              		.cfi_endproc
 878              	.LFE126:
 880              		.section	.text.gpio_pin_remap_config,"ax",%progbits
 881              		.align	1
 882              		.global	gpio_pin_remap_config
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 886              		.fpu softvfp
 888              	gpio_pin_remap_config:
 889              	.LFB127:
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure GPIO pin remap
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_remap: select the pin to remap
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SPI0_REMAP: SPI0 remapping
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_I2C0_REMAP: I2C0 remapping
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART0_REMAP: USART0 remapping
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART1_REMAP: USART1 remapping
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART2_PARTIAL_REMAP: USART2 partial remapping
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART2_FULL_REMAP: USART2 full remapping
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER0_PARTIAL_REMAP: TIMER0 partial remapping 
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER0_FULL_REMAP: TIMER0 full remapping
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP0: TIMER1 partial remapping
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP1: TIMER1 partial remapping
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_FULL_REMAP: TIMER1 full remapping
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER2_PARTIAL_REMAP: TIMER2 partial remapping
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER2_FULL_REMAP: TIMER2 full remapping
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER3_REMAP: TIMER3 remapping
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN_PARTIAL_REMAP: CAN partial remapping(only for GD32F30X_HD devices and GD
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN_FULL_REMAP: CAN full remapping(only for GD32F30X_HD devices and GD32F30X
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN0_PARTIAL_REMAP: CAN0 partial remapping(only for GD32F30X_CL devices)
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN0_FULL_REMAP: CAN0 full remapping(only for GD32F30X_CL devices)
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PD01_REMAP: PD01 remapping
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER4CH3_IREMAP: TIMER4 channel3 internal remapping
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC0_ETRGINS_REMAP: ADC0 external trigger inserted conversion remapping(only
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC0_ETRGREG_REMAP: ADC0 external trigger regular conversion remapping(only 
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC1_ETRGINS_REMAP: ADC1 external trigger inserted conversion remapping(only
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC1_ETRGREG_REMAP: ADC1 external trigger regular conversion remapping(only 
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_REMAP: ENET remapping(only for GD32F30X_CL devices) 
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN1_REMAP: CAN1 remapping(only for GD32F30X_CL devices)
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_NONJTRST_REMAP: full SWJ(JTAG-DP + SW-DP),but without NJTRST
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_SWDPENABLE_REMAP: JTAG-DP disabled and SW-DP enabled
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_DISABLE_REMAP: JTAG-DP disabled and SW-DP disabled
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SPI2_REMAP: SPI2 remapping 
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1ITI1_REMAP: TIMER1 internal trigger 1 remapping(only for GD32F30X_CL d
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PTP_PPS_REMAP: ethernet PTP PPS remapping(only for GD32F30X_CL devices) 
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER8_REMAP: TIMER8 remapping
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER9_REMAP: TIMER9 remapping
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER10_REMAP: TIMER10 remapping
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER12_REMAP: TIMER12 remapping
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER13_REMAP: TIMER13 remapping
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EXMC_NADV_REMAP: EXMC_NADV connect/disconnect
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CTC_REMAP0: CTC remapping(PD15)
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CTC_REMAP1: CTC remapping(PF0)
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  newvalue: ENABLE or DISABLE
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_pin_remap_config(uint32_t remap, ControlStatus newvalue)
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 890              		.loc 1 373 1
 891              		.cfi_startproc
 892              		@ args = 0, pretend = 0, frame = 24
 893              		@ frame_needed = 1, uses_anonymous_args = 0
 894              		@ link register save eliminated.
 895 0000 80B4     		push	{r7}
 896              		.cfi_def_cfa_offset 4
 897              		.cfi_offset 7, -4
 898 0002 87B0     		sub	sp, sp, #28
 899              		.cfi_def_cfa_offset 32
 900 0004 00AF     		add	r7, sp, #0
 901              		.cfi_def_cfa_register 7
 902 0006 7860     		str	r0, [r7, #4]
 903 0008 0B46     		mov	r3, r1
 904 000a FB70     		strb	r3, [r7, #3]
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t remap1 = 0U, remap2 = 0U, temp_reg = 0U, temp_mask = 0U;
 905              		.loc 1 374 14
 906 000c 0023     		movs	r3, #0
 907 000e 3B61     		str	r3, [r7, #16]
 908              		.loc 1 374 27
 909 0010 0023     		movs	r3, #0
 910 0012 FB60     		str	r3, [r7, #12]
 911              		.loc 1 374 40
 912 0014 0023     		movs	r3, #0
 913 0016 7B61     		str	r3, [r7, #20]
 914              		.loc 1 374 55
 915 0018 0023     		movs	r3, #0
 916 001a BB60     		str	r3, [r7, #8]
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)0x80000000U) == (remap & 0x80000000U)){
 917              		.loc 1 376 32
 918 001c 7B68     		ldr	r3, [r7, #4]
 919              		.loc 1 376 7
 920 001e 002B     		cmp	r3, #0
 921 0020 03DA     		bge	.L46
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* get AFIO_PCF1 regiter value */
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg = AFIO_PCF1;
 922              		.loc 1 378 20
 923 0022 2E4B     		ldr	r3, .L55
 924              		.loc 1 378 18
 925 0024 1B68     		ldr	r3, [r3]
 926 0026 7B61     		str	r3, [r7, #20]
 927 0028 02E0     		b	.L47
 928              	.L46:
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* get AFIO_PCF0 regiter value */
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg = AFIO_PCF0;
 929              		.loc 1 381 20
 930 002a 2D4B     		ldr	r3, .L55+4
 931              		.loc 1 381 18
 932 002c 1B68     		ldr	r3, [r3]
 933 002e 7B61     		str	r3, [r7, #20]
 934              	.L47:
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     temp_mask = (remap & PCF_POSITION_MASK) >> 0x10U;
 935              		.loc 1 384 45
 936 0030 7B68     		ldr	r3, [r7, #4]
 937 0032 1B0C     		lsrs	r3, r3, #16
 938              		.loc 1 384 15
 939 0034 03F00F03 		and	r3, r3, #15
 940 0038 BB60     		str	r3, [r7, #8]
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     remap1 = remap & LSB_16BIT_MASK;
 941              		.loc 1 385 12
 942 003a 7B68     		ldr	r3, [r7, #4]
 943 003c 9BB2     		uxth	r3, r3
 944 003e 3B61     		str	r3, [r7, #16]
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* judge pin remap type */
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((PCF_LOCATION1_MASK | PCF_LOCATION2_MASK) == (remap & (PCF_LOCATION1_MASK | PCF_LOCATION2_MA
 945              		.loc 1 388 60
 946 0040 7B68     		ldr	r3, [r7, #4]
 947 0042 03F44013 		and	r3, r3, #3145728
 948              		.loc 1 388 7
 949 0046 B3F5401F 		cmp	r3, #3145728
 950 004a 0AD1     		bne	.L48
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= PCF_SWJCFG_MASK;
 951              		.loc 1 389 18
 952 004c 7B69     		ldr	r3, [r7, #20]
 953 004e 23F0E063 		bic	r3, r3, #117440512
 954 0052 7B61     		str	r3, [r7, #20]
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 &= PCF_SWJCFG_MASK;
 955              		.loc 1 390 19
 956 0054 224B     		ldr	r3, .L55+4
 957 0056 1B68     		ldr	r3, [r3]
 958 0058 214A     		ldr	r2, .L55+4
 959 005a 23F0E063 		bic	r3, r3, #117440512
 960 005e 1360     		str	r3, [r2]
 961 0060 21E0     		b	.L49
 962              	.L48:
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 963              		.loc 1 391 43
 964 0062 7B68     		ldr	r3, [r7, #4]
 965 0064 03F48013 		and	r3, r3, #1048576
 966              		.loc 1 391 13
 967 0068 002B     		cmp	r3, #0
 968 006a 0ED0     		beq	.L50
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         remap2 = ((uint32_t)0x03U) << temp_mask;
 969              		.loc 1 392 16
 970 006c 0322     		movs	r2, #3
 971 006e BB68     		ldr	r3, [r7, #8]
 972 0070 02FA03F3 		lsl	r3, r2, r3
 973 0074 FB60     		str	r3, [r7, #12]
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= ~remap2;
 974              		.loc 1 393 21
 975 0076 FB68     		ldr	r3, [r7, #12]
 976 0078 DB43     		mvns	r3, r3
 977              		.loc 1 393 18
 978 007a 7A69     		ldr	r2, [r7, #20]
 979 007c 1340     		ands	r3, r3, r2
 980 007e 7B61     		str	r3, [r7, #20]
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 981              		.loc 1 394 18
 982 0080 7B69     		ldr	r3, [r7, #20]
 983 0082 43F0E063 		orr	r3, r3, #117440512
 984 0086 7B61     		str	r3, [r7, #20]
 985 0088 0DE0     		b	.L49
 986              	.L50:
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= ~(remap1 << ((remap >> 0x15U)*0x10U));
 987              		.loc 1 396 41
 988 008a 7B68     		ldr	r3, [r7, #4]
 989 008c 5B0D     		lsrs	r3, r3, #21
 990              		.loc 1 396 50
 991 008e 1B01     		lsls	r3, r3, #4
 992              		.loc 1 396 30
 993 0090 3A69     		ldr	r2, [r7, #16]
 994 0092 02FA03F3 		lsl	r3, r2, r3
 995              		.loc 1 396 21
 996 0096 DB43     		mvns	r3, r3
 997              		.loc 1 396 18
 998 0098 7A69     		ldr	r2, [r7, #20]
 999 009a 1340     		ands	r3, r3, r2
 1000 009c 7B61     		str	r3, [r7, #20]
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 1001              		.loc 1 397 18
 1002 009e 7B69     		ldr	r3, [r7, #20]
 1003 00a0 43F0E063 		orr	r3, r3, #117440512
 1004 00a4 7B61     		str	r3, [r7, #20]
 1005              	.L49:
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* set pin remap value */
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(DISABLE != newvalue){
 1006              		.loc 1 401 7
 1007 00a6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1008 00a8 002B     		cmp	r3, #0
 1009 00aa 08D0     		beq	.L51
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= (remap1 << ((remap >> 0x15U)*0x10U));
 1010              		.loc 1 402 40
 1011 00ac 7B68     		ldr	r3, [r7, #4]
 1012 00ae 5B0D     		lsrs	r3, r3, #21
 1013              		.loc 1 402 49
 1014 00b0 1B01     		lsls	r3, r3, #4
 1015              		.loc 1 402 29
 1016 00b2 3A69     		ldr	r2, [r7, #16]
 1017 00b4 02FA03F3 		lsl	r3, r2, r3
 1018              		.loc 1 402 18
 1019 00b8 7A69     		ldr	r2, [r7, #20]
 1020 00ba 1343     		orrs	r3, r3, r2
 1021 00bc 7B61     		str	r3, [r7, #20]
 1022              	.L51:
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(AFIO_PCF1_FIELDS == (remap & AFIO_PCF1_FIELDS)){
 1023              		.loc 1 405 25
 1024 00be 7B68     		ldr	r3, [r7, #4]
 1025              		.loc 1 405 7
 1026 00c0 002B     		cmp	r3, #0
 1027 00c2 03DA     		bge	.L52
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* set AFIO_PCF1 regiter value */
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF1 = temp_reg;
 1028              		.loc 1 407 9
 1029 00c4 054A     		ldr	r2, .L55
 1030              		.loc 1 407 19
 1031 00c6 7B69     		ldr	r3, [r7, #20]
 1032 00c8 1360     		str	r3, [r2]
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* set AFIO_PCF0 regiter value */
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 = temp_reg;
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1033              		.loc 1 412 1
 1034 00ca 02E0     		b	.L54
 1035              	.L52:
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1036              		.loc 1 410 9
 1037 00cc 044A     		ldr	r2, .L55+4
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1038              		.loc 1 410 19
 1039 00ce 7B69     		ldr	r3, [r7, #20]
 1040 00d0 1360     		str	r3, [r2]
 1041              	.L54:
 1042              		.loc 1 412 1
 1043 00d2 00BF     		nop
 1044 00d4 1C37     		adds	r7, r7, #28
 1045              		.cfi_def_cfa_offset 4
 1046 00d6 BD46     		mov	sp, r7
 1047              		.cfi_def_cfa_register 13
 1048              		@ sp needed
 1049 00d8 80BC     		pop	{r7}
 1050              		.cfi_restore 7
 1051              		.cfi_def_cfa_offset 0
 1052 00da 7047     		bx	lr
 1053              	.L56:
 1054              		.align	2
 1055              	.L55:
 1056 00dc 1C000140 		.word	1073807388
 1057 00e0 04000140 		.word	1073807364
 1058              		.cfi_endproc
 1059              	.LFE127:
 1061              		.section	.text.gpio_exti_source_select,"ax",%progbits
 1062              		.align	1
 1063              		.global	gpio_exti_source_select
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1067              		.fpu softvfp
 1069              	gpio_exti_source_select:
 1070              	.LFB128:
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #ifdef GD32F30X_CL
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      select ethernet MII or RMII PHY
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  enet_sel: ethernet MII or RMII PHY selection
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_PHY_MII: configure ethernet MAC for connection with an MII PHY
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_PHY_RMII: configure ethernet MAC for connection with an RMII PHY
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_ethernet_phy_select(uint32_t enet_sel)
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* clear AFIO_PCF0_ENET_PHY_SEL bit */
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_PCF0 &= (uint32_t)(~AFIO_PCF0_ENET_PHY_SEL);
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* select MII or RMII PHY */
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_PCF0 |= (uint32_t)enet_sel;
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #endif /* GD32F30X_CL */
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      select GPIO pin exti sources
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_port: gpio event output port
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOA: output port source A
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOB: output port source B
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOC: output port source C
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOD: output port source D
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOE: output port source E 
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOF: output port source F
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOG: output port source G
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_pin: GPIO output pin source
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_SOURCE_x(x=0..15)
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_exti_source_select(uint8_t output_port, uint8_t output_pin)
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1071              		.loc 1 451 1
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 16
 1074              		@ frame_needed = 1, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 1076 0000 80B4     		push	{r7}
 1077              		.cfi_def_cfa_offset 4
 1078              		.cfi_offset 7, -4
 1079 0002 85B0     		sub	sp, sp, #20
 1080              		.cfi_def_cfa_offset 24
 1081 0004 00AF     		add	r7, sp, #0
 1082              		.cfi_def_cfa_register 7
 1083 0006 0346     		mov	r3, r0
 1084 0008 0A46     		mov	r2, r1
 1085 000a FB71     		strb	r3, [r7, #7]
 1086 000c 1346     		mov	r3, r2
 1087 000e BB71     		strb	r3, [r7, #6]
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t source = 0U;
 1088              		.loc 1 452 14
 1089 0010 0023     		movs	r3, #0
 1090 0012 FB60     		str	r3, [r7, #12]
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     source = ((uint32_t)0x0FU) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_EXTI_SOURCE_MASK));
 1091              		.loc 1 453 74
 1092 0014 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1093 0016 03F00303 		and	r3, r3, #3
 1094              		.loc 1 453 60
 1095 001a 9B00     		lsls	r3, r3, #2
 1096              		.loc 1 453 12
 1097 001c 0F22     		movs	r2, #15
 1098 001e 02FA03F3 		lsl	r3, r2, r3
 1099 0022 FB60     		str	r3, [r7, #12]
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* select EXTI sources */
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(GPIO_PIN_SOURCE_4 > output_pin){
 1100              		.loc 1 456 7
 1101 0024 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1102 0026 032B     		cmp	r3, #3
 1103 0028 13D8     		bhi	.L58
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI0/EXTI1/EXTI2/EXTI3 */
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS0 &= ~source;
 1104              		.loc 1 458 22
 1105 002a 2D4B     		ldr	r3, .L63
 1106 002c 1A68     		ldr	r2, [r3]
 1107              		.loc 1 458 25
 1108 002e FB68     		ldr	r3, [r7, #12]
 1109 0030 DB43     		mvns	r3, r3
 1110              		.loc 1 458 22
 1111 0032 2B49     		ldr	r1, .L63
 1112 0034 1340     		ands	r3, r3, r2
 1113 0036 0B60     		str	r3, [r1]
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS0 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1114              		.loc 1 459 22
 1115 0038 294B     		ldr	r3, .L63
 1116 003a 1A68     		ldr	r2, [r3]
 1117              		.loc 1 459 27
 1118 003c F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 1119              		.loc 1 459 92
 1120 003e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1121 0040 03F00303 		and	r3, r3, #3
 1122              		.loc 1 459 78
 1123 0044 9B00     		lsls	r3, r3, #2
 1124              		.loc 1 459 50
 1125 0046 01FA03F3 		lsl	r3, r1, r3
 1126              		.loc 1 459 22
 1127 004a 2549     		ldr	r1, .L63
 1128 004c 1343     		orrs	r3, r3, r2
 1129 004e 0B60     		str	r3, [r1]
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI4/EXTI5/EXTI6/EXTI7 */
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 &= ~source;
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 &= ~source;
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI12/EXTI13/EXTI14/EXTI15 */
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 &= ~source;
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1130              		.loc 1 473 1
 1131 0050 40E0     		b	.L62
 1132              	.L58:
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 1133              		.loc 1 460 13
 1134 0052 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1135 0054 072B     		cmp	r3, #7
 1136 0056 13D8     		bhi	.L60
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1137              		.loc 1 462 22
 1138 0058 224B     		ldr	r3, .L63+4
 1139 005a 1A68     		ldr	r2, [r3]
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1140              		.loc 1 462 25
 1141 005c FB68     		ldr	r3, [r7, #12]
 1142 005e DB43     		mvns	r3, r3
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1143              		.loc 1 462 22
 1144 0060 2049     		ldr	r1, .L63+4
 1145 0062 1340     		ands	r3, r3, r2
 1146 0064 0B60     		str	r3, [r1]
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1147              		.loc 1 463 22
 1148 0066 1F4B     		ldr	r3, .L63+4
 1149 0068 1A68     		ldr	r2, [r3]
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1150              		.loc 1 463 27
 1151 006a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1152              		.loc 1 463 92
 1153 006c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1154 006e 03F00303 		and	r3, r3, #3
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1155              		.loc 1 463 78
 1156 0072 9B00     		lsls	r3, r3, #2
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1157              		.loc 1 463 50
 1158 0074 01FA03F3 		lsl	r3, r1, r3
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1159              		.loc 1 463 22
 1160 0078 1A49     		ldr	r1, .L63+4
 1161 007a 1343     		orrs	r3, r3, r2
 1162 007c 0B60     		str	r3, [r1]
 1163              		.loc 1 473 1
 1164 007e 29E0     		b	.L62
 1165              	.L60:
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 1166              		.loc 1 464 13
 1167 0080 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1168 0082 0B2B     		cmp	r3, #11
 1169 0084 13D8     		bhi	.L61
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1170              		.loc 1 466 22
 1171 0086 184B     		ldr	r3, .L63+8
 1172 0088 1A68     		ldr	r2, [r3]
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1173              		.loc 1 466 25
 1174 008a FB68     		ldr	r3, [r7, #12]
 1175 008c DB43     		mvns	r3, r3
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1176              		.loc 1 466 22
 1177 008e 1649     		ldr	r1, .L63+8
 1178 0090 1340     		ands	r3, r3, r2
 1179 0092 0B60     		str	r3, [r1]
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1180              		.loc 1 467 22
 1181 0094 144B     		ldr	r3, .L63+8
 1182 0096 1A68     		ldr	r2, [r3]
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1183              		.loc 1 467 27
 1184 0098 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1185              		.loc 1 467 92
 1186 009a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1187 009c 03F00303 		and	r3, r3, #3
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1188              		.loc 1 467 78
 1189 00a0 9B00     		lsls	r3, r3, #2
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1190              		.loc 1 467 50
 1191 00a2 01FA03F3 		lsl	r3, r1, r3
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 1192              		.loc 1 467 22
 1193 00a6 1049     		ldr	r1, .L63+8
 1194 00a8 1343     		orrs	r3, r3, r2
 1195 00aa 0B60     		str	r3, [r1]
 1196              		.loc 1 473 1
 1197 00ac 12E0     		b	.L62
 1198              	.L61:
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1199              		.loc 1 470 22
 1200 00ae 0F4B     		ldr	r3, .L63+12
 1201 00b0 1A68     		ldr	r2, [r3]
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1202              		.loc 1 470 25
 1203 00b2 FB68     		ldr	r3, [r7, #12]
 1204 00b4 DB43     		mvns	r3, r3
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1205              		.loc 1 470 22
 1206 00b6 0D49     		ldr	r1, .L63+12
 1207 00b8 1340     		ands	r3, r3, r2
 1208 00ba 0B60     		str	r3, [r1]
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1209              		.loc 1 471 22
 1210 00bc 0B4B     		ldr	r3, .L63+12
 1211 00be 1A68     		ldr	r2, [r3]
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1212              		.loc 1 471 27
 1213 00c0 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1214              		.loc 1 471 92
 1215 00c2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1216 00c4 03F00303 		and	r3, r3, #3
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1217              		.loc 1 471 78
 1218 00c8 9B00     		lsls	r3, r3, #2
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1219              		.loc 1 471 50
 1220 00ca 01FA03F3 		lsl	r3, r1, r3
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 1221              		.loc 1 471 22
 1222 00ce 0749     		ldr	r1, .L63+12
 1223 00d0 1343     		orrs	r3, r3, r2
 1224 00d2 0B60     		str	r3, [r1]
 1225              	.L62:
 1226              		.loc 1 473 1
 1227 00d4 00BF     		nop
 1228 00d6 1437     		adds	r7, r7, #20
 1229              		.cfi_def_cfa_offset 4
 1230 00d8 BD46     		mov	sp, r7
 1231              		.cfi_def_cfa_register 13
 1232              		@ sp needed
 1233 00da 80BC     		pop	{r7}
 1234              		.cfi_restore 7
 1235              		.cfi_def_cfa_offset 0
 1236 00dc 7047     		bx	lr
 1237              	.L64:
 1238 00de 00BF     		.align	2
 1239              	.L63:
 1240 00e0 08000140 		.word	1073807368
 1241 00e4 0C000140 		.word	1073807372
 1242 00e8 10000140 		.word	1073807376
 1243 00ec 14000140 		.word	1073807380
 1244              		.cfi_endproc
 1245              	.LFE128:
 1247              		.section	.text.gpio_event_output_config,"ax",%progbits
 1248              		.align	1
 1249              		.global	gpio_event_output_config
 1250              		.syntax unified
 1251              		.thumb
 1252              		.thumb_func
 1253              		.fpu softvfp
 1255              	gpio_event_output_config:
 1256              	.LFB129:
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure GPIO pin event output
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_port: gpio event output port
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOA: event output port A
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOB: event output port B
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOC: event output port C
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOD: event output port D
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOE: event output port E
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_pin: GPIO event output pin
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PIN_x(x=0..15)
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_config(uint8_t output_port, uint8_t output_pin)
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1257              		.loc 1 491 1
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 16
 1260              		@ frame_needed = 1, uses_anonymous_args = 0
 1261              		@ link register save eliminated.
 1262 0000 80B4     		push	{r7}
 1263              		.cfi_def_cfa_offset 4
 1264              		.cfi_offset 7, -4
 1265 0002 85B0     		sub	sp, sp, #20
 1266              		.cfi_def_cfa_offset 24
 1267 0004 00AF     		add	r7, sp, #0
 1268              		.cfi_def_cfa_register 7
 1269 0006 0346     		mov	r3, r0
 1270 0008 0A46     		mov	r2, r1
 1271 000a FB71     		strb	r3, [r7, #7]
 1272 000c 1346     		mov	r3, r2
 1273 000e BB71     		strb	r3, [r7, #6]
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg = 0U;
 1274              		.loc 1 492 14
 1275 0010 0023     		movs	r3, #0
 1276 0012 FB60     		str	r3, [r7, #12]
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg = AFIO_EC;
 1277              		.loc 1 493 11
 1278 0014 0B4B     		ldr	r3, .L66
 1279              		.loc 1 493 9
 1280 0016 1B68     		ldr	r3, [r3]
 1281 0018 FB60     		str	r3, [r7, #12]
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* clear AFIO_EC_PORT and AFIO_EC_PIN bits */
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg &= (uint32_t)(~(AFIO_EC_PORT|AFIO_EC_PIN));
 1282              		.loc 1 496 9
 1283 001a FB68     		ldr	r3, [r7, #12]
 1284 001c 23F07F03 		bic	r3, r3, #127
 1285 0020 FB60     		str	r3, [r7, #12]
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg |= (uint32_t)((uint32_t)output_port << GPIO_OUTPUT_PORT_OFFSET);
 1286              		.loc 1 498 23
 1287 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1288              		.loc 1 498 12
 1289 0024 1B01     		lsls	r3, r3, #4
 1290              		.loc 1 498 9
 1291 0026 FA68     		ldr	r2, [r7, #12]
 1292 0028 1343     		orrs	r3, r3, r2
 1293 002a FB60     		str	r3, [r7, #12]
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg |= (uint32_t)output_pin;
 1294              		.loc 1 499 12
 1295 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1296              		.loc 1 499 9
 1297 002e FA68     		ldr	r2, [r7, #12]
 1298 0030 1343     		orrs	r3, r3, r2
 1299 0032 FB60     		str	r3, [r7, #12]
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC = reg;
 1300              		.loc 1 501 5
 1301 0034 034A     		ldr	r2, .L66
 1302              		.loc 1 501 13
 1303 0036 FB68     		ldr	r3, [r7, #12]
 1304 0038 1360     		str	r3, [r2]
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1305              		.loc 1 502 1
 1306 003a 00BF     		nop
 1307 003c 1437     		adds	r7, r7, #20
 1308              		.cfi_def_cfa_offset 4
 1309 003e BD46     		mov	sp, r7
 1310              		.cfi_def_cfa_register 13
 1311              		@ sp needed
 1312 0040 80BC     		pop	{r7}
 1313              		.cfi_restore 7
 1314              		.cfi_def_cfa_offset 0
 1315 0042 7047     		bx	lr
 1316              	.L67:
 1317              		.align	2
 1318              	.L66:
 1319 0044 00000140 		.word	1073807360
 1320              		.cfi_endproc
 1321              	.LFE129:
 1323              		.section	.text.gpio_event_output_enable,"ax",%progbits
 1324              		.align	1
 1325              		.global	gpio_event_output_enable
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu softvfp
 1331              	gpio_event_output_enable:
 1332              	.LFB130:
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      enable GPIO pin event output
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_enable(void)
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1333              		.loc 1 511 1
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 1, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338 0000 80B4     		push	{r7}
 1339              		.cfi_def_cfa_offset 4
 1340              		.cfi_offset 7, -4
 1341 0002 00AF     		add	r7, sp, #0
 1342              		.cfi_def_cfa_register 7
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC |= AFIO_EC_EOE;
 1343              		.loc 1 512 13
 1344 0004 044B     		ldr	r3, .L69
 1345 0006 1B68     		ldr	r3, [r3]
 1346 0008 034A     		ldr	r2, .L69
 1347 000a 43F08003 		orr	r3, r3, #128
 1348 000e 1360     		str	r3, [r2]
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1349              		.loc 1 513 1
 1350 0010 00BF     		nop
 1351 0012 BD46     		mov	sp, r7
 1352              		.cfi_def_cfa_register 13
 1353              		@ sp needed
 1354 0014 80BC     		pop	{r7}
 1355              		.cfi_restore 7
 1356              		.cfi_def_cfa_offset 0
 1357 0016 7047     		bx	lr
 1358              	.L70:
 1359              		.align	2
 1360              	.L69:
 1361 0018 00000140 		.word	1073807360
 1362              		.cfi_endproc
 1363              	.LFE130:
 1365              		.section	.text.gpio_event_output_disable,"ax",%progbits
 1366              		.align	1
 1367              		.global	gpio_event_output_disable
 1368              		.syntax unified
 1369              		.thumb
 1370              		.thumb_func
 1371              		.fpu softvfp
 1373              	gpio_event_output_disable:
 1374              	.LFB131:
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      disable GPIO pin event output
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_disable(void)
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1375              		.loc 1 522 1
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 1, uses_anonymous_args = 0
 1379              		@ link register save eliminated.
 1380 0000 80B4     		push	{r7}
 1381              		.cfi_def_cfa_offset 4
 1382              		.cfi_offset 7, -4
 1383 0002 00AF     		add	r7, sp, #0
 1384              		.cfi_def_cfa_register 7
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC &= (uint32_t)(~AFIO_EC_EOE);
 1385              		.loc 1 523 13
 1386 0004 044B     		ldr	r3, .L72
 1387 0006 1B68     		ldr	r3, [r3]
 1388 0008 034A     		ldr	r2, .L72
 1389 000a 23F08003 		bic	r3, r3, #128
 1390 000e 1360     		str	r3, [r2]
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1391              		.loc 1 524 1
 1392 0010 00BF     		nop
 1393 0012 BD46     		mov	sp, r7
 1394              		.cfi_def_cfa_register 13
 1395              		@ sp needed
 1396 0014 80BC     		pop	{r7}
 1397              		.cfi_restore 7
 1398              		.cfi_def_cfa_offset 0
 1399 0016 7047     		bx	lr
 1400              	.L73:
 1401              		.align	2
 1402              	.L72:
 1403 0018 00000140 		.word	1073807360
 1404              		.cfi_endproc
 1405              	.LFE131:
 1407              		.section	.text.gpio_pin_lock,"ax",%progbits
 1408              		.align	1
 1409              		.global	gpio_pin_lock
 1410              		.syntax unified
 1411              		.thumb
 1412              		.thumb_func
 1413              		.fpu softvfp
 1415              	gpio_pin_lock:
 1416              	.LFB132:
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      lock GPIO pin
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_pin_lock(uint32_t gpio_periph,uint32_t pin)
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1417              		.loc 1 536 1
 1418              		.cfi_startproc
 1419              		@ args = 0, pretend = 0, frame = 16
 1420              		@ frame_needed = 1, uses_anonymous_args = 0
 1421              		@ link register save eliminated.
 1422 0000 80B4     		push	{r7}
 1423              		.cfi_def_cfa_offset 4
 1424              		.cfi_offset 7, -4
 1425 0002 85B0     		sub	sp, sp, #20
 1426              		.cfi_def_cfa_offset 24
 1427 0004 00AF     		add	r7, sp, #0
 1428              		.cfi_def_cfa_register 7
 1429 0006 7860     		str	r0, [r7, #4]
 1430 0008 3960     		str	r1, [r7]
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t lock = 0x00010000U;
 1431              		.loc 1 537 14
 1432 000a 4FF48033 		mov	r3, #65536
 1433 000e FB60     		str	r3, [r7, #12]
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock |= pin;
 1434              		.loc 1 538 10
 1435 0010 FA68     		ldr	r2, [r7, #12]
 1436 0012 3B68     		ldr	r3, [r7]
 1437 0014 1343     		orrs	r3, r3, r2
 1438 0016 FB60     		str	r3, [r7, #12]
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* lock key writing sequence: write 1 -> write 0 -> write 1 -> read 0 -> read 1 */
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1439              		.loc 1 541 5
 1440 0018 7B68     		ldr	r3, [r7, #4]
 1441 001a 1833     		adds	r3, r3, #24
 1442 001c 1A46     		mov	r2, r3
 1443              		.loc 1 541 28
 1444 001e FB68     		ldr	r3, [r7, #12]
 1445 0020 1360     		str	r3, [r2]
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)pin;
 1446              		.loc 1 542 5
 1447 0022 7B68     		ldr	r3, [r7, #4]
 1448 0024 1833     		adds	r3, r3, #24
 1449 0026 1A46     		mov	r2, r3
 1450              		.loc 1 542 28
 1451 0028 3B68     		ldr	r3, [r7]
 1452 002a 1360     		str	r3, [r2]
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1453              		.loc 1 543 5
 1454 002c 7B68     		ldr	r3, [r7, #4]
 1455 002e 1833     		adds	r3, r3, #24
 1456 0030 1A46     		mov	r2, r3
 1457              		.loc 1 543 28
 1458 0032 FB68     		ldr	r3, [r7, #12]
 1459 0034 1360     		str	r3, [r2]
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1460              		.loc 1 544 12
 1461 0036 7B68     		ldr	r3, [r7, #4]
 1462 0038 1833     		adds	r3, r3, #24
 1463              		.loc 1 544 10
 1464 003a 1B68     		ldr	r3, [r3]
 1465 003c FB60     		str	r3, [r7, #12]
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1466              		.loc 1 545 12
 1467 003e 7B68     		ldr	r3, [r7, #4]
 1468 0040 1833     		adds	r3, r3, #24
 1469              		.loc 1 545 10
 1470 0042 1B68     		ldr	r3, [r3]
 1471 0044 FB60     		str	r3, [r7, #12]
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1472              		.loc 1 546 1
 1473 0046 00BF     		nop
 1474 0048 1437     		adds	r7, r7, #20
 1475              		.cfi_def_cfa_offset 4
 1476 004a BD46     		mov	sp, r7
 1477              		.cfi_def_cfa_register 13
 1478              		@ sp needed
 1479 004c 80BC     		pop	{r7}
 1480              		.cfi_restore 7
 1481              		.cfi_def_cfa_offset 0
 1482 004e 7047     		bx	lr
 1483              		.cfi_endproc
 1484              	.LFE132:
 1486              		.section	.text.gpio_compensation_config,"ax",%progbits
 1487              		.align	1
 1488              		.global	gpio_compensation_config
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu softvfp
 1494              	gpio_compensation_config:
 1495              	.LFB133:
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure the I/O compensation cell
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  compensation: specifies the I/O compensation cell mode
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_COMPENSATION_ENABLE: I/O compensation cell is enabled
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_COMPENSATION_DISABLE: I/O compensation cell is disabled
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_compensation_config(uint32_t compensation)
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1496              		.loc 1 558 1
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 16
 1499              		@ frame_needed = 1, uses_anonymous_args = 0
 1500              		@ link register save eliminated.
 1501 0000 80B4     		push	{r7}
 1502              		.cfi_def_cfa_offset 4
 1503              		.cfi_offset 7, -4
 1504 0002 85B0     		sub	sp, sp, #20
 1505              		.cfi_def_cfa_offset 24
 1506 0004 00AF     		add	r7, sp, #0
 1507              		.cfi_def_cfa_register 7
 1508 0006 7860     		str	r0, [r7, #4]
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg;
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg = AFIO_CPSCTL;
 1509              		.loc 1 560 11
 1510 0008 084B     		ldr	r3, .L76
 1511              		.loc 1 560 9
 1512 000a 1B68     		ldr	r3, [r3]
 1513 000c FB60     		str	r3, [r7, #12]
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* reset the AFIO_CPSCTL_CPS_EN bit and set according to gpio_compensation */
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg &= ~AFIO_CPSCTL_CPS_EN;
 1514              		.loc 1 563 9
 1515 000e FB68     		ldr	r3, [r7, #12]
 1516 0010 23F00103 		bic	r3, r3, #1
 1517 0014 FB60     		str	r3, [r7, #12]
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_CPSCTL = (reg | compensation);
 1518              		.loc 1 564 5
 1519 0016 0549     		ldr	r1, .L76
 1520              		.loc 1 564 24
 1521 0018 FA68     		ldr	r2, [r7, #12]
 1522 001a 7B68     		ldr	r3, [r7, #4]
 1523 001c 1343     		orrs	r3, r3, r2
 1524              		.loc 1 564 17
 1525 001e 0B60     		str	r3, [r1]
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1526              		.loc 1 565 1
 1527 0020 00BF     		nop
 1528 0022 1437     		adds	r7, r7, #20
 1529              		.cfi_def_cfa_offset 4
 1530 0024 BD46     		mov	sp, r7
 1531              		.cfi_def_cfa_register 13
 1532              		@ sp needed
 1533 0026 80BC     		pop	{r7}
 1534              		.cfi_restore 7
 1535              		.cfi_def_cfa_offset 0
 1536 0028 7047     		bx	lr
 1537              	.L77:
 1538 002a 00BF     		.align	2
 1539              	.L76:
 1540 002c 20000140 		.word	1073807392
 1541              		.cfi_endproc
 1542              	.LFE133:
 1544              		.section	.text.gpio_compensation_flag_get,"ax",%progbits
 1545              		.align	1
 1546              		.global	gpio_compensation_flag_get
 1547              		.syntax unified
 1548              		.thumb
 1549              		.thumb_func
 1550              		.fpu softvfp
 1552              	gpio_compensation_flag_get:
 1553              	.LFB134:
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      check the I/O compensation cell is ready or not
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     FlagStatus: SET or RESET
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****   */
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_compensation_flag_get(void)
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1554              		.loc 1 574 1
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 1, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 1559 0000 80B4     		push	{r7}
 1560              		.cfi_def_cfa_offset 4
 1561              		.cfi_offset 7, -4
 1562 0002 00AF     		add	r7, sp, #0
 1563              		.cfi_def_cfa_register 7
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)RESET) != (AFIO_CPSCTL & AFIO_CPSCTL_CPS_RDY)){
 1564              		.loc 1 575 30
 1565 0004 064B     		ldr	r3, .L81
 1566 0006 1B68     		ldr	r3, [r3]
 1567              		.loc 1 575 42
 1568 0008 03F48073 		and	r3, r3, #256
 1569              		.loc 1 575 7
 1570 000c 002B     		cmp	r3, #0
 1571 000e 01D0     		beq	.L79
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET;
 1572              		.loc 1 576 16
 1573 0010 0123     		movs	r3, #1
 1574 0012 00E0     		b	.L80
 1575              	.L79:
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 1576              		.loc 1 578 16
 1577 0014 0023     		movs	r3, #0
 1578              	.L80:
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1579              		.loc 1 580 1
 1580 0016 1846     		mov	r0, r3
 1581 0018 BD46     		mov	sp, r7
 1582              		.cfi_def_cfa_register 13
 1583              		@ sp needed
 1584 001a 80BC     		pop	{r7}
 1585              		.cfi_restore 7
 1586              		.cfi_def_cfa_offset 0
 1587 001c 7047     		bx	lr
 1588              	.L82:
 1589 001e 00BF     		.align	2
 1590              	.L81:
 1591 0020 20000140 		.word	1073807392
 1592              		.cfi_endproc
 1593              	.LFE134:
 1595              		.text
 1596              	.Letext0:
 1597              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 1598              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 1599              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 1600              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 1601              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1602              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 1603              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_gpio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_gpio.c
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:16     .text.gpio_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:24     .text.gpio_deinit:00000000 gpio_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:169    .text.gpio_deinit:000000f4 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:180    .text.gpio_afio_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:187    .text.gpio_afio_deinit:00000000 gpio_afio_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:212    .text.gpio_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:219    .text.gpio_init:00000000 gpio_init
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:486    .text.gpio_bit_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:493    .text.gpio_bit_set:00000000 gpio_bit_set
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:531    .text.gpio_bit_reset:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:538    .text.gpio_bit_reset:00000000 gpio_bit_reset
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:576    .text.gpio_bit_write:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:583    .text.gpio_bit_write:00000000 gpio_bit_write
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:638    .text.gpio_port_write:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:645    .text.gpio_port_write:00000000 gpio_port_write
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:685    .text.gpio_input_bit_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:692    .text.gpio_input_bit_get:00000000 gpio_input_bit_get
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:740    .text.gpio_input_port_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:747    .text.gpio_input_port_get:00000000 gpio_input_port_get
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:783    .text.gpio_output_bit_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:790    .text.gpio_output_bit_get:00000000 gpio_output_bit_get
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:838    .text.gpio_output_port_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:845    .text.gpio_output_port_get:00000000 gpio_output_port_get
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:881    .text.gpio_pin_remap_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:888    .text.gpio_pin_remap_config:00000000 gpio_pin_remap_config
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1056   .text.gpio_pin_remap_config:000000dc $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1062   .text.gpio_exti_source_select:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1069   .text.gpio_exti_source_select:00000000 gpio_exti_source_select
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1240   .text.gpio_exti_source_select:000000e0 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1248   .text.gpio_event_output_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1255   .text.gpio_event_output_config:00000000 gpio_event_output_config
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1319   .text.gpio_event_output_config:00000044 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1324   .text.gpio_event_output_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1331   .text.gpio_event_output_enable:00000000 gpio_event_output_enable
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1361   .text.gpio_event_output_enable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1366   .text.gpio_event_output_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1373   .text.gpio_event_output_disable:00000000 gpio_event_output_disable
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1403   .text.gpio_event_output_disable:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1408   .text.gpio_pin_lock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1415   .text.gpio_pin_lock:00000000 gpio_pin_lock
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1487   .text.gpio_compensation_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1494   .text.gpio_compensation_config:00000000 gpio_compensation_config
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1540   .text.gpio_compensation_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1545   .text.gpio_compensation_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1552   .text.gpio_compensation_flag_get:00000000 gpio_compensation_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccc4wgUO.s:1591   .text.gpio_compensation_flag_get:00000020 $d
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_gpio.h.41.56d044d82fdbe54fbcc5f457c310348e

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
