# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 17
attribute \src "dut.sv:2.1-54.10"
module \nested_struct_nopack
  wire width 62 $0\processed_data
  wire $auto$rtlil.cc:2957:Not$4
  wire $auto$rtlil.cc:3004:And$12
  wire width 4 $auto$rtlil.cc:3005:Or$16
  wire width 32 $auto$rtlil.cc:3006:Xor$10
  wire width 16 $auto$rtlil.cc:3017:Add$14
  wire width 8 $auto$rtlil.cc:3017:Add$8
  wire width 62 $auto$rtlil.cc:3092:Mux$2
  wire width 62 $auto$rtlil.cc:3092:Mux$6
  attribute \src "dut.sv:5.18-5.21"
  wire input 3 \clk
  attribute \src "dut.sv:3.25-3.32"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:23.21-23.30"
  wire width 62 \in_struct
  wire \in_struct.base.addr
  wire \in_struct.base.data
  wire \in_struct.base.valid
  attribute \src "dut.sv:4.25-4.33"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:24.21-24.31"
  wire width 62 \out_struct
  attribute \src "dut.sv:25.21-25.35"
  wire width 62 \processed_data
  wire \processed_data.base.addr
  wire \processed_data.base.data
  wire \processed_data.base.valid
  attribute \src "dut.sv:6.18-6.21"
  wire input 4 \rst
  cell $and $auto$expression.cpp:292:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_struct.base.valid
    connect \B \in_struct [0]
    connect \Y $auto$rtlil.cc:3004:And$12
  end
  cell $or $auto$expression.cpp:296:import_operation$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \in_struct [4:1]
    connect \B 4'1010
    connect \Y $auto$rtlil.cc:3005:Or$16
  end
  cell $xor $auto$expression.cpp:300:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \in_struct.base.data
    connect \B 32'11011110101011011011111011101111
    connect \Y $auto$rtlil.cc:3006:Xor$10
  end
  cell $add $auto$expression.cpp:308:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_struct [20:5]
    connect \B 16'0000000001100100
    connect \Y $auto$rtlil.cc:3017:Add$14
  end
  cell $add $auto$expression.cpp:308:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \in_struct.base.addr
    connect \B 8'00000001
    connect \Y $auto$rtlil.cc:3017:Add$8
  end
  cell $not $auto$process.cpp:1063:import_statement_sync$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $auto$rtlil.cc:2957:Not$4
  end
  cell $mux $auto$process.cpp:1284:import_assignment_sync$1
    parameter \WIDTH 62
    connect \A \out_struct
    connect \B 62'00000000000000000000000000000000000000000000000000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:1284:import_assignment_sync$5
    parameter \WIDTH 62
    connect \A \out_struct
    connect \B \processed_data
    connect \S $auto$rtlil.cc:2957:Not$4
    connect \Y $auto$rtlil.cc:3092:Mux$6
  end
  attribute \always_ff 1
  attribute \src "dut.sv:31.5-37.8"
  process $proc$dut.sv:31$1
    sync posedge \clk
      update \out_struct $auto$rtlil.cc:3092:Mux$2
      update \out_struct $auto$rtlil.cc:3092:Mux$6
  end
  attribute \always_comb 1
  attribute \src "dut.sv:40.5-52.8"
  process $proc$dut.sv:40$1
    assign \processed_data \in_struct
    assign \processed_data.base.addr $auto$rtlil.cc:3017:Add$8 [0]
    assign \processed_data.base.data $auto$rtlil.cc:3006:Xor$10 [0]
    assign \processed_data.base.valid $auto$rtlil.cc:3004:And$12
    assign \processed_data [20:5] $auto$rtlil.cc:3017:Add$14
    assign \processed_data [4:1] $auto$rtlil.cc:3005:Or$16
    assign \processed_data [0] \in_struct.base.valid
    sync always
      update \processed_data $0\processed_data
  end
  connect \in_struct \in_data
  connect \out_data \out_struct
end
