# ####################################################################

#  Created by Genus(TM) Synthesis Solution 16.12-s027_1 on Sat Jul 29 09:48:27 +0800 2023

# ####################################################################

set sdc_version 1.7

set_units -capacitance 1000.0fF
set_units -time 1000.0ps

# Set the current design
current_design TOP

create_clock -name "clock_clk" -add -period 5.0 -waveform {0.0 2.5} [get_pins u_ITF/u_CLK/u_CLKREL_SysClk/clk_out]
create_clock -name "clock_sck" -add -period 10.0 -waveform {0.0 5.0} [get_pins u_ITF/u_CLK/u_CLKREL_OffClk/clk_out]
set_load -pin_load -max 1.0 [get_ports O_PLLLock_PAD]
set_load -pin_load -max 1.0 [get_ports O_DatOE_PAD]
set_load -pin_load -max 1.0 [get_ports O_DatRdy_PAD]
set_load -pin_load -max 1.0 [get_ports O_DatVld_PAD]
set_load -pin_load -max 1.0 [get_ports O_DatLast_PAD]
set_load -pin_load -max 1.0 [get_ports O_CmdVld_PAD]
set_load -pin_load -max 1.0 [get_ports O_MonDat_PAD]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[127]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[126]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[125]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[124]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[123]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[122]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[121]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[120]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[119]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[118]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[117]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[116]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[115]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[114]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[113]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[112]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[111]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[110]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[109]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[108]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[107]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[106]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[105]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[104]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[103]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[102]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[101]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[100]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[99]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[98]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[97]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[96]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[95]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[94]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[93]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[92]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[91]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[90]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[89]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[88]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[87]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[86]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[85]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[84]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[83]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[82]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[81]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[80]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[79]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[78]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[77]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[76]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[75]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[74]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[73]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[72]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[71]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[70]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[69]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[68]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[67]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[66]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[65]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[64]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[63]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[62]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[61]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[60]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[59]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[58]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[57]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[56]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[55]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[54]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[53]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[52]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[51]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[50]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[49]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[48]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[47]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[46]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[45]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[44]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[43]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[42]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[41]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[40]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[39]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[38]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[37]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[36]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[35]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[34]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[33]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[32]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[31]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[30]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[29]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[28]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[27]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[26]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[25]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[24]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[23]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[22]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[21]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[20]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[19]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[18]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[17]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[16]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[15]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[14]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[13]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[12]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[11]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[10]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[9]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[8]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[7]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[6]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[5]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[4]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[3]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[2]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[1]}]
set_load -pin_load -max 1.0 [get_ports {IO_Dat_PAD[0]}]
set_false_path -from [get_clocks clock_clk] -to [get_clocks clock_sck]
set_false_path -from [get_clocks clock_sck] -to [get_clocks clock_clk]
set_false_path -from [list \
  [get_ports I_BypAsysnFIFO_PAD]  \
  [get_ports I_BypOE_PAD]  \
  [get_ports I_SysRst_n_PAD]  \
  [get_ports I_SwClk_PAD]  \
  [get_ports I_SysClk_PAD]  \
  [get_ports I_OffClk_PAD]  \
  [get_ports I_BypPLL_PAD]  \
  [get_ports {I_FBDIV_PAD[2]}]  \
  [get_ports {I_FBDIV_PAD[1]}]  \
  [get_ports {I_FBDIV_PAD[0]}] \
  [get_ports {I_MonSel_PAD[3]}]  \
  [get_ports {I_MonSel_PAD[2]}]  \
  [get_ports {I_MonSel_PAD[1]}]  \
  [get_ports {I_MonSel_PAD[0]}] ] 
set_false_path -to [list \
  [get_ports O_PLLLock_PAD] \
  [get_ports O_MonDat_PAD] ]
set_max_delay 7 -from [get_ports I_OffOE_PAD] -to [list \
  [get_ports {IO_Dat_PAD[127]}]  \
  [get_ports {IO_Dat_PAD[126]}]  \
  [get_ports {IO_Dat_PAD[125]}]  \
  [get_ports {IO_Dat_PAD[124]}]  \
  [get_ports {IO_Dat_PAD[123]}]  \
  [get_ports {IO_Dat_PAD[122]}]  \
  [get_ports {IO_Dat_PAD[121]}]  \
  [get_ports {IO_Dat_PAD[120]}]  \
  [get_ports {IO_Dat_PAD[119]}]  \
  [get_ports {IO_Dat_PAD[118]}]  \
  [get_ports {IO_Dat_PAD[117]}]  \
  [get_ports {IO_Dat_PAD[116]}]  \
  [get_ports {IO_Dat_PAD[115]}]  \
  [get_ports {IO_Dat_PAD[114]}]  \
  [get_ports {IO_Dat_PAD[113]}]  \
  [get_ports {IO_Dat_PAD[112]}]  \
  [get_ports {IO_Dat_PAD[111]}]  \
  [get_ports {IO_Dat_PAD[110]}]  \
  [get_ports {IO_Dat_PAD[109]}]  \
  [get_ports {IO_Dat_PAD[108]}]  \
  [get_ports {IO_Dat_PAD[107]}]  \
  [get_ports {IO_Dat_PAD[106]}]  \
  [get_ports {IO_Dat_PAD[105]}]  \
  [get_ports {IO_Dat_PAD[104]}]  \
  [get_ports {IO_Dat_PAD[103]}]  \
  [get_ports {IO_Dat_PAD[102]}]  \
  [get_ports {IO_Dat_PAD[101]}]  \
  [get_ports {IO_Dat_PAD[100]}]  \
  [get_ports {IO_Dat_PAD[99]}]  \
  [get_ports {IO_Dat_PAD[98]}]  \
  [get_ports {IO_Dat_PAD[97]}]  \
  [get_ports {IO_Dat_PAD[96]}]  \
  [get_ports {IO_Dat_PAD[95]}]  \
  [get_ports {IO_Dat_PAD[94]}]  \
  [get_ports {IO_Dat_PAD[93]}]  \
  [get_ports {IO_Dat_PAD[92]}]  \
  [get_ports {IO_Dat_PAD[91]}]  \
  [get_ports {IO_Dat_PAD[90]}]  \
  [get_ports {IO_Dat_PAD[89]}]  \
  [get_ports {IO_Dat_PAD[88]}]  \
  [get_ports {IO_Dat_PAD[87]}]  \
  [get_ports {IO_Dat_PAD[86]}]  \
  [get_ports {IO_Dat_PAD[85]}]  \
  [get_ports {IO_Dat_PAD[84]}]  \
  [get_ports {IO_Dat_PAD[83]}]  \
  [get_ports {IO_Dat_PAD[82]}]  \
  [get_ports {IO_Dat_PAD[81]}]  \
  [get_ports {IO_Dat_PAD[80]}]  \
  [get_ports {IO_Dat_PAD[79]}]  \
  [get_ports {IO_Dat_PAD[78]}]  \
  [get_ports {IO_Dat_PAD[77]}]  \
  [get_ports {IO_Dat_PAD[76]}]  \
  [get_ports {IO_Dat_PAD[75]}]  \
  [get_ports {IO_Dat_PAD[74]}]  \
  [get_ports {IO_Dat_PAD[73]}]  \
  [get_ports {IO_Dat_PAD[72]}]  \
  [get_ports {IO_Dat_PAD[71]}]  \
  [get_ports {IO_Dat_PAD[70]}]  \
  [get_ports {IO_Dat_PAD[69]}]  \
  [get_ports {IO_Dat_PAD[68]}]  \
  [get_ports {IO_Dat_PAD[67]}]  \
  [get_ports {IO_Dat_PAD[66]}]  \
  [get_ports {IO_Dat_PAD[65]}]  \
  [get_ports {IO_Dat_PAD[64]}]  \
  [get_ports {IO_Dat_PAD[63]}]  \
  [get_ports {IO_Dat_PAD[62]}]  \
  [get_ports {IO_Dat_PAD[61]}]  \
  [get_ports {IO_Dat_PAD[60]}]  \
  [get_ports {IO_Dat_PAD[59]}]  \
  [get_ports {IO_Dat_PAD[58]}]  \
  [get_ports {IO_Dat_PAD[57]}]  \
  [get_ports {IO_Dat_PAD[56]}]  \
  [get_ports {IO_Dat_PAD[55]}]  \
  [get_ports {IO_Dat_PAD[54]}]  \
  [get_ports {IO_Dat_PAD[53]}]  \
  [get_ports {IO_Dat_PAD[52]}]  \
  [get_ports {IO_Dat_PAD[51]}]  \
  [get_ports {IO_Dat_PAD[50]}]  \
  [get_ports {IO_Dat_PAD[49]}]  \
  [get_ports {IO_Dat_PAD[48]}]  \
  [get_ports {IO_Dat_PAD[47]}]  \
  [get_ports {IO_Dat_PAD[46]}]  \
  [get_ports {IO_Dat_PAD[45]}]  \
  [get_ports {IO_Dat_PAD[44]}]  \
  [get_ports {IO_Dat_PAD[43]}]  \
  [get_ports {IO_Dat_PAD[42]}]  \
  [get_ports {IO_Dat_PAD[41]}]  \
  [get_ports {IO_Dat_PAD[40]}]  \
  [get_ports {IO_Dat_PAD[39]}]  \
  [get_ports {IO_Dat_PAD[38]}]  \
  [get_ports {IO_Dat_PAD[37]}]  \
  [get_ports {IO_Dat_PAD[36]}]  \
  [get_ports {IO_Dat_PAD[35]}]  \
  [get_ports {IO_Dat_PAD[34]}]  \
  [get_ports {IO_Dat_PAD[33]}]  \
  [get_ports {IO_Dat_PAD[32]}]  \
  [get_ports {IO_Dat_PAD[31]}]  \
  [get_ports {IO_Dat_PAD[30]}]  \
  [get_ports {IO_Dat_PAD[29]}]  \
  [get_ports {IO_Dat_PAD[28]}]  \
  [get_ports {IO_Dat_PAD[27]}]  \
  [get_ports {IO_Dat_PAD[26]}]  \
  [get_ports {IO_Dat_PAD[25]}]  \
  [get_ports {IO_Dat_PAD[24]}]  \
  [get_ports {IO_Dat_PAD[23]}]  \
  [get_ports {IO_Dat_PAD[22]}]  \
  [get_ports {IO_Dat_PAD[21]}]  \
  [get_ports {IO_Dat_PAD[20]}]  \
  [get_ports {IO_Dat_PAD[19]}]  \
  [get_ports {IO_Dat_PAD[18]}]  \
  [get_ports {IO_Dat_PAD[17]}]  \
  [get_ports {IO_Dat_PAD[16]}]  \
  [get_ports {IO_Dat_PAD[15]}]  \
  [get_ports {IO_Dat_PAD[14]}]  \
  [get_ports {IO_Dat_PAD[13]}]  \
  [get_ports {IO_Dat_PAD[12]}]  \
  [get_ports {IO_Dat_PAD[11]}]  \
  [get_ports {IO_Dat_PAD[10]}]  \
  [get_ports {IO_Dat_PAD[9]}]  \
  [get_ports {IO_Dat_PAD[8]}]  \
  [get_ports {IO_Dat_PAD[7]}]  \
  [get_ports {IO_Dat_PAD[6]}]  \
  [get_ports {IO_Dat_PAD[5]}]  \
  [get_ports {IO_Dat_PAD[4]}]  \
  [get_ports {IO_Dat_PAD[3]}]  \
  [get_ports {IO_Dat_PAD[2]}]  \
  [get_ports {IO_Dat_PAD[1]}]  \
  [get_ports {IO_Dat_PAD[0]}] ]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_BypAsysnFIFO_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_BypOE_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_SysRst_n_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_SwClk_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_SysClk_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_OffClk_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_BypPLL_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {I_FBDIV_PAD[2]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {I_FBDIV_PAD[1]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {I_FBDIV_PAD[0]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_DatVld_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_DatLast_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_DatRdy_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports I_ISAVld_PAD]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[127]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[126]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[125]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[124]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[123]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[122]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[121]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[120]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[119]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[118]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[117]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[116]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[115]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[114]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[113]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[112]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[111]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[110]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[109]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[108]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[107]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[106]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[105]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[104]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[103]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[102]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[101]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[100]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[99]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[98]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[97]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[96]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[95]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[94]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[93]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[92]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[91]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[90]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[89]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[88]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[87]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[86]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[85]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[84]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[83]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[82]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[81]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[80]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[79]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[78]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[77]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[76]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[75]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[74]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[73]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[72]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[71]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[70]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[69]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[68]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[67]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[66]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[65]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[64]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[63]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[62]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[61]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[60]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[59]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[58]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[57]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[56]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[55]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[54]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[53]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[52]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[51]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[50]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[49]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[48]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[47]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[46]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[45]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[44]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[43]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[42]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[41]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[40]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[39]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[38]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[37]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[36]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[35]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[34]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[33]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[32]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[31]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[30]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[29]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[28]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[27]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[26]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[25]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[24]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[23]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[22]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[21]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[20]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[19]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[18]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[17]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[16]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[15]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[14]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[13]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[12]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[11]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[10]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[9]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[8]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[7]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[6]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[5]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[4]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[3]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[2]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[1]}]
set_input_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[0]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_PLLLock_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_DatOE_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_DatRdy_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_DatVld_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_DatLast_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports O_CmdVld_PAD]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[127]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[126]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[125]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[124]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[123]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[122]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[121]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[120]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[119]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[118]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[117]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[116]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[115]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[114]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[113]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[112]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[111]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[110]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[109]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[108]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[107]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[106]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[105]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[104]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[103]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[102]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[101]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[100]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[99]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[98]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[97]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[96]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[95]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[94]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[93]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[92]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[91]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[90]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[89]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[88]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[87]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[86]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[85]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[84]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[83]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[82]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[81]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[80]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[79]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[78]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[77]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[76]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[75]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[74]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[73]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[72]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[71]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[70]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[69]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[68]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[67]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[66]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[65]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[64]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[63]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[62]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[61]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[60]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[59]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[58]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[57]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[56]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[55]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[54]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[53]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[52]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[51]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[50]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[49]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[48]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[47]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[46]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[45]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[44]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[43]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[42]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[41]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[40]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[39]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[38]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[37]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[36]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[35]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[34]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[33]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[32]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[31]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[30]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[29]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[28]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[27]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[26]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[25]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[24]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[23]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[22]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[21]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[20]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[19]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[18]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[17]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[16]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[15]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[14]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[13]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[12]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[11]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[10]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[9]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[8]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[7]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[6]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[5]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[4]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[3]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[2]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[1]}]
set_output_delay -clock [get_clocks clock_clk] -add_delay -2.0 [get_ports {IO_Dat_PAD[0]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_BypAsysnFIFO_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_BypOE_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_SysRst_n_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_SwClk_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_SysClk_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_OffClk_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_BypPLL_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {I_FBDIV_PAD[2]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {I_FBDIV_PAD[1]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {I_FBDIV_PAD[0]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_DatVld_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_DatLast_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_DatRdy_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports I_ISAVld_PAD]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[127]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[126]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[125]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[124]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[123]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[122]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[121]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[120]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[119]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[118]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[117]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[116]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[115]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[114]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[113]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[112]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[111]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[110]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[109]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[108]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[107]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[106]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[105]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[104]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[103]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[102]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[101]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[100]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[99]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[98]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[97]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[96]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[95]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[94]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[93]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[92]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[91]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[90]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[89]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[88]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[87]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[86]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[85]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[84]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[83]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[82]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[81]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[80]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[79]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[78]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[77]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[76]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[75]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[74]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[73]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[72]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[71]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[70]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[69]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[68]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[67]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[66]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[65]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[64]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[63]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[62]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[61]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[60]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[59]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[58]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[57]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[56]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[55]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[54]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[53]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[52]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[51]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[50]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[49]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[48]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[47]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[46]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[45]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[44]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[43]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[42]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[41]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[40]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[39]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[38]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[37]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[36]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[35]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[34]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[33]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[32]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[31]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[30]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[29]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[28]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[27]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[26]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[25]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[24]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[23]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[22]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[21]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[20]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[19]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[18]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[17]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[16]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[15]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[14]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[13]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[12]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[11]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[10]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[9]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[8]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[7]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[6]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[5]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[4]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[3]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[2]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[1]}]
set_input_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[0]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_PLLLock_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_DatOE_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_DatRdy_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_DatVld_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_DatLast_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports O_CmdVld_PAD]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[127]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[126]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[125]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[124]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[123]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[122]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[121]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[120]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[119]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[118]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[117]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[116]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[115]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[114]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[113]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[112]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[111]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[110]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[109]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[108]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[107]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[106]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[105]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[104]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[103]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[102]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[101]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[100]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[99]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[98]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[97]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[96]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[95]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[94]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[93]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[92]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[91]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[90]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[89]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[88]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[87]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[86]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[85]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[84]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[83]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[82]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[81]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[80]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[79]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[78]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[77]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[76]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[75]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[74]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[73]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[72]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[71]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[70]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[69]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[68]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[67]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[66]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[65]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[64]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[63]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[62]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[61]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[60]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[59]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[58]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[57]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[56]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[55]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[54]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[53]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[52]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[51]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[50]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[49]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[48]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[47]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[46]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[45]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[44]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[43]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[42]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[41]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[40]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[39]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[38]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[37]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[36]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[35]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[34]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[33]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[32]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[31]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[30]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[29]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[28]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[27]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[26]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[25]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[24]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[23]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[22]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[21]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[20]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[19]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[18]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[17]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[16]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[15]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[14]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[13]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[12]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[11]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[10]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[9]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[8]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[7]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[6]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[5]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[4]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[3]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[2]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[1]}]
set_output_delay -clock [get_clocks clock_sck] -add_delay 3.0 [get_ports {IO_Dat_PAD[0]}]
set_max_fanout 32.000 [current_design]
set_max_transition 0.5 [current_design]
set_input_transition -min 0.05 [get_ports I_BypAsysnFIFO_PAD]
set_input_transition -max 0.2 [get_ports I_BypAsysnFIFO_PAD]
set_input_transition -min 0.05 [get_ports I_BypOE_PAD]
set_input_transition -max 0.2 [get_ports I_BypOE_PAD]
set_input_transition -min 0.05 [get_ports I_SysRst_n_PAD]
set_input_transition -max 0.2 [get_ports I_SysRst_n_PAD]
set_input_transition -min 0.05 [get_ports I_SwClk_PAD]
set_input_transition -max 0.2 [get_ports I_SwClk_PAD]
set_input_transition -min 0.05 [get_ports I_SysClk_PAD]
set_input_transition -max 0.2 [get_ports I_SysClk_PAD]
set_input_transition -min 0.05 [get_ports I_OffClk_PAD]
set_input_transition -max 0.2 [get_ports I_OffClk_PAD]
set_input_transition -min 0.05 [get_ports I_BypPLL_PAD]
set_input_transition -max 0.2 [get_ports I_BypPLL_PAD]
set_input_transition -min 0.05 [get_ports {I_FBDIV_PAD[2]}]
set_input_transition -max 0.2 [get_ports {I_FBDIV_PAD[2]}]
set_input_transition -min 0.05 [get_ports {I_FBDIV_PAD[1]}]
set_input_transition -max 0.2 [get_ports {I_FBDIV_PAD[1]}]
set_input_transition -min 0.05 [get_ports {I_FBDIV_PAD[0]}]
set_input_transition -max 0.2 [get_ports {I_FBDIV_PAD[0]}]
set_input_transition -min 0.05 [get_ports I_OffOE_PAD]
set_input_transition -max 0.2 [get_ports I_OffOE_PAD]
set_input_transition -min 0.05 [get_ports I_DatVld_PAD]
set_input_transition -max 0.2 [get_ports I_DatVld_PAD]
set_input_transition -min 0.05 [get_ports I_DatLast_PAD]
set_input_transition -max 0.2 [get_ports I_DatLast_PAD]
set_input_transition -min 0.05 [get_ports I_DatRdy_PAD]
set_input_transition -max 0.2 [get_ports I_DatRdy_PAD]
set_input_transition -min 0.05 [get_ports I_ISAVld_PAD]
set_input_transition -max 0.2 [get_ports I_ISAVld_PAD]
set_input_transition -min 0.05 [get_ports {I_MonSel_PAD[3]}]
set_input_transition -max 0.2 [get_ports {I_MonSel_PAD[3]}]
set_input_transition -min 0.05 [get_ports {I_MonSel_PAD[2]}]
set_input_transition -max 0.2 [get_ports {I_MonSel_PAD[2]}]
set_input_transition -min 0.05 [get_ports {I_MonSel_PAD[1]}]
set_input_transition -max 0.2 [get_ports {I_MonSel_PAD[1]}]
set_input_transition -min 0.05 [get_ports {I_MonSel_PAD[0]}]
set_input_transition -max 0.2 [get_ports {I_MonSel_PAD[0]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[127]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[127]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[126]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[126]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[125]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[125]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[124]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[124]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[123]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[123]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[122]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[122]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[121]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[121]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[120]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[120]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[119]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[119]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[118]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[118]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[117]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[117]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[116]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[116]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[115]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[115]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[114]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[114]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[113]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[113]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[112]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[112]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[111]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[111]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[110]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[110]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[109]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[109]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[108]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[108]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[107]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[107]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[106]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[106]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[105]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[105]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[104]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[104]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[103]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[103]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[102]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[102]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[101]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[101]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[100]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[100]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[99]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[99]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[98]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[98]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[97]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[97]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[96]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[96]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[95]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[95]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[94]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[94]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[93]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[93]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[92]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[92]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[91]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[91]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[90]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[90]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[89]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[89]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[88]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[88]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[87]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[87]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[86]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[86]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[85]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[85]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[84]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[84]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[83]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[83]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[82]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[82]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[81]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[81]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[80]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[80]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[79]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[79]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[78]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[78]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[77]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[77]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[76]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[76]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[75]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[75]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[74]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[74]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[73]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[73]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[72]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[72]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[71]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[71]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[70]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[70]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[69]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[69]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[68]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[68]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[67]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[67]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[66]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[66]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[65]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[65]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[64]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[64]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[63]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[63]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[62]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[62]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[61]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[61]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[60]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[60]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[59]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[59]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[58]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[58]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[57]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[57]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[56]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[56]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[55]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[55]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[54]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[54]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[53]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[53]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[52]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[52]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[51]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[51]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[50]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[50]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[49]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[49]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[48]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[48]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[47]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[47]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[46]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[46]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[45]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[45]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[44]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[44]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[43]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[43]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[42]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[42]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[41]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[41]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[40]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[40]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[39]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[39]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[38]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[38]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[37]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[37]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[36]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[36]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[35]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[35]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[34]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[34]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[33]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[33]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[32]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[32]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[31]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[31]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[30]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[30]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[29]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[29]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[28]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[28]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[27]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[27]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[26]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[26]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[25]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[25]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[24]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[24]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[23]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[23]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[22]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[22]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[21]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[21]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[20]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[20]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[19]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[19]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[18]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[18]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[17]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[17]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[16]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[16]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[15]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[15]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[14]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[14]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[13]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[13]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[12]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[12]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[11]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[11]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[10]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[10]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[9]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[9]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[8]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[8]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[7]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[7]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[6]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[6]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[5]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[5]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[4]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[4]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[3]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[3]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[2]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[2]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[1]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[1]}]
set_input_transition -min 0.05 [get_ports {IO_Dat_PAD[0]}]
set_input_transition -max 0.2 [get_ports {IO_Dat_PAD[0]}]
set_wire_load_selection_group "WireAreaForZero" -library "tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm"
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/BHDBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/BUFFD20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/CKBD20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/CKLNQD20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/CKND20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/DCCKND20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAN2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAN2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAN2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAN2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI21D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI21D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI21MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI21MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI22D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GAOI22MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFD3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFD8BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFMCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFMCOD3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFMCOD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GBUFFMCOD8BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP10BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP10MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP12BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP12MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP2MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP3MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAP4MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAPBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDCAPMCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDFCNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDFCNQMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDFQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GDFQMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL10BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL10MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL12BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL12MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL2MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL3MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILL4MCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILLBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GFILLMCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVD3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVD8BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVMCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVMCOD3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVMCOD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GINVMCOD8BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2ND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2ND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2NMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GMUX2NMCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2D3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2D4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2MCOD3BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND2MCOD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND3D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND3D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND3MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GND3MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR3D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR3D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR3MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GNR3MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOAI21D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOAI21D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOAI21MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOAI21MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOR2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOR2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOR2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GOR2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GSDFCNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GSDFCNQMCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GTIEHBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GTIEHMCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GTIELBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GTIELMCOBWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXNR2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXNR2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXNR2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXNR2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXOR2D1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXOR2D2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXOR2MCOD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/GXOR2MCOD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/INVD20BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTAD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTAD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTAD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTCD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTCD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNOPTCD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTAD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTAD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTAD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCNQOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFCSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCNQOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKCSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFKSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFMQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNCSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNCSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFNSYNSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTAD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTAD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTAD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQNOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQNOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQNOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTAD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTAD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTAD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFQOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSND0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQD0BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQOPTBD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQOPTBD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSNQOPTBD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNCSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNQND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSND1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSND2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSND4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSNQD1BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSNQD2BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140tt0p9v25c_ecsm/SDFSYNSNQD4BWP7T30P140]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/BHDBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/BUFFD20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/CKBD20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/CKLNQD20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/CKND20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/DCCKND20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAN2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAN2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAN2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAN2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI21D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI21D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI21MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI21MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI22D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GAOI22MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFD3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFD8BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFMCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFMCOD3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFMCOD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GBUFFMCOD8BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP10BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP10MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP12BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP12MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP2MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP3MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAP4MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAPBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDCAPMCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDFCNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDFCNQMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDFQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GDFQMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL10BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL10MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL12BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL12MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL2MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL3MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILL4MCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILLBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GFILLMCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVD3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVD8BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVMCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVMCOD3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVMCOD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GINVMCOD8BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2ND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2ND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2NMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GMUX2NMCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2D3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2D4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2MCOD3BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND2MCOD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND3D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND3D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND3MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GND3MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR3D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR3D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR3MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GNR3MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOAI21D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOAI21D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOAI21MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOAI21MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOR2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOR2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOR2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GOR2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GSDFCNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GSDFCNQMCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GTIEHBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GTIEHMCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GTIELBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GTIELMCOBWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXNR2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXNR2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXNR2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXNR2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXOR2D1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXOR2D2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXOR2MCOD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/GXOR2MCOD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/INVD20BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTAD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTAD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTAD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTCD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTCD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNOPTCD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTAD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTAD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTAD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCNQOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFCSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCNQOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKCSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFKSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFMQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNCSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNCSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFNSYNSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTAD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTAD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTAD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQNOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQNOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQNOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTAD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTAD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTAD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFQOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSND0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQD0BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQOPTBD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQOPTBD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSNQOPTBD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNCSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNQND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSND1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSND2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSND4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSNQD1BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSNQD2BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140hvttt0p9v25c_ecsm/SDFSYNSNQD4BWP7T30P140HVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/BHDBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/BUFFD20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/CKBD20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/CKLNQD20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/CKND20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/DCCKND20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAN2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAN2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAN2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAN2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI21D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI21D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI21MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI21MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI22D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GAOI22MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFD3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFD8BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFMCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFMCOD3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFMCOD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GBUFFMCOD8BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP10BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP10MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP12BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP12MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP2MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP3MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAP4MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAPBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDCAPMCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDFCNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDFCNQMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDFQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GDFQMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL10BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL10MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL12BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL12MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL2MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL3MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILL4MCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILLBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GFILLMCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVD3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVD8BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVMCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVMCOD3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVMCOD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GINVMCOD8BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2ND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2ND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2NMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GMUX2NMCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2D3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2D4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2MCOD3BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND2MCOD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND3D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND3D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND3MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GND3MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR3D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR3D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR3MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GNR3MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOAI21D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOAI21D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOAI21MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOAI21MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOR2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOR2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOR2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GOR2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GSDFCNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GSDFCNQMCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GTIEHBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GTIEHMCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GTIELBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GTIELMCOBWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXNR2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXNR2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXNR2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXNR2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXOR2D1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXOR2D2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXOR2MCOD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/GXOR2MCOD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/INVD20BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTAD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTAD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTAD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTCD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTCD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNOPTCD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTAD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTAD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTAD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCNQOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFCSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCNQOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKCSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFKSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFMQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNCSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNCSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFNSYNSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTAD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTAD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTAD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQNOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQNOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQNOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTAD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTAD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTAD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFQOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSND0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQD0BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQOPTBD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQOPTBD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSNQOPTBD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNCSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNQND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSND1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSND2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSND4BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSNQD1BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSNQD2BWP7T30P140UHVT]
set_dont_use [get_lib_cells tcbn28hpcplusbwp7t30p140uhvttt0p9v25c_ecsm/SDFSYNSNQD4BWP7T30P140UHVT]
set_dont_use [get_lib_cells ts1n28hpcpuhdhvtb128x256m1sso_tt0p9v25c/TS1N28HPCPUHDHVTB128X256M1SSO]
set_dont_use [get_lib_cells ts1n28hpcpuhdhvtb256x8m4sso_tt0p9v25c/TS1N28HPCPUHDHVTB256X8M4SSO]
set_dont_use [get_lib_cells ts1n28hpcpuhdhvtb32x256m1sso_tt0p9v25c/TS1N28HPCPUHDHVTB32X256M1SSO]
set_dont_use [get_lib_cells tsdn28hpcpuhdb32x128m4m_tt0p9v25c/TSDN28HPCPUHDB32X128M4M]
set_clock_uncertainty -setup 0.2 [get_pins u_ITF/u_CLK/u_CLKREL_SysClk/clk_out]
set_clock_uncertainty -hold 0.1 [get_pins u_ITF/u_CLK/u_CLKREL_SysClk/clk_out]
set_clock_uncertainty -setup 0.2 [get_pins u_ITF/u_CLK/u_CLKREL_OffClk/clk_out]
set_clock_uncertainty -hold 0.1 [get_pins u_ITF/u_CLK/u_CLKREL_OffClk/clk_out]
