
SIN_PWM_NUCLEOG474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba20  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800bc00  0800bc00  0000cc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c504  0800c504  0000e08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c504  0800c504  0000d504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c50c  0800c50c  0000e08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c50c  0800c50c  0000d50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c510  0800c510  0000d510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800c514  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e50  2000008c  0800c5a0  0000e08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001edc  0800c5a0  0000eedc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025d13  00000000  00000000  0000e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a10  00000000  00000000  00033dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e68  00000000  00000000  000387e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001772  00000000  00000000  0003a648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000745c  00000000  00000000  0003bdba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023fd5  00000000  00000000  00043216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120ff8  00000000  00000000  000671eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001881e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084f8  00000000  00000000  00188228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00190720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000008c 	.word	0x2000008c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bbe8 	.word	0x0800bbe8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000090 	.word	0x20000090
 800021c:	0800bbe8 	.word	0x0800bbe8

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <fast_sin>:
    while (*theta < 0) *theta += TWO_PI;
    while (*theta >= TWO_PI) *theta -= TWO_PI;
}

// fast sine and cosine using CMSIS-DSP library
float fast_sin(float theta) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_sin_f32(theta);
 8000d92:	ed97 0a01 	vldr	s0, [r7, #4]
 8000d96:	f001 fd83 	bl	80028a0 <arm_sin_f32>
 8000d9a:	eef0 7a40 	vmov.f32	s15, s0
}
 8000d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <fast_cos>:

float fast_cos(float theta) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_cos_f32(theta);
 8000db2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000db6:	f001 fced 	bl	8002794 <arm_cos_f32>
 8000dba:	eef0 7a40 	vmov.f32	s15, s0
}
 8000dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <clarke_park_transform>:
    *sin_theta = fast_sin(theta);
    *cos_theta = fast_cos(theta);
}

// fast combined clarke + park transform
void clarke_park_transform(float ia, float ib, float sin_theta, float cos_theta, float *id, float *iq) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	@ 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	ed87 0a05 	vstr	s0, [r7, #20]
 8000dd2:	edc7 0a04 	vstr	s1, [r7, #16]
 8000dd6:	ed87 1a03 	vstr	s2, [r7, #12]
 8000dda:	edc7 1a02 	vstr	s3, [r7, #8]
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
    float i_alpha = ia;
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	61fb      	str	r3, [r7, #28]
    float i_beta = ONE_BY_SQRT3 *ia + TWO_BY_SQRT3 * ib;
 8000de6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dea:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000e5c <clarke_park_transform+0x94>
 8000dee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000df2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000df6:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8000e60 <clarke_park_transform+0x98>
 8000dfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e02:	edc7 7a06 	vstr	s15, [r7, #24]

    *id = i_alpha * cos_theta + i_beta * sin_theta;
 8000e06:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e12:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e16:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	edc3 7a00 	vstr	s15, [r3]
    *iq = i_alpha* -sin_theta + i_beta * cos_theta;
 8000e28:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2c:	eeb1 7a67 	vneg.f32	s14, s15
 8000e30:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e38:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	edc3 7a00 	vstr	s15, [r3]
}
 8000e4e:	bf00      	nop
 8000e50:	3724      	adds	r7, #36	@ 0x24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	3f13cd3a 	.word	0x3f13cd3a
 8000e60:	3f93cd3a 	.word	0x3f93cd3a

08000e64 <inverse_park_transform>:

// inverse park transform (dq to αβ)
void inverse_park_transform(volatile float vd, volatile float vq, volatile float sin_theta, volatile float cos_theta, volatile float *valpha, volatile float *vbeta) {
 8000e64:	b480      	push	{r7}
 8000e66:	b087      	sub	sp, #28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	ed87 0a05 	vstr	s0, [r7, #20]
 8000e6e:	edc7 0a04 	vstr	s1, [r7, #16]
 8000e72:	ed87 1a03 	vstr	s2, [r7, #12]
 8000e76:	edc7 1a02 	vstr	s3, [r7, #8]
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
    *valpha = vd * cos_theta - vq * sin_theta;
 8000e7e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e82:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e8a:	edd7 6a04 	vldr	s13, [r7, #16]
 8000e8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	edc3 7a00 	vstr	s15, [r3]
    *vbeta = vd * sin_theta + vq * cos_theta;
 8000ea0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ea4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eac:	edd7 6a04 	vldr	s13, [r7, #16]
 8000eb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	edc3 7a00 	vstr	s15, [r3]
}
 8000ec2:	bf00      	nop
 8000ec4:	371c      	adds	r7, #28
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <svpwm>:
}

// space vector pwm
void svpwm(volatile float valpha, volatile float vbeta, float vbus, uint32_t pwm_period,
            volatile uint32_t *pwm_u, volatile uint32_t *pwm_v, volatile uint32_t *pwm_w)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b093      	sub	sp, #76	@ 0x4c
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	ed87 0a07 	vstr	s0, [r7, #28]
 8000eda:	edc7 0a06 	vstr	s1, [r7, #24]
 8000ede:	ed87 1a05 	vstr	s2, [r7, #20]
 8000ee2:	6138      	str	r0, [r7, #16]
 8000ee4:	60f9      	str	r1, [r7, #12]
 8000ee6:	60ba      	str	r2, [r7, #8]
 8000ee8:	607b      	str	r3, [r7, #4]
    // 1. normalize voltages to DC bus
    if (vbus == 0.0f) {
 8000eea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef6:	d113      	bne.n	8000f20 <svpwm+0x50>
        if (pwm_u) *pwm_u = 0;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d002      	beq.n	8000f04 <svpwm+0x34>
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
        if (pwm_v) *pwm_v = 0;
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d002      	beq.n	8000f10 <svpwm+0x40>
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
        if (pwm_w) *pwm_w = 0;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f000 827c 	beq.w	8001410 <svpwm+0x540>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
        return;
 8000f1e:	e277      	b.n	8001410 <svpwm+0x540>
    }

    float alpha = valpha / vbus;
 8000f20:	edd7 6a07 	vldr	s13, [r7, #28]
 8000f24:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f2c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float beta  = vbeta  / vbus;
 8000f30:	edd7 6a06 	vldr	s13, [r7, #24]
 8000f34:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f3c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 2. determine sector
    uint8_t sector;
    if (beta >= 0.0f) {
 8000f40:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4c:	db2c      	blt.n	8000fa8 <svpwm+0xd8>
        if (alpha >= 0.0f)
 8000f4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5a:	db12      	blt.n	8000f82 <svpwm+0xb2>
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 2 : 1;
 8000f5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f60:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8001304 <svpwm+0x434>
 8000f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f68:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f74:	d501      	bpl.n	8000f7a <svpwm+0xaa>
 8000f76:	2302      	movs	r3, #2
 8000f78:	e000      	b.n	8000f7c <svpwm+0xac>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000f80:	e03e      	b.n	8001000 <svpwm+0x130>
        else
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 3 : 2;
 8000f82:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f86:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 8001308 <svpwm+0x438>
 8000f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f8e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f9a:	d501      	bpl.n	8000fa0 <svpwm+0xd0>
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e000      	b.n	8000fa2 <svpwm+0xd2>
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000fa6:	e02b      	b.n	8001000 <svpwm+0x130>
    } else {
        if (alpha >= 0.0f)
 8000fa8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000fac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb4:	db12      	blt.n	8000fdc <svpwm+0x10c>
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 5 : 6;
 8000fb6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fba:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 8001308 <svpwm+0x438>
 8000fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fc2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	d501      	bpl.n	8000fd4 <svpwm+0x104>
 8000fd0:	2305      	movs	r3, #5
 8000fd2:	e000      	b.n	8000fd6 <svpwm+0x106>
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000fda:	e011      	b.n	8001000 <svpwm+0x130>
        else
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 4 : 5;
 8000fdc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fe0:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001304 <svpwm+0x434>
 8000fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000fec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	d501      	bpl.n	8000ffa <svpwm+0x12a>
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	e000      	b.n	8000ffc <svpwm+0x12c>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    // 3. calcualte t1 and t2
    float pwm_period_f = (float)pwm_period;
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T1 = 0.0f, T2 = 0.0f;
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	643b      	str	r3, [r7, #64]	@ 0x40
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	63fb      	str	r3, [r7, #60]	@ 0x3c

    switch (sector) {
 800101a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800101e:	3b01      	subs	r3, #1
 8001020:	2b05      	cmp	r3, #5
 8001022:	f200 80c9 	bhi.w	80011b8 <svpwm+0x2e8>
 8001026:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <svpwm+0x15c>)
 8001028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102c:	08001045 	.word	0x08001045
 8001030:	0800107f 	.word	0x0800107f
 8001034:	080010c1 	.word	0x080010c1
 8001038:	080010ff 	.word	0x080010ff
 800103c:	08001139 	.word	0x08001139
 8001040:	0800117f 	.word	0x0800117f
        case 1:
            T1 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001044:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001048:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8001304 <svpwm+0x434>
 800104c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001050:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001058:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 8001064:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001068:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 800130c <svpwm+0x43c>
 800106c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001070:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 800107c:	e0a2      	b.n	80011c4 <svpwm+0x2f4>
        case 2:
            T1 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800107e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001082:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001304 <svpwm+0x434>
 8001086:	ee27 7a87 	vmul.f32	s14, s15, s14
 800108a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800108e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001092:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800109a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800109e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010a2:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001304 <svpwm+0x434>
 80010a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010aa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ba:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80010be:	e081      	b.n	80011c4 <svpwm+0x2f4>
        case 3:
            T1 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 80010c0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010c4:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800130c <svpwm+0x43c>
 80010c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 80010d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010dc:	eeb1 7a67 	vneg.f32	s14, s15
 80010e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010e4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001304 <svpwm+0x434>
 80010e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010f0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80010fc:	e062      	b.n	80011c4 <svpwm+0x2f4>
        case 4:
            T1 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80010fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001102:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001304 <svpwm+0x434>
 8001106:	ee27 7a87 	vmul.f32	s14, s15, s14
 800110a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001112:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800111e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001122:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001310 <svpwm+0x440>
 8001126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001136:	e045      	b.n	80011c4 <svpwm+0x2f4>
        case 5:
            T1 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001138:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800113c:	eeb1 7a67 	vneg.f32	s14, s15
 8001140:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001144:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001304 <svpwm+0x434>
 8001148:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800114c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001150:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001158:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 800115c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001160:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001304 <svpwm+0x434>
 8001164:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001168:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800116c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001170:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001178:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 800117c:	e022      	b.n	80011c4 <svpwm+0x2f4>
        case 6:
            T1 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800117e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001182:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8001310 <svpwm+0x440>
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800118e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001192:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001196:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800119a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001304 <svpwm+0x434>
 800119e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011a2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80011b6:	e005      	b.n	80011c4 <svpwm+0x2f4>
        default:
            T1 = T2 = 0.0f;
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011c0:	643b      	str	r3, [r7, #64]	@ 0x40
            break;
 80011c2:	bf00      	nop
    }

    // 4. phase timings
    float T0 = pwm_period_f - (T1 + T2);
 80011c4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80011c8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80011cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d8:	edc7 7a08 	vstr	s15, [r7, #32]
    float TA, TB, TC;

    switch (sector) {
 80011dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80011e0:	3b01      	subs	r3, #1
 80011e2:	2b05      	cmp	r3, #5
 80011e4:	f200 80af 	bhi.w	8001346 <svpwm+0x476>
 80011e8:	a201      	add	r2, pc, #4	@ (adr r2, 80011f0 <svpwm+0x320>)
 80011ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ee:	bf00      	nop
 80011f0:	08001209 	.word	0x08001209
 80011f4:	0800123b 	.word	0x0800123b
 80011f8:	0800126d 	.word	0x0800126d
 80011fc:	0800129f 	.word	0x0800129f
 8001200:	080012d1 	.word	0x080012d1
 8001204:	08001315 	.word	0x08001315
        case 1: TA = 0.5f * T0; TB = TA + T1; TC = TB + T2; break;
 8001208:	edd7 7a08 	vldr	s15, [r7, #32]
 800120c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001218:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800121c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001224:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001228:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800122c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001234:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001238:	e092      	b.n	8001360 <svpwm+0x490>
        case 2: TB = 0.5f * T0; TA = TB + T2; TC = TA + T1; break;
 800123a:	edd7 7a08 	vldr	s15, [r7, #32]
 800123e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001242:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001246:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800124a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800124e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001256:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800125a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800125e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800126a:	e079      	b.n	8001360 <svpwm+0x490>
        case 3: TB = 0.5f * T0; TC = TB + T1; TA = TC + T2; break;
 800126c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001270:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001278:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800127c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001280:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001288:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800128c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001290:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800129c:	e060      	b.n	8001360 <svpwm+0x490>
        case 4: TC = 0.5f * T0; TB = TC + T2; TA = TB + T1; break;
 800129e:	edd7 7a08 	vldr	s15, [r7, #32]
 80012a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012aa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80012ae:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80012b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 80012be:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80012c2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ca:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80012ce:	e047      	b.n	8001360 <svpwm+0x490>
        case 5: TC = 0.5f * T0; TA = TC + T1; TB = TA + T2; break;
 80012d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80012d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012dc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80012e0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80012e4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ec:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80012f0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80012f4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001300:	e02e      	b.n	8001360 <svpwm+0x490>
 8001302:	bf00      	nop
 8001304:	3f13cd3a 	.word	0x3f13cd3a
 8001308:	bf13cd3a 	.word	0xbf13cd3a
 800130c:	3f93cd3a 	.word	0x3f93cd3a
 8001310:	bf93cd3a 	.word	0xbf93cd3a
        case 6: TA = 0.5f * T0; TC = TA + T2; TB = TC + T1; break;
 8001314:	edd7 7a08 	vldr	s15, [r7, #32]
 8001318:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800131c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001320:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001324:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001328:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001334:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001338:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800133c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001340:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001344:	e00c      	b.n	8001360 <svpwm+0x490>
        default: TA = TB = TC = pwm_period_f * 0.5f; break;
 8001346:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800134a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800134e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001352:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001358:	637b      	str	r3, [r7, #52]	@ 0x34
 800135a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800135e:	bf00      	nop
    }

    // 5. clamp and assign
    if (TA < 0) {TA = 0;}; if (TA > pwm_period_f) {TA = pwm_period_f;};
 8001360:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001364:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d502      	bpl.n	8001374 <svpwm+0x4a4>
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001374:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001378:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	dd01      	ble.n	800138a <svpwm+0x4ba>
 8001386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001388:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (TB < 0) {TB = 0;}; if (TB > pwm_period_f) {TB = pwm_period_f;};
 800138a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800138e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001396:	d502      	bpl.n	800139e <svpwm+0x4ce>
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	637b      	str	r3, [r7, #52]	@ 0x34
 800139e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80013a2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	dd01      	ble.n	80013b4 <svpwm+0x4e4>
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (TC < 0) {TC = 0;}; if (TC > pwm_period_f) {TC = pwm_period_f;};
 80013b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	d502      	bpl.n	80013c8 <svpwm+0x4f8>
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80013c8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80013cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	dd01      	ble.n	80013de <svpwm+0x50e>
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30

    *pwm_u = (uint32_t)(TA);
 80013de:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013e6:	ee17 2a90 	vmov	r2, s15
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	601a      	str	r2, [r3, #0]
    *pwm_v = (uint32_t)(TB);
 80013ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f6:	ee17 2a90 	vmov	r2, s15
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	601a      	str	r2, [r3, #0]
    *pwm_w = (uint32_t)(TC);
 80013fe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001406:	ee17 2a90 	vmov	r2, s15
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e000      	b.n	8001412 <svpwm+0x542>
        return;
 8001410:	bf00      	nop
}
 8001412:	374c      	adds	r7, #76	@ 0x4c
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <pi_controller_init>:
arm_pid_instance_f32 PI_Id;
arm_pid_instance_f32 PI_Iq;
arm_pid_instance_f32 PI_Speed;
// initialize PI controllers for Id and Iq
void pi_controller_init(float Kp_Id, float Ki_Id,float Kp_Iq, float Ki_Iq, float Kp_Speed, float Ki_Speed)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	ed87 0a05 	vstr	s0, [r7, #20]
 8001426:	edc7 0a04 	vstr	s1, [r7, #16]
 800142a:	ed87 1a03 	vstr	s2, [r7, #12]
 800142e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001432:	ed87 2a01 	vstr	s4, [r7, #4]
 8001436:	edc7 2a00 	vstr	s5, [r7]
    // Id Controller
    PI_Id.Kp = Kp_Id;
 800143a:	4a17      	ldr	r2, [pc, #92]	@ (8001498 <pi_controller_init+0x7c>)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	6193      	str	r3, [r2, #24]
    PI_Id.Ki = Ki_Id;
 8001440:	4a15      	ldr	r2, [pc, #84]	@ (8001498 <pi_controller_init+0x7c>)
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	61d3      	str	r3, [r2, #28]
    PI_Id.Kd = 0.0f;
 8001446:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <pi_controller_init+0x7c>)
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Id, 1);
 800144e:	2101      	movs	r1, #1
 8001450:	4811      	ldr	r0, [pc, #68]	@ (8001498 <pi_controller_init+0x7c>)
 8001452:	f001 f969 	bl	8002728 <arm_pid_init_f32>

    // Iq Controller
    PI_Iq.Kp = Kp_Iq;
 8001456:	4a11      	ldr	r2, [pc, #68]	@ (800149c <pi_controller_init+0x80>)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6193      	str	r3, [r2, #24]
    PI_Iq.Ki = Ki_Iq;
 800145c:	4a0f      	ldr	r2, [pc, #60]	@ (800149c <pi_controller_init+0x80>)
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	61d3      	str	r3, [r2, #28]
    PI_Iq.Kd = 0.0f;
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <pi_controller_init+0x80>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Iq, 1);
 800146a:	2101      	movs	r1, #1
 800146c:	480b      	ldr	r0, [pc, #44]	@ (800149c <pi_controller_init+0x80>)
 800146e:	f001 f95b 	bl	8002728 <arm_pid_init_f32>

    // Speed Controller
	PI_Speed.Kp = Kp_Speed;
 8001472:	4a0b      	ldr	r2, [pc, #44]	@ (80014a0 <pi_controller_init+0x84>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6193      	str	r3, [r2, #24]
	PI_Speed.Ki = Ki_Speed;
 8001478:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <pi_controller_init+0x84>)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	61d3      	str	r3, [r2, #28]
	PI_Speed.Kd = 0.0f;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <pi_controller_init+0x84>)
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&PI_Speed, 1);
 8001486:	2101      	movs	r1, #1
 8001488:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <pi_controller_init+0x84>)
 800148a:	f001 f94d 	bl	8002728 <arm_pid_init_f32>

}
 800148e:	bf00      	nop
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200000a8 	.word	0x200000a8
 800149c:	200000cc 	.word	0x200000cc
 80014a0:	200000f0 	.word	0x200000f0

080014a4 <pi_controller_Id>:
// PI controller for Id
float pi_controller_Id(float Id_ref, float Id_meas) {
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	ed87 0a01 	vstr	s0, [r7, #4]
 80014ae:	edc7 0a00 	vstr	s1, [r7]
    float error = Id_ref - Id_meas;
 80014b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80014b6:	edd7 7a00 	vldr	s15, [r7]
 80014ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014be:	edc7 7a05 	vstr	s15, [r7, #20]
 80014c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <pi_controller_Id+0x94>)
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	edd3 6a01 	vldr	s13, [r3, #4]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80014e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80014e8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80014f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150a:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001522:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Id, error);
 8001524:	ee07 3a90 	vmov	s15, r3
}
 8001528:	eeb0 0a67 	vmov.f32	s0, s15
 800152c:	371c      	adds	r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	200000a8 	.word	0x200000a8

0800153c <pi_controller_Iq>:
// PI controller for Iq
float pi_controller_Iq(float Iq_ref, float Iq_meas) {
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	ed87 0a01 	vstr	s0, [r7, #4]
 8001546:	edc7 0a00 	vstr	s1, [r7]
    float error = Iq_ref - Iq_meas;
 800154a:	ed97 7a01 	vldr	s14, [r7, #4]
 800154e:	edd7 7a00 	vldr	s15, [r7]
 8001552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001556:	edc7 7a05 	vstr	s15, [r7, #20]
 800155a:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <pi_controller_Iq+0x94>)
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	ed93 7a00 	vldr	s14, [r3]
 8001568:	edd7 7a03 	vldr	s15, [r7, #12]
 800156c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	edd3 6a01 	vldr	s13, [r3, #4]
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	edd3 7a03 	vldr	s15, [r3, #12]
 800157c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001580:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	edd3 6a02 	vldr	s13, [r3, #8]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001590:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001594:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800159e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a2:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	68da      	ldr	r2, [r3, #12]
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	615a      	str	r2, [r3, #20]
    return (out);
 80015ba:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Iq, error);
 80015bc:	ee07 3a90 	vmov	s15, r3
}
 80015c0:	eeb0 0a67 	vmov.f32	s0, s15
 80015c4:	371c      	adds	r7, #28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	200000cc 	.word	0x200000cc

080015d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d8:	f001 f9e4 	bl	80029a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015dc:	f000 f8c2 	bl	8001764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e0:	f000 faf6 	bl	8001bd0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015e4:	f000 fac2 	bl	8001b6c <MX_DMA_Init>
  MX_TIM1_Init();
 80015e8:	f000 f99c 	bl	8001924 <MX_TIM1_Init>
  MX_ADC1_Init();
 80015ec:	f000 f906 	bl	80017fc <MX_ADC1_Init>
  MX_TIM3_Init();
 80015f0:	f000 fa44 	bl	8001a7c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  pi_controller_init(Kp_Id, Ki_Id,Kp_Iq,Ki_Iq, Kp_Speed, Ki_Speed);
 80015f4:	4b44      	ldr	r3, [pc, #272]	@ (8001708 <main+0x134>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	4b44      	ldr	r3, [pc, #272]	@ (800170c <main+0x138>)
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	4b43      	ldr	r3, [pc, #268]	@ (8001710 <main+0x13c>)
 8001602:	edd3 6a00 	vldr	s13, [r3]
 8001606:	4b43      	ldr	r3, [pc, #268]	@ (8001714 <main+0x140>)
 8001608:	ed93 6a00 	vldr	s12, [r3]
 800160c:	4b42      	ldr	r3, [pc, #264]	@ (8001718 <main+0x144>)
 800160e:	edd3 5a00 	vldr	s11, [r3]
 8001612:	4b42      	ldr	r3, [pc, #264]	@ (800171c <main+0x148>)
 8001614:	ed93 5a00 	vldr	s10, [r3]
 8001618:	eef0 2a45 	vmov.f32	s5, s10
 800161c:	eeb0 2a65 	vmov.f32	s4, s11
 8001620:	eef0 1a46 	vmov.f32	s3, s12
 8001624:	eeb0 1a66 	vmov.f32	s2, s13
 8001628:	eef0 0a47 	vmov.f32	s1, s14
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f7ff fef4 	bl	800141c <pi_controller_init>

  HAL_TIM_Base_Start(&htim1);
 8001634:	483a      	ldr	r0, [pc, #232]	@ (8001720 <main+0x14c>)
 8001636:	f004 ff6d 	bl	8006514 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcValues, 3);
 800163a:	2203      	movs	r2, #3
 800163c:	4939      	ldr	r1, [pc, #228]	@ (8001724 <main+0x150>)
 800163e:	483a      	ldr	r0, [pc, #232]	@ (8001728 <main+0x154>)
 8001640:	f001 ff3a 	bl	80034b8 <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001644:	2100      	movs	r1, #0
 8001646:	4836      	ldr	r0, [pc, #216]	@ (8001720 <main+0x14c>)
 8001648:	f005 f8a4 	bl	8006794 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800164c:	2104      	movs	r1, #4
 800164e:	4834      	ldr	r0, [pc, #208]	@ (8001720 <main+0x14c>)
 8001650:	f005 f8a0 	bl	8006794 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001654:	2108      	movs	r1, #8
 8001656:	4832      	ldr	r0, [pc, #200]	@ (8001720 <main+0x14c>)
 8001658:	f005 f89c 	bl	8006794 <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800165c:	2100      	movs	r1, #0
 800165e:	4830      	ldr	r0, [pc, #192]	@ (8001720 <main+0x14c>)
 8001660:	f006 fc12 	bl	8007e88 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	482e      	ldr	r0, [pc, #184]	@ (8001720 <main+0x14c>)
 8001668:	f006 fc0e 	bl	8007e88 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800166c:	2108      	movs	r1, #8
 800166e:	482c      	ldr	r0, [pc, #176]	@ (8001720 <main+0x14c>)
 8001670:	f006 fc0a 	bl	8007e88 <HAL_TIMEx_PWMN_Start>

  HAL_TIM_Base_Start(&htim3);
 8001674:	482d      	ldr	r0, [pc, #180]	@ (800172c <main+0x158>)
 8001676:	f004 ff4d 	bl	8006514 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800167a:	f007 fc17 	bl	8008eac <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ReadPotent */
  ReadPotentHandle = osThreadNew(StartPotent, NULL, &ReadPotent_attributes);
 800167e:	4a2c      	ldr	r2, [pc, #176]	@ (8001730 <main+0x15c>)
 8001680:	2100      	movs	r1, #0
 8001682:	482c      	ldr	r0, [pc, #176]	@ (8001734 <main+0x160>)
 8001684:	f007 fc5c 	bl	8008f40 <osThreadNew>
 8001688:	4603      	mov	r3, r0
 800168a:	4a2b      	ldr	r2, [pc, #172]	@ (8001738 <main+0x164>)
 800168c:	6013      	str	r3, [r2, #0]

  /* creation of SVPWM */
  SVPWMHandle = osThreadNew(StartSVPWM, NULL, &SVPWM_attributes);
 800168e:	4a2b      	ldr	r2, [pc, #172]	@ (800173c <main+0x168>)
 8001690:	2100      	movs	r1, #0
 8001692:	482b      	ldr	r0, [pc, #172]	@ (8001740 <main+0x16c>)
 8001694:	f007 fc54 	bl	8008f40 <osThreadNew>
 8001698:	4603      	mov	r3, r0
 800169a:	4a2a      	ldr	r2, [pc, #168]	@ (8001744 <main+0x170>)
 800169c:	6013      	str	r3, [r2, #0]

  /* creation of ReadSensors */
  ReadSensorsHandle = osThreadNew(StartSensors, NULL, &ReadSensors_attributes);
 800169e:	4a2a      	ldr	r2, [pc, #168]	@ (8001748 <main+0x174>)
 80016a0:	2100      	movs	r1, #0
 80016a2:	482a      	ldr	r0, [pc, #168]	@ (800174c <main+0x178>)
 80016a4:	f007 fc4c 	bl	8008f40 <osThreadNew>
 80016a8:	4603      	mov	r3, r0
 80016aa:	4a29      	ldr	r2, [pc, #164]	@ (8001750 <main+0x17c>)
 80016ac:	6013      	str	r3, [r2, #0]

  /* creation of FOC */
  FOCHandle = osThreadNew(StartFOC, NULL, &FOC_attributes);
 80016ae:	4a29      	ldr	r2, [pc, #164]	@ (8001754 <main+0x180>)
 80016b0:	2100      	movs	r1, #0
 80016b2:	4829      	ldr	r0, [pc, #164]	@ (8001758 <main+0x184>)
 80016b4:	f007 fc44 	bl	8008f40 <osThreadNew>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4a28      	ldr	r2, [pc, #160]	@ (800175c <main+0x188>)
 80016bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 feba 	bl	8002438 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80016c4:	2101      	movs	r1, #1
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 feec 	bl	80024a4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80016cc:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <main+0x18c>)
 80016ce:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016d2:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80016d4:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <main+0x18c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80016da:	4b21      	ldr	r3, [pc, #132]	@ (8001760 <main+0x18c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80016e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001760 <main+0x18c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80016e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <main+0x18c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80016ec:	491c      	ldr	r1, [pc, #112]	@ (8001760 <main+0x18c>)
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 ff64 	bl	80025bc <BSP_COM_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <main+0x12a>
  {
    Error_Handler();
 80016fa:	f000 fbd3 	bl	8001ea4 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80016fe:	f007 fbf9 	bl	8008ef4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001702:	bf00      	nop
 8001704:	e7fd      	b.n	8001702 <main+0x12e>
 8001706:	bf00      	nop
 8001708:	20000000 	.word	0x20000000
 800170c:	20000004 	.word	0x20000004
 8001710:	20000008 	.word	0x20000008
 8001714:	2000000c 	.word	0x2000000c
 8001718:	20000010 	.word	0x20000010
 800171c:	20000014 	.word	0x20000014
 8001720:	200001f0 	.word	0x200001f0
 8001724:	20000298 	.word	0x20000298
 8001728:	20000124 	.word	0x20000124
 800172c:	2000023c 	.word	0x2000023c
 8001730:	0800bc3c 	.word	0x0800bc3c
 8001734:	08001c49 	.word	0x08001c49
 8001738:	20000288 	.word	0x20000288
 800173c:	0800bc60 	.word	0x0800bc60
 8001740:	08001c65 	.word	0x08001c65
 8001744:	2000028c 	.word	0x2000028c
 8001748:	0800bc84 	.word	0x0800bc84
 800174c:	08001cb1 	.word	0x08001cb1
 8001750:	20000290 	.word	0x20000290
 8001754:	0800bca8 	.word	0x0800bca8
 8001758:	08001d7d 	.word	0x08001d7d
 800175c:	20000294 	.word	0x20000294
 8001760:	20000114 	.word	0x20000114

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	@ 0x50
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0318 	add.w	r3, r7, #24
 800176e:	2238      	movs	r2, #56	@ 0x38
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f00a f948 	bl	800ba08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001786:	2000      	movs	r0, #0
 8001788:	f003 fe0a 	bl	80053a0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800178c:	2302      	movs	r3, #2
 800178e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001790:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001796:	2340      	movs	r3, #64	@ 0x40
 8001798:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179a:	2302      	movs	r3, #2
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800179e:	2302      	movs	r3, #2
 80017a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017a2:	2304      	movs	r3, #4
 80017a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017a6:	2355      	movs	r3, #85	@ 0x55
 80017a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017aa:	2302      	movs	r3, #2
 80017ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017ae:	2302      	movs	r3, #2
 80017b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017b2:	2302      	movs	r3, #2
 80017b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b6:	f107 0318 	add.w	r3, r7, #24
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 fea4 	bl	8005508 <HAL_RCC_OscConfig>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017c6:	f000 fb6d 	bl	8001ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ce:	2303      	movs	r3, #3
 80017d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2104      	movs	r1, #4
 80017e2:	4618      	mov	r0, r3
 80017e4:	f004 f9a2 	bl	8005b2c <HAL_RCC_ClockConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80017ee:	f000 fb59 	bl	8001ea4 <Error_Handler>
  }
}
 80017f2:	bf00      	nop
 80017f4:	3750      	adds	r7, #80	@ 0x50
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	@ 0x30
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2220      	movs	r2, #32
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f00a f8f7 	bl	800ba08 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800181a:	4b40      	ldr	r3, [pc, #256]	@ (800191c <MX_ADC1_Init+0x120>)
 800181c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001820:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001822:	4b3e      	ldr	r3, [pc, #248]	@ (800191c <MX_ADC1_Init+0x120>)
 8001824:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001828:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800182a:	4b3c      	ldr	r3, [pc, #240]	@ (800191c <MX_ADC1_Init+0x120>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001830:	4b3a      	ldr	r3, [pc, #232]	@ (800191c <MX_ADC1_Init+0x120>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001836:	4b39      	ldr	r3, [pc, #228]	@ (800191c <MX_ADC1_Init+0x120>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800183c:	4b37      	ldr	r3, [pc, #220]	@ (800191c <MX_ADC1_Init+0x120>)
 800183e:	2201      	movs	r2, #1
 8001840:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001842:	4b36      	ldr	r3, [pc, #216]	@ (800191c <MX_ADC1_Init+0x120>)
 8001844:	2204      	movs	r2, #4
 8001846:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001848:	4b34      	ldr	r3, [pc, #208]	@ (800191c <MX_ADC1_Init+0x120>)
 800184a:	2200      	movs	r2, #0
 800184c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800184e:	4b33      	ldr	r3, [pc, #204]	@ (800191c <MX_ADC1_Init+0x120>)
 8001850:	2201      	movs	r2, #1
 8001852:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001854:	4b31      	ldr	r3, [pc, #196]	@ (800191c <MX_ADC1_Init+0x120>)
 8001856:	2203      	movs	r2, #3
 8001858:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800185a:	4b30      	ldr	r3, [pc, #192]	@ (800191c <MX_ADC1_Init+0x120>)
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC1;
 8001862:	4b2e      	ldr	r3, [pc, #184]	@ (800191c <MX_ADC1_Init+0x120>)
 8001864:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001868:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800186a:	4b2c      	ldr	r3, [pc, #176]	@ (800191c <MX_ADC1_Init+0x120>)
 800186c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001870:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001872:	4b2a      	ldr	r3, [pc, #168]	@ (800191c <MX_ADC1_Init+0x120>)
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800187a:	4b28      	ldr	r3, [pc, #160]	@ (800191c <MX_ADC1_Init+0x120>)
 800187c:	2200      	movs	r2, #0
 800187e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001880:	4b26      	ldr	r3, [pc, #152]	@ (800191c <MX_ADC1_Init+0x120>)
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001888:	4824      	ldr	r0, [pc, #144]	@ (800191c <MX_ADC1_Init+0x120>)
 800188a:	f001 fb01 	bl	8002e90 <HAL_ADC_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001894:	f000 fb06 	bl	8001ea4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001898:	2300      	movs	r3, #0
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	481e      	ldr	r0, [pc, #120]	@ (800191c <MX_ADC1_Init+0x120>)
 80018a4:	f002 ff26 	bl	80046f4 <HAL_ADCEx_MultiModeConfigChannel>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80018ae:	f000 faf9 	bl	8001ea4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <MX_ADC1_Init+0x124>)
 80018b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018b6:	2306      	movs	r3, #6
 80018b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80018ba:	2304      	movs	r3, #4
 80018bc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018be:	237f      	movs	r3, #127	@ 0x7f
 80018c0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018c2:	2304      	movs	r3, #4
 80018c4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4813      	ldr	r0, [pc, #76]	@ (800191c <MX_ADC1_Init+0x120>)
 80018d0:	f002 f94e 	bl	8003b70 <HAL_ADC_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80018da:	f000 fae3 	bl	8001ea4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018de:	230c      	movs	r3, #12
 80018e0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	480c      	ldr	r0, [pc, #48]	@ (800191c <MX_ADC1_Init+0x120>)
 80018ec:	f002 f940 	bl	8003b70 <HAL_ADC_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80018f6:	f000 fad5 	bl	8001ea4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018fa:	2312      	movs	r3, #18
 80018fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4619      	mov	r1, r3
 8001902:	4806      	ldr	r0, [pc, #24]	@ (800191c <MX_ADC1_Init+0x120>)
 8001904:	f002 f934 	bl	8003b70 <HAL_ADC_ConfigChannel>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800190e:	f000 fac9 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	3730      	adds	r7, #48	@ 0x30
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000124 	.word	0x20000124
 8001920:	04300002 	.word	0x04300002

08001924 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b098      	sub	sp, #96	@ 0x60
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001936:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]
 8001946:	615a      	str	r2, [r3, #20]
 8001948:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	2234      	movs	r2, #52	@ 0x34
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f00a f859 	bl	800ba08 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001956:	4b47      	ldr	r3, [pc, #284]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001958:	4a47      	ldr	r2, [pc, #284]	@ (8001a78 <MX_TIM1_Init+0x154>)
 800195a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800195c:	4b45      	ldr	r3, [pc, #276]	@ (8001a74 <MX_TIM1_Init+0x150>)
 800195e:	2200      	movs	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001962:	4b44      	ldr	r3, [pc, #272]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001964:	2220      	movs	r2, #32
 8001966:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4250;
 8001968:	4b42      	ldr	r3, [pc, #264]	@ (8001a74 <MX_TIM1_Init+0x150>)
 800196a:	f241 029a 	movw	r2, #4250	@ 0x109a
 800196e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001970:	4b40      	ldr	r3, [pc, #256]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001976:	4b3f      	ldr	r3, [pc, #252]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001978:	2200      	movs	r2, #0
 800197a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800197c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a74 <MX_TIM1_Init+0x150>)
 800197e:	2280      	movs	r2, #128	@ 0x80
 8001980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001982:	483c      	ldr	r0, [pc, #240]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001984:	f004 feae 	bl	80066e4 <HAL_TIM_PWM_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800198e:	f000 fa89 	bl	8001ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001992:	2320      	movs	r3, #32
 8001994:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800199e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019a2:	4619      	mov	r1, r3
 80019a4:	4833      	ldr	r0, [pc, #204]	@ (8001a74 <MX_TIM1_Init+0x150>)
 80019a6:	f006 fb31 	bl	800800c <HAL_TIMEx_MasterConfigSynchronization>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019b0:	f000 fa78 	bl	8001ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b4:	2360      	movs	r3, #96	@ 0x60
 80019b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019bc:	2300      	movs	r3, #0
 80019be:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019c0:	2300      	movs	r3, #0
 80019c2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019d0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019d4:	2200      	movs	r2, #0
 80019d6:	4619      	mov	r1, r3
 80019d8:	4826      	ldr	r0, [pc, #152]	@ (8001a74 <MX_TIM1_Init+0x150>)
 80019da:	f005 fa39 	bl	8006e50 <HAL_TIM_PWM_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019e4:	f000 fa5e 	bl	8001ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019e8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019ec:	2204      	movs	r2, #4
 80019ee:	4619      	mov	r1, r3
 80019f0:	4820      	ldr	r0, [pc, #128]	@ (8001a74 <MX_TIM1_Init+0x150>)
 80019f2:	f005 fa2d 	bl	8006e50 <HAL_TIM_PWM_ConfigChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80019fc:	f000 fa52 	bl	8001ea4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a00:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a04:	2208      	movs	r2, #8
 8001a06:	4619      	mov	r1, r3
 8001a08:	481a      	ldr	r0, [pc, #104]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001a0a:	f005 fa21 	bl	8006e50 <HAL_TIM_PWM_ConfigChannel>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001a14:	f000 fa46 	bl	8001ea4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 54;
 8001a24:	2336      	movs	r3, #54	@ 0x36
 8001a26:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a30:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001a4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a50:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	4619      	mov	r1, r3
 8001a56:	4807      	ldr	r0, [pc, #28]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001a58:	f006 fb6e 	bl	8008138 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001a62:	f000 fa1f 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a66:	4803      	ldr	r0, [pc, #12]	@ (8001a74 <MX_TIM1_Init+0x150>)
 8001a68:	f000 fb7a 	bl	8002160 <HAL_TIM_MspPostInit>

}
 8001a6c:	bf00      	nop
 8001a6e:	3760      	adds	r7, #96	@ 0x60
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200001f0 	.word	0x200001f0
 8001a78:	40012c00 	.word	0x40012c00

08001a7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	@ 0x30
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a82:	f107 0320 	add.w	r3, r7, #32
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a9c:	1d3b      	adds	r3, r7, #4
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001aa8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8001b68 <MX_TIM3_Init+0xec>)
 8001aac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001aae:	4b2d      	ldr	r3, [pc, #180]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001aba:	4b2a      	ldr	r3, [pc, #168]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001abc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ac0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac2:	4b28      	ldr	r3, [pc, #160]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac8:	4b26      	ldr	r3, [pc, #152]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ace:	4825      	ldr	r0, [pc, #148]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001ad0:	f004 fcc8 	bl	8006464 <HAL_TIM_Base_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001ada:	f000 f9e3 	bl	8001ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001ade:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ae2:	623b      	str	r3, [r7, #32]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sClockSourceConfig.ClockFilter = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001af0:	f107 0320 	add.w	r3, r7, #32
 8001af4:	4619      	mov	r1, r3
 8001af6:	481b      	ldr	r0, [pc, #108]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001af8:	f005 fabe 	bl	8007078 <HAL_TIM_ConfigClockSource>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001b02:	f000 f9cf 	bl	8001ea4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001b06:	4817      	ldr	r0, [pc, #92]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001b08:	f004 ff56 	bl	80069b8 <HAL_TIM_IC_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001b12:	f000 f9c7 	bl	8001ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	480f      	ldr	r0, [pc, #60]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001b26:	f006 fa71 	bl	800800c <HAL_TIMEx_MasterConfigSynchronization>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8001b30:	f000 f9b8 	bl	8001ea4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	2200      	movs	r2, #0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4806      	ldr	r0, [pc, #24]	@ (8001b64 <MX_TIM3_Init+0xe8>)
 8001b4c:	f005 f8e4 	bl	8006d18 <HAL_TIM_IC_ConfigChannel>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001b56:	f000 f9a5 	bl	8001ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	3730      	adds	r7, #48	@ 0x30
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	2000023c 	.word	0x2000023c
 8001b68:	40000400 	.word	0x40000400

08001b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b72:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b76:	4a15      	ldr	r2, [pc, #84]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b7e:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b96:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <MX_DMA_Init+0x60>)
 8001b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	200b      	movs	r0, #11
 8001ba8:	f002 ff64 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bac:	200b      	movs	r0, #11
 8001bae:	f002 ff7b 	bl	8004aa8 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 5, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2105      	movs	r1, #5
 8001bb6:	205e      	movs	r0, #94	@ 0x5e
 8001bb8:	f002 ff5c 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8001bbc:	205e      	movs	r0, #94	@ 0x5e
 8001bbe:	f002 ff73 	bl	8004aa8 <HAL_NVIC_EnableIRQ>

}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bda:	4a1a      	ldr	r2, [pc, #104]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be2:	4b18      	ldr	r3, [pc, #96]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	4b15      	ldr	r3, [pc, #84]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf2:	4a14      	ldr	r2, [pc, #80]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfa:	4b12      	ldr	r3, [pc, #72]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c12:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1e:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c22:	4a08      	ldr	r2, [pc, #32]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c24:	f043 0308 	orr.w	r3, r3, #8
 8001c28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <MX_GPIO_Init+0x74>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c36:	bf00      	nop
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000

08001c48 <StartPotent>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartPotent */
void StartPotent(void *argument)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    // sample potentiometer every 5 ms
    HAL_ADC_Start_IT(&hadc1);
 8001c50:	4803      	ldr	r0, [pc, #12]	@ (8001c60 <StartPotent+0x18>)
 8001c52:	f001 fad9 	bl	8003208 <HAL_ADC_Start_IT>
    osDelay(5);
 8001c56:	2005      	movs	r0, #5
 8001c58:	f007 fa04 	bl	8009064 <osDelay>
    HAL_ADC_Start_IT(&hadc1);
 8001c5c:	bf00      	nop
 8001c5e:	e7f7      	b.n	8001c50 <StartPotent+0x8>
 8001c60:	20000124 	.word	0x20000124

08001c64 <StartSVPWM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSVPWM */
void StartSVPWM(void *argument)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSVPWM */
  /* Infinite loop */
  for(;;)
  {
	  svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 8001c6c:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <StartSVPWM+0x30>)
 8001c6e:	edd3 7a00 	vldr	s15, [r3]
 8001c72:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <StartSVPWM+0x34>)
 8001c74:	ed93 7a00 	vldr	s14, [r3]
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <StartSVPWM+0x38>)
 8001c7a:	4a09      	ldr	r2, [pc, #36]	@ (8001ca0 <StartSVPWM+0x3c>)
 8001c7c:	4909      	ldr	r1, [pc, #36]	@ (8001ca4 <StartSVPWM+0x40>)
 8001c7e:	f241 009a 	movw	r0, #4250	@ 0x109a
 8001c82:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8001ca8 <StartSVPWM+0x44>
 8001c86:	eef0 0a47 	vmov.f32	s1, s14
 8001c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8e:	f7ff f91f 	bl	8000ed0 <svpwm>
 8001c92:	e7eb      	b.n	8001c6c <StartSVPWM+0x8>
 8001c94:	200002b0 	.word	0x200002b0
 8001c98:	200002b4 	.word	0x200002b4
 8001c9c:	200002c0 	.word	0x200002c0
 8001ca0:	200002bc 	.word	0x200002bc
 8001ca4:	200002b8 	.word	0x200002b8
 8001ca8:	43480000 	.word	0x43480000
 8001cac:	00000000 	.word	0x00000000

08001cb0 <StartSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors */
void StartSensors(void *argument)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  {
//	voltageA = (adcValues[0] * VREF) / ADC_MAX;
//	voltageB = (adcValues[1] * VREF) / ADC_MAX;
//	currentA = (voltageA - 1.65f) / SENSOR_SENSITIVITY;
//	currentB = (voltageB - 1.65f) / SENSOR_SENSITIVITY;
	ia = (adcValues[0] / ADC_MAX) * VREF / SENSOR_SENSITIVITY;
 8001cb8:	4b27      	ldr	r3, [pc, #156]	@ (8001d58 <StartSensors+0xa8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cc4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001d5c <StartSensors+0xac>
 8001cc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ccc:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001d60 <StartSensors+0xb0>
 8001cd0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cd4:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001d64 <StartSensors+0xb4>
 8001cd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cdc:	4b22      	ldr	r3, [pc, #136]	@ (8001d68 <StartSensors+0xb8>)
 8001cde:	edc3 7a00 	vstr	s15, [r3]
	ib = (adcValues[1] / ADC_MAX) * VREF / SENSOR_SENSITIVITY;
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d58 <StartSensors+0xa8>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	ee07 3a90 	vmov	s15, r3
 8001cea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cee:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001d5c <StartSensors+0xac>
 8001cf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cf6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001d60 <StartSensors+0xb0>
 8001cfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cfe:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001d64 <StartSensors+0xb4>
 8001d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d06:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <StartSensors+0xbc>)
 8001d08:	edc3 7a00 	vstr	s15, [r3]
	RotorAngle = ((TIM3->CNT) * 2 * M_PI) / 1000 ;
 8001d0c:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <StartSensors+0xc0>)
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fbc6 	bl	80004a4 <__aeabi_ui2d>
 8001d18:	a30d      	add	r3, pc, #52	@ (adr r3, 8001d50 <StartSensors+0xa0>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	f7fe fc3b 	bl	8000598 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <StartSensors+0xc4>)
 8001d30:	f7fe fd5c 	bl	80007ec <__aeabi_ddiv>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f7fe fe3e 	bl	80009bc <__aeabi_d2f>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a0d      	ldr	r2, [pc, #52]	@ (8001d78 <StartSensors+0xc8>)
 8001d44:	6013      	str	r3, [r2, #0]
	osDelay(1);
 8001d46:	2001      	movs	r0, #1
 8001d48:	f007 f98c 	bl	8009064 <osDelay>
	ia = (adcValues[0] / ADC_MAX) * VREF / SENSOR_SENSITIVITY;
 8001d4c:	bf00      	nop
 8001d4e:	e7b3      	b.n	8001cb8 <StartSensors+0x8>
 8001d50:	54442d18 	.word	0x54442d18
 8001d54:	400921fb 	.word	0x400921fb
 8001d58:	20000298 	.word	0x20000298
 8001d5c:	457ff000 	.word	0x457ff000
 8001d60:	40533333 	.word	0x40533333
 8001d64:	3dcccccd 	.word	0x3dcccccd
 8001d68:	200002a8 	.word	0x200002a8
 8001d6c:	200002ac 	.word	0x200002ac
 8001d70:	40000400 	.word	0x40000400
 8001d74:	408f4000 	.word	0x408f4000
 8001d78:	200002a4 	.word	0x200002a4

08001d7c <StartFOC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFOC */
void StartFOC(void *argument)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	@ 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	float Id_ref, Iq_ref;
	float vd, vq;
	float sin_theta, cos_theta;

	// sample current sensors and encoder
	cos_theta = fast_cos(RotorAngle);
 8001d84:	4b2c      	ldr	r3, [pc, #176]	@ (8001e38 <StartFOC+0xbc>)
 8001d86:	edd3 7a00 	vldr	s15, [r3]
 8001d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8e:	f7ff f80b 	bl	8000da8 <fast_cos>
 8001d92:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	sin_theta = fast_sin(RotorAngle);
 8001d96:	4b28      	ldr	r3, [pc, #160]	@ (8001e38 <StartFOC+0xbc>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001da0:	f7fe fff2 	bl	8000d88 <fast_sin>
 8001da4:	ed87 0a08 	vstr	s0, [r7, #32]
	clarke_park_transform(ia, ib, sin_theta, cos_theta, &Id_measured, &Iq_measured);
 8001da8:	4b24      	ldr	r3, [pc, #144]	@ (8001e3c <StartFOC+0xc0>)
 8001daa:	edd3 7a00 	vldr	s15, [r3]
 8001dae:	4b24      	ldr	r3, [pc, #144]	@ (8001e40 <StartFOC+0xc4>)
 8001db0:	ed93 7a00 	vldr	s14, [r3]
 8001db4:	f107 0208 	add.w	r2, r7, #8
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	4611      	mov	r1, r2
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 8001dc4:	ed97 1a08 	vldr	s2, [r7, #32]
 8001dc8:	eef0 0a47 	vmov.f32	s1, s14
 8001dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd0:	f7fe fffa 	bl	8000dc8 <clarke_park_transform>

	Id_ref = 0.0f;
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
	Iq_ref = desiredRPM / 100.0f ;
 8001dda:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <StartFOC+0xc8>)
 8001ddc:	ed93 7a00 	vldr	s14, [r3]
 8001de0:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001e48 <StartFOC+0xcc>
 8001de4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001de8:	edc7 7a06 	vstr	s15, [r7, #24]

	vd = pi_controller_Id(Id_ref, Id_measured);
 8001dec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001df0:	eef0 0a67 	vmov.f32	s1, s15
 8001df4:	ed97 0a07 	vldr	s0, [r7, #28]
 8001df8:	f7ff fb54 	bl	80014a4 <pi_controller_Id>
 8001dfc:	ed87 0a05 	vstr	s0, [r7, #20]
	vq = pi_controller_Iq(Iq_ref, Iq_measured);
 8001e00:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e04:	eef0 0a67 	vmov.f32	s1, s15
 8001e08:	ed97 0a06 	vldr	s0, [r7, #24]
 8001e0c:	f7ff fb96 	bl	800153c <pi_controller_Iq>
 8001e10:	ed87 0a04 	vstr	s0, [r7, #16]
	inverse_park_transform(vd, vq, sin_theta, cos_theta, &valpha, &vbeta);
 8001e14:	490d      	ldr	r1, [pc, #52]	@ (8001e4c <StartFOC+0xd0>)
 8001e16:	480e      	ldr	r0, [pc, #56]	@ (8001e50 <StartFOC+0xd4>)
 8001e18:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 8001e1c:	ed97 1a08 	vldr	s2, [r7, #32]
 8001e20:	edd7 0a04 	vldr	s1, [r7, #16]
 8001e24:	ed97 0a05 	vldr	s0, [r7, #20]
 8001e28:	f7ff f81c 	bl	8000e64 <inverse_park_transform>
    osDelay(1);
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	f007 f919 	bl	8009064 <osDelay>
  {
 8001e32:	bf00      	nop
 8001e34:	e7a6      	b.n	8001d84 <StartFOC+0x8>
 8001e36:	bf00      	nop
 8001e38:	200002a4 	.word	0x200002a4
 8001e3c:	200002a8 	.word	0x200002a8
 8001e40:	200002ac 	.word	0x200002ac
 8001e44:	200002c4 	.word	0x200002c4
 8001e48:	42c80000 	.word	0x42c80000
 8001e4c:	200002b4 	.word	0x200002b4
 8001e50:	200002b0 	.word	0x200002b0

08001e54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance ==TIM1){
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a0c      	ldr	r2, [pc, #48]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d10b      	bne.n	8001e7e <HAL_TIM_PeriodElapsedCallback+0x2a>
		TIM1->CCR1 = pwm_u;
 8001e66:	4a0b      	ldr	r2, [pc, #44]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e68:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM1->CCR2 = pwm_v;
 8001e6e:	4a09      	ldr	r2, [pc, #36]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e70:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM1->CCR3 = pwm_w;
 8001e76:	4a07      	ldr	r2, [pc, #28]	@ (8001e94 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001e78:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	63d3      	str	r3, [r2, #60]	@ 0x3c
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e86:	d101      	bne.n	8001e8c <HAL_TIM_PeriodElapsedCallback+0x38>
  {
    HAL_IncTick();
 8001e88:	f000 fda4 	bl	80029d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40012c00 	.word	0x40012c00
 8001e98:	200002b8 	.word	0x200002b8
 8001e9c:	200002bc 	.word	0x200002bc
 8001ea0:	200002c0 	.word	0x200002c0

08001ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea8:	b672      	cpsid	i
}
 8001eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eac:	bf00      	nop
 8001eae:	e7fd      	b.n	8001eac <Error_Handler+0x8>

08001eb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <HAL_MspInit+0x50>)
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eba:	4a11      	ldr	r2, [pc, #68]	@ (8001f00 <HAL_MspInit+0x50>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <HAL_MspInit+0x50>)
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <HAL_MspInit+0x50>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed2:	4a0b      	ldr	r2, [pc, #44]	@ (8001f00 <HAL_MspInit+0x50>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eda:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <HAL_MspInit+0x50>)
 8001edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	210f      	movs	r1, #15
 8001eea:	f06f 0001 	mvn.w	r0, #1
 8001eee:	f002 fdc1 	bl	8004a74 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ef2:	f003 faf9 	bl	80054e8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b0a0      	sub	sp, #128	@ 0x80
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f1c:	f107 0318 	add.w	r3, r7, #24
 8001f20:	2254      	movs	r2, #84	@ 0x54
 8001f22:	2100      	movs	r1, #0
 8001f24:	4618      	mov	r0, r3
 8001f26:	f009 fd6f 	bl	800ba08 <memset>
  if(hadc->Instance==ADC1)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f32:	f040 8081 	bne.w	8002038 <HAL_ADC_MspInit+0x134>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f3a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001f3c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001f40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f42:	f107 0318 	add.w	r3, r7, #24
 8001f46:	4618      	mov	r0, r3
 8001f48:	f004 f83e 	bl	8005fc8 <HAL_RCCEx_PeriphCLKConfig>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001f52:	f7ff ffa7 	bl	8001ea4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001f56:	4b3a      	ldr	r3, [pc, #232]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5a:	4a39      	ldr	r2, [pc, #228]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f5c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f62:	4b37      	ldr	r3, [pc, #220]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	4b34      	ldr	r3, [pc, #208]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f72:	4a33      	ldr	r2, [pc, #204]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f7a:	4b31      	ldr	r3, [pc, #196]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f86:	4b2e      	ldr	r3, [pc, #184]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8a:	4a2d      	ldr	r2, [pc, #180]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f8c:	f043 0302 	orr.w	r3, r3, #2
 8001f90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f92:	4b2b      	ldr	r3, [pc, #172]	@ (8002040 <HAL_ADC_MspInit+0x13c>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = IA_Pin|IB_Pin;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fb4:	f003 f85a 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|THERMISTOR_Pin;
 8001fb8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001fbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fca:	4619      	mov	r1, r3
 8001fcc:	481d      	ldr	r0, [pc, #116]	@ (8002044 <HAL_ADC_MspInit+0x140>)
 8001fce:	f003 f84d 	bl	800506c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800204c <HAL_ADC_MspInit+0x148>)
 8001fd6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001fda:	2205      	movs	r2, #5
 8001fdc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fde:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fea:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001fec:	2280      	movs	r2, #128	@ 0x80
 8001fee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ff0:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001ff2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ff6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ff8:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8001ffa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ffe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002000:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8002002:	2220      	movs	r2, #32
 8002004:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002006:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8002008:	2200      	movs	r2, #0
 800200a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800200c:	480e      	ldr	r0, [pc, #56]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 800200e:	f002 fd59 	bl	8004ac4 <HAL_DMA_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <HAL_ADC_MspInit+0x118>
    {
      Error_Handler();
 8002018:	f7ff ff44 	bl	8001ea4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8002020:	655a      	str	r2, [r3, #84]	@ 0x54
 8002022:	4a09      	ldr	r2, [pc, #36]	@ (8002048 <HAL_ADC_MspInit+0x144>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	2105      	movs	r1, #5
 800202c:	2012      	movs	r0, #18
 800202e:	f002 fd21 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002032:	2012      	movs	r0, #18
 8002034:	f002 fd38 	bl	8004aa8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002038:	bf00      	nop
 800203a:	3780      	adds	r7, #128	@ 0x80
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000
 8002044:	48000400 	.word	0x48000400
 8002048:	20000190 	.word	0x20000190
 800204c:	40020008 	.word	0x40020008

08002050 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <HAL_TIM_PWM_MspInit+0x38>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d10b      	bne.n	800207a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002062:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <HAL_TIM_PWM_MspInit+0x3c>)
 8002064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002066:	4a09      	ldr	r2, [pc, #36]	@ (800208c <HAL_TIM_PWM_MspInit+0x3c>)
 8002068:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800206c:	6613      	str	r3, [r2, #96]	@ 0x60
 800206e:	4b07      	ldr	r3, [pc, #28]	@ (800208c <HAL_TIM_PWM_MspInit+0x3c>)
 8002070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002072:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40012c00 	.word	0x40012c00
 800208c:	40021000 	.word	0x40021000

08002090 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	@ 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a29      	ldr	r2, [pc, #164]	@ (8002154 <HAL_TIM_Base_MspInit+0xc4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d14c      	bne.n	800214c <HAL_TIM_Base_MspInit+0xbc>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020b2:	4b29      	ldr	r3, [pc, #164]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b6:	4a28      	ldr	r2, [pc, #160]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80020be:	4b26      	ldr	r3, [pc, #152]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ca:	4b23      	ldr	r3, [pc, #140]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ce:	4a22      	ldr	r2, [pc, #136]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020d6:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002158 <HAL_TIM_Base_MspInit+0xc8>)
 80020f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PD2     ------> TIM3_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020fa:	2340      	movs	r3, #64	@ 0x40
 80020fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800210a:	2302      	movs	r3, #2
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002118:	f002 ffa8 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_Pin;
 800211c:	2304      	movs	r3, #4
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002128:	2300      	movs	r3, #0
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800212c:	2302      	movs	r3, #2
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENCODER_GPIO_Port, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	4809      	ldr	r0, [pc, #36]	@ (800215c <HAL_TIM_Base_MspInit+0xcc>)
 8002138:	f002 ff98 	bl	800506c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	2105      	movs	r1, #5
 8002140:	201d      	movs	r0, #29
 8002142:	f002 fc97 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002146:	201d      	movs	r0, #29
 8002148:	f002 fcae 	bl	8004aa8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800214c:	bf00      	nop
 800214e:	3728      	adds	r7, #40	@ 0x28
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40000400 	.word	0x40000400
 8002158:	40021000 	.word	0x40021000
 800215c:	48000c00 	.word	0x48000c00

08002160 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b08a      	sub	sp, #40	@ 0x28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002168:	f107 0314 	add.w	r3, r7, #20
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a2d      	ldr	r2, [pc, #180]	@ (8002234 <HAL_TIM_MspPostInit+0xd4>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d154      	bne.n	800222c <HAL_TIM_MspPostInit+0xcc>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002182:	4b2d      	ldr	r3, [pc, #180]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	4a2c      	ldr	r2, [pc, #176]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800218e:	4b2a      	ldr	r3, [pc, #168]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 8002190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	4a26      	ldr	r2, [pc, #152]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a6:	4b24      	ldr	r3, [pc, #144]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b2:	4b21      	ldr	r3, [pc, #132]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b6:	4a20      	ldr	r2, [pc, #128]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021be:	4b1e      	ldr	r3, [pc, #120]	@ (8002238 <HAL_TIM_MspPostInit+0xd8>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> TIM1_CH3
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = U_HI_Pin|V_HI_Pin|W_HI_Pin;
 80021ca:	2307      	movs	r3, #7
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80021da:	2302      	movs	r3, #2
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	4815      	ldr	r0, [pc, #84]	@ (800223c <HAL_TIM_MspPostInit+0xdc>)
 80021e6:	f002 ff41 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_LO_Pin;
 80021ea:	2380      	movs	r3, #128	@ 0x80
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021fa:	2306      	movs	r3, #6
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(U_LO_GPIO_Port, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002208:	f002 ff30 	bl	800506c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_LO_Pin|W_LO_Pin;
 800220c:	2303      	movs	r3, #3
 800220e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002210:	2302      	movs	r3, #2
 8002212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800221c:	2306      	movs	r3, #6
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	4619      	mov	r1, r3
 8002226:	4806      	ldr	r0, [pc, #24]	@ (8002240 <HAL_TIM_MspPostInit+0xe0>)
 8002228:	f002 ff20 	bl	800506c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800222c:	bf00      	nop
 800222e:	3728      	adds	r7, #40	@ 0x28
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40012c00 	.word	0x40012c00
 8002238:	40021000 	.word	0x40021000
 800223c:	48000800 	.word	0x48000800
 8002240:	48000400 	.word	0x48000400

08002244 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	@ 0x30
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002254:	4b2d      	ldr	r3, [pc, #180]	@ (800230c <HAL_InitTick+0xc8>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002258:	4a2c      	ldr	r2, [pc, #176]	@ (800230c <HAL_InitTick+0xc8>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002260:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <HAL_InitTick+0xc8>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800226c:	f107 020c 	add.w	r2, r7, #12
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	4611      	mov	r1, r2
 8002276:	4618      	mov	r0, r3
 8002278:	f003 fe2e 	bl	8005ed8 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800227c:	f003 fe00 	bl	8005e80 <HAL_RCC_GetPCLK1Freq>
 8002280:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002284:	4a22      	ldr	r2, [pc, #136]	@ (8002310 <HAL_InitTick+0xcc>)
 8002286:	fba2 2303 	umull	r2, r3, r2, r3
 800228a:	0c9b      	lsrs	r3, r3, #18
 800228c:	3b01      	subs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002290:	4b20      	ldr	r3, [pc, #128]	@ (8002314 <HAL_InitTick+0xd0>)
 8002292:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002296:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002298:	4b1e      	ldr	r3, [pc, #120]	@ (8002314 <HAL_InitTick+0xd0>)
 800229a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800229e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80022a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <HAL_InitTick+0xd0>)
 80022a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80022a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <HAL_InitTick+0xd0>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HAL_InitTick+0xd0>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 80022b2:	4818      	ldr	r0, [pc, #96]	@ (8002314 <HAL_InitTick+0xd0>)
 80022b4:	f004 f8d6 	bl	8006464 <HAL_TIM_Base_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80022be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d11b      	bne.n	80022fe <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80022c6:	4813      	ldr	r0, [pc, #76]	@ (8002314 <HAL_InitTick+0xd0>)
 80022c8:	f004 f994 	bl	80065f4 <HAL_TIM_Base_Start_IT>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80022d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d111      	bne.n	80022fe <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022da:	201c      	movs	r0, #28
 80022dc:	f002 fbe4 	bl	8004aa8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	d808      	bhi.n	80022f8 <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80022e6:	2200      	movs	r2, #0
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	201c      	movs	r0, #28
 80022ec:	f002 fbc2 	bl	8004a74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022f0:	4a09      	ldr	r2, [pc, #36]	@ (8002318 <HAL_InitTick+0xd4>)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	e002      	b.n	80022fe <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80022fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002302:	4618      	mov	r0, r3
 8002304:	3730      	adds	r7, #48	@ 0x30
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000
 8002310:	431bde83 	.word	0x431bde83
 8002314:	200002c8 	.word	0x200002c8
 8002318:	20000030 	.word	0x20000030

0800231c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <NMI_Handler+0x4>

08002324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <MemManage_Handler+0x4>

08002334 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <BusFault_Handler+0x4>

0800233c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <UsageFault_Handler+0x4>

08002344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
	...

08002354 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002358:	4802      	ldr	r0, [pc, #8]	@ (8002364 <DMA1_Channel1_IRQHandler+0x10>)
 800235a:	f002 fcd6 	bl	8004d0a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000190 	.word	0x20000190

08002368 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800236c:	4802      	ldr	r0, [pc, #8]	@ (8002378 <ADC1_2_IRQHandler+0x10>)
 800236e:	f001 f977 	bl	8003660 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000124 	.word	0x20000124

0800237c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <TIM2_IRQHandler+0x10>)
 8002382:	f004 fb7a 	bl	8006a7a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200002c8 	.word	0x200002c8

08002390 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <TIM3_IRQHandler+0x10>)
 8002396:	f004 fb70 	bl	8006a7a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	2000023c 	.word	0x2000023c

080023a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023a8:	2000      	movs	r0, #0
 80023aa:	f000 f8e9 	bl	8002580 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80023c4:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <SystemInit+0x20>)
 80023c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ca:	4a05      	ldr	r2, [pc, #20]	@ (80023e0 <SystemInit+0x20>)
 80023cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000ed00 	.word	0xe000ed00

080023e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023e4:	480d      	ldr	r0, [pc, #52]	@ (800241c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e8:	f7ff ffea 	bl	80023c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023ec:	480c      	ldr	r0, [pc, #48]	@ (8002420 <LoopForever+0x6>)
  ldr r1, =_edata
 80023ee:	490d      	ldr	r1, [pc, #52]	@ (8002424 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002428 <LoopForever+0xe>)
  movs r3, #0
 80023f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80023f4:	e002      	b.n	80023fc <LoopCopyDataInit>

080023f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fa:	3304      	adds	r3, #4

080023fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002400:	d3f9      	bcc.n	80023f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002404:	4c0a      	ldr	r4, [pc, #40]	@ (8002430 <LoopForever+0x16>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002408:	e001      	b.n	800240e <LoopFillZerobss>

0800240a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800240c:	3204      	adds	r2, #4

0800240e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002410:	d3fb      	bcc.n	800240a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002412:	f009 fb5f 	bl	800bad4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002416:	f7ff f8dd 	bl	80015d4 <main>

0800241a <LoopForever>:

LoopForever:
    b LoopForever
 800241a:	e7fe      	b.n	800241a <LoopForever>
  ldr   r0, =_estack
 800241c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002428:	0800c514 	.word	0x0800c514
  ldr r2, =_sbss
 800242c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002430:	20001edc 	.word	0x20001edc

08002434 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC3_IRQHandler>
	...

08002438 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8002442:	4b16      	ldr	r3, [pc, #88]	@ (800249c <BSP_LED_Init+0x64>)
 8002444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002446:	4a15      	ldr	r2, [pc, #84]	@ (800249c <BSP_LED_Init+0x64>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800244e:	4b13      	ldr	r3, [pc, #76]	@ (800249c <BSP_LED_Init+0x64>)
 8002450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 800245a:	2320      	movs	r3, #32
 800245c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800245e:	2301      	movs	r3, #1
 8002460:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002466:	2303      	movs	r3, #3
 8002468:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <BSP_LED_Init+0x68>)
 800246e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002472:	f107 020c 	add.w	r2, r7, #12
 8002476:	4611      	mov	r1, r2
 8002478:	4618      	mov	r0, r3
 800247a:	f002 fdf7 	bl	800506c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	4a07      	ldr	r2, [pc, #28]	@ (80024a0 <BSP_LED_Init+0x68>)
 8002482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002486:	2120      	movs	r1, #32
 8002488:	2200      	movs	r2, #0
 800248a:	4618      	mov	r0, r3
 800248c:	f002 ff70 	bl	8005370 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3720      	adds	r7, #32
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000
 80024a0:	2000001c 	.word	0x2000001c

080024a4 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	4603      	mov	r3, r0
 80024ac:	460a      	mov	r2, r1
 80024ae:	71fb      	strb	r3, [r7, #7]
 80024b0:	4613      	mov	r3, r2
 80024b2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80024b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002568 <BSP_PB_Init+0xc4>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002568 <BSP_PB_Init+0xc4>)
 80024ba:	f043 0304 	orr.w	r3, r3, #4
 80024be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024c0:	4b29      	ldr	r3, [pc, #164]	@ (8002568 <BSP_PB_Init+0xc4>)
 80024c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80024cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024d0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80024d2:	2302      	movs	r3, #2
 80024d4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80024d6:	2302      	movs	r3, #2
 80024d8:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80024da:	79bb      	ldrb	r3, [r7, #6]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10c      	bne.n	80024fa <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80024e0:	2300      	movs	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	4a21      	ldr	r2, [pc, #132]	@ (800256c <BSP_PB_Init+0xc8>)
 80024e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ec:	f107 020c 	add.w	r2, r7, #12
 80024f0:	4611      	mov	r1, r2
 80024f2:	4618      	mov	r0, r3
 80024f4:	f002 fdba 	bl	800506c <HAL_GPIO_Init>
 80024f8:	e031      	b.n	800255e <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80024fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024fe:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	4a1a      	ldr	r2, [pc, #104]	@ (800256c <BSP_PB_Init+0xc8>)
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002508:	f107 020c 	add.w	r2, r7, #12
 800250c:	4611      	mov	r1, r2
 800250e:	4618      	mov	r0, r3
 8002510:	f002 fdac 	bl	800506c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4a15      	ldr	r2, [pc, #84]	@ (8002570 <BSP_PB_Init+0xcc>)
 800251a:	441a      	add	r2, r3
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	4915      	ldr	r1, [pc, #84]	@ (8002574 <BSP_PB_Init+0xd0>)
 8002520:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002524:	4619      	mov	r1, r3
 8002526:	4610      	mov	r0, r2
 8002528:	f002 fd5b 	bl	8004fe2 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4a0f      	ldr	r2, [pc, #60]	@ (8002570 <BSP_PB_Init+0xcc>)
 8002532:	1898      	adds	r0, r3, r2
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	4a10      	ldr	r2, [pc, #64]	@ (8002578 <BSP_PB_Init+0xd4>)
 8002538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253c:	461a      	mov	r2, r3
 800253e:	2100      	movs	r1, #0
 8002540:	f002 fd32 	bl	8004fa8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002544:	2028      	movs	r0, #40	@ 0x28
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4a0c      	ldr	r2, [pc, #48]	@ (800257c <BSP_PB_Init+0xd8>)
 800254a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254e:	2200      	movs	r2, #0
 8002550:	4619      	mov	r1, r3
 8002552:	f002 fa8f 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002556:	2328      	movs	r3, #40	@ 0x28
 8002558:	4618      	mov	r0, r3
 800255a:	f002 faa5 	bl	8004aa8 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3720      	adds	r7, #32
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40021000 	.word	0x40021000
 800256c:	20000020 	.word	0x20000020
 8002570:	20000314 	.word	0x20000314
 8002574:	0800bce4 	.word	0x0800bce4
 8002578:	20000028 	.word	0x20000028
 800257c:	2000002c 	.word	0x2000002c

08002580 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <BSP_PB_IRQHandler+0x20>)
 8002590:	4413      	add	r3, r2
 8002592:	4618      	mov	r0, r3
 8002594:	f002 fd3a 	bl	800500c <HAL_EXTI_IRQHandler>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000314 	.word	0x20000314

080025a4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	6039      	str	r1, [r7, #0]
 80025c6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d903      	bls.n	80025da <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80025d2:	f06f 0301 	mvn.w	r3, #1
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	e018      	b.n	800260c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2294      	movs	r2, #148	@ 0x94
 80025de:	fb02 f303 	mul.w	r3, r2, r3
 80025e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002618 <BSP_COM_Init+0x5c>)
 80025e4:	4413      	add	r3, r2
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 f852 	bl	8002690 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	2294      	movs	r2, #148	@ 0x94
 80025f0:	fb02 f303 	mul.w	r3, r2, r3
 80025f4:	4a08      	ldr	r2, [pc, #32]	@ (8002618 <BSP_COM_Init+0x5c>)
 80025f6:	4413      	add	r3, r2
 80025f8:	6839      	ldr	r1, [r7, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f80e 	bl	800261c <MX_LPUART1_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8002606:	f06f 0303 	mvn.w	r3, #3
 800260a:	e000      	b.n	800260e <BSP_COM_Init+0x52>
    }
  }

  return ret;
 800260c:	68fb      	ldr	r3, [r7, #12]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	2000031c 	.word	0x2000031c

0800261c <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002626:	4b15      	ldr	r3, [pc, #84]	@ (800267c <MX_LPUART1_Init+0x60>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	220c      	movs	r2, #12
 800263a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	895b      	ldrh	r3, [r3, #10]
 8002640:	461a      	mov	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	891b      	ldrh	r3, [r3, #8]
 8002652:	461a      	mov	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	899b      	ldrh	r3, [r3, #12]
 800265c:	461a      	mov	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002668:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f005 fe63 	bl	8008336 <HAL_UART_Init>
 8002670:	4603      	mov	r3, r0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000024 	.word	0x20000024

08002680 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002684:	2000      	movs	r0, #0
 8002686:	f7ff ff8d 	bl	80025a4 <BSP_PB_Callback>
}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	@ 0x28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002698:	4b22      	ldr	r3, [pc, #136]	@ (8002724 <COM1_MspInit+0x94>)
 800269a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269c:	4a21      	ldr	r2, [pc, #132]	@ (8002724 <COM1_MspInit+0x94>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002724 <COM1_MspInit+0x94>)
 80026a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	613b      	str	r3, [r7, #16]
 80026ae:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80026b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002724 <COM1_MspInit+0x94>)
 80026b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002724 <COM1_MspInit+0x94>)
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026bc:	4b19      	ldr	r3, [pc, #100]	@ (8002724 <COM1_MspInit+0x94>)
 80026be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80026c8:	4b16      	ldr	r3, [pc, #88]	@ (8002724 <COM1_MspInit+0x94>)
 80026ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026cc:	4a15      	ldr	r2, [pc, #84]	@ (8002724 <COM1_MspInit+0x94>)
 80026ce:	f043 0301 	orr.w	r3, r3, #1
 80026d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80026d4:	4b13      	ldr	r3, [pc, #76]	@ (8002724 <COM1_MspInit+0x94>)
 80026d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80026e0:	2304      	movs	r3, #4
 80026e2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80026e4:	2302      	movs	r3, #2
 80026e6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80026e8:	2302      	movs	r3, #2
 80026ea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80026ec:	2301      	movs	r3, #1
 80026ee:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80026f0:	230c      	movs	r3, #12
 80026f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026fe:	f002 fcb5 	bl	800506c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002702:	2308      	movs	r3, #8
 8002704:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800270a:	230c      	movs	r3, #12
 800270c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800270e:	f107 0314 	add.w	r3, r7, #20
 8002712:	4619      	mov	r1, r3
 8002714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002718:	f002 fca8 	bl	800506c <HAL_GPIO_Init>
}
 800271c:	bf00      	nop
 800271e:	3728      	adds	r7, #40	@ 0x28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000

08002728 <arm_pid_init_f32>:
 */

ARM_DSP_ATTRIBUTE void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	ed93 7a06 	vldr	s14, [r3, #24]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	edd3 7a07 	vldr	s15, [r3, #28]
 800273e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	edd3 7a08 	vldr	s15, [r3, #32]
 8002748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	edd3 7a06 	vldr	s15, [r3, #24]
 8002758:	eeb1 7a67 	vneg.f32	s14, s15
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002762:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002766:	ee77 7a67 	vsub.f32	s15, s14, s15
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1a      	ldr	r2, [r3, #32]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d006      	beq.n	800278c <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	330c      	adds	r3, #12
 8002782:	220c      	movs	r2, #12
 8002784:	2100      	movs	r1, #0
 8002786:	4618      	mov	r0, r3
 8002788:	f009 f93e 	bl	800ba08 <memset>
  }

}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
ARM_DSP_ATTRIBUTE float32_t arm_cos_f32(
  float32_t x)
{
 8002794:	b480      	push	{r7}
 8002796:	b08b      	sub	sp, #44	@ 0x2c
 8002798:	af00      	add	r7, sp, #0
 800279a:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 800279e:	edd7 7a01 	vldr	s15, [r7, #4]
 80027a2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002894 <arm_cos_f32+0x100>
 80027a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027aa:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80027ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027b2:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 80027b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027be:	ee17 3a90 	vmov	r3, s15
 80027c2:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 80027c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80027c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d0:	d502      	bpl.n	80027d8 <arm_cos_f32+0x44>
  {
    n--;
 80027d2:	6a3b      	ldr	r3, [r7, #32]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	ee07 3a90 	vmov	s15, r3
 80027de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e2:	ed97 7a06 	vldr	s14, [r7, #24]
 80027e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ea:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80027ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80027f2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002898 <arm_cos_f32+0x104>
 80027f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fa:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 80027fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002806:	ee17 3a90 	vmov	r3, s15
 800280a:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 800280c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800280e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002812:	d309      	bcc.n	8002828 <arm_cos_f32+0x94>
    index = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8002818:	edd7 7a07 	vldr	s15, [r7, #28]
 800281c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002898 <arm_cos_f32+0x104>
 8002820:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002824:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002828:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800282a:	ee07 3a90 	vmov	s15, r3
 800282e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002832:	ed97 7a07 	vldr	s14, [r7, #28]
 8002836:	ee77 7a67 	vsub.f32	s15, s14, s15
 800283a:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 800283e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002840:	4a16      	ldr	r2, [pc, #88]	@ (800289c <arm_cos_f32+0x108>)
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800284a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800284c:	3301      	adds	r3, #1
 800284e:	4a13      	ldr	r2, [pc, #76]	@ (800289c <arm_cos_f32+0x108>)
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8002858:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800285c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002860:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002864:	edd7 7a04 	vldr	s15, [r7, #16]
 8002868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800286c:	edd7 6a05 	vldr	s13, [r7, #20]
 8002870:	edd7 7a03 	vldr	s15, [r7, #12]
 8002874:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800287c:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	ee07 3a90 	vmov	s15, r3
}
 8002886:	eeb0 0a67 	vmov.f32	s0, s15
 800288a:	372c      	adds	r7, #44	@ 0x2c
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	3e22f983 	.word	0x3e22f983
 8002898:	44000000 	.word	0x44000000
 800289c:	0800bce8 	.word	0x0800bce8

080028a0 <arm_sin_f32>:
  @return        sin(x)
 */

ARM_DSP_ATTRIBUTE float32_t arm_sin_f32(
  float32_t x)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b08b      	sub	sp, #44	@ 0x2c
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 80028aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80028ae:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002998 <arm_sin_f32+0xf8>
 80028b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b6:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 80028ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80028be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028c2:	ee17 3a90 	vmov	r3, s15
 80028c6:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 80028c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80028cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d4:	d502      	bpl.n	80028dc <arm_sin_f32+0x3c>
  {
    n--;
 80028d6:	6a3b      	ldr	r3, [r7, #32]
 80028d8:	3b01      	subs	r3, #1
 80028da:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	ee07 3a90 	vmov	s15, r3
 80028e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028e6:	ed97 7a06 	vldr	s14, [r7, #24]
 80028ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ee:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80028f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80028f6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800299c <arm_sin_f32+0xfc>
 80028fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028fe:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8002902:	edd7 7a07 	vldr	s15, [r7, #28]
 8002906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800290a:	ee17 3a90 	vmov	r3, s15
 800290e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8002910:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002912:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002916:	d309      	bcc.n	800292c <arm_sin_f32+0x8c>
    index = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 800291c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002920:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800299c <arm_sin_f32+0xfc>
 8002924:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002928:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800292c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800292e:	ee07 3a90 	vmov	s15, r3
 8002932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002936:	ed97 7a07 	vldr	s14, [r7, #28]
 800293a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800293e:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 8002942:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002944:	4a16      	ldr	r2, [pc, #88]	@ (80029a0 <arm_sin_f32+0x100>)
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800294e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002950:	3301      	adds	r3, #1
 8002952:	4a13      	ldr	r2, [pc, #76]	@ (80029a0 <arm_sin_f32+0x100>)
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 800295c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002960:	edd7 7a05 	vldr	s15, [r7, #20]
 8002964:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002968:	edd7 7a04 	vldr	s15, [r7, #16]
 800296c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002970:	edd7 6a05 	vldr	s13, [r7, #20]
 8002974:	edd7 7a03 	vldr	s15, [r7, #12]
 8002978:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800297c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002980:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	ee07 3a90 	vmov	s15, r3
}
 800298a:	eeb0 0a67 	vmov.f32	s0, s15
 800298e:	372c      	adds	r7, #44	@ 0x2c
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	3e22f983 	.word	0x3e22f983
 800299c:	44000000 	.word	0x44000000
 80029a0:	0800bce8 	.word	0x0800bce8

080029a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029ae:	2003      	movs	r0, #3
 80029b0:	f002 f855 	bl	8004a5e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029b4:	200f      	movs	r0, #15
 80029b6:	f7ff fc45 	bl	8002244 <HAL_InitTick>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	71fb      	strb	r3, [r7, #7]
 80029c4:	e001      	b.n	80029ca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80029c6:	f7ff fa73 	bl	8001eb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029ca:	79fb      	ldrb	r3, [r7, #7]

}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b05      	ldr	r3, [pc, #20]	@ (80029f0 <HAL_IncTick+0x1c>)
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <HAL_IncTick+0x20>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4413      	add	r3, r2
 80029e2:	4a03      	ldr	r2, [pc, #12]	@ (80029f0 <HAL_IncTick+0x1c>)
 80029e4:	6013      	str	r3, [r2, #0]
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	200003b0 	.word	0x200003b0
 80029f4:	20000034 	.word	0x20000034

080029f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return uwTick;
 80029fc:	4b03      	ldr	r3, [pc, #12]	@ (8002a0c <HAL_GetTick+0x14>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	200003b0 	.word	0x200003b0

08002a10 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	609a      	str	r2, [r3, #8]
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3360      	adds	r3, #96	@ 0x60
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <LL_ADC_SetOffset+0x44>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ab0:	bf00      	nop
 8002ab2:	371c      	adds	r7, #28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	03fff000 	.word	0x03fff000

08002ac0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3360      	adds	r3, #96	@ 0x60
 8002ace:	461a      	mov	r2, r3
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b087      	sub	sp, #28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3360      	adds	r3, #96	@ 0x60
 8002afc:	461a      	mov	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b16:	bf00      	nop
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b087      	sub	sp, #28
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3360      	adds	r3, #96	@ 0x60
 8002b32:	461a      	mov	r2, r3
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002b4c:	bf00      	nop
 8002b4e:	371c      	adds	r7, #28
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	3360      	adds	r3, #96	@ 0x60
 8002b68:	461a      	mov	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002b82:	bf00      	nop
 8002b84:	371c      	adds	r7, #28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	615a      	str	r2, [r3, #20]
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e000      	b.n	8002bce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b087      	sub	sp, #28
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3330      	adds	r3, #48	@ 0x30
 8002bea:	461a      	mov	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	4413      	add	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	211f      	movs	r1, #31
 8002c06:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	401a      	ands	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	0e9b      	lsrs	r3, r3, #26
 8002c12:	f003 011f 	and.w	r1, r3, #31
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c20:	431a      	orrs	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	3314      	adds	r3, #20
 8002c68:	461a      	mov	r2, r3
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	0e5b      	lsrs	r3, r3, #25
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	4413      	add	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	0d1b      	lsrs	r3, r3, #20
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2107      	movs	r1, #7
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	401a      	ands	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	0d1b      	lsrs	r3, r3, #20
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
	...

08002cb0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	401a      	ands	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f003 0318 	and.w	r3, r3, #24
 8002cd2:	4908      	ldr	r1, [pc, #32]	@ (8002cf4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002cd4:	40d9      	lsrs	r1, r3
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	400b      	ands	r3, r1
 8002cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002ce6:	bf00      	nop
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	0007ffff 	.word	0x0007ffff

08002cf8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 031f 	and.w	r3, r3, #31
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6093      	str	r3, [r2, #8]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d68:	d101      	bne.n	8002d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002db8:	d101      	bne.n	8002dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de0:	f043 0201 	orr.w	r2, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d101      	bne.n	8002e0c <LL_ADC_IsEnabled+0x18>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e000      	b.n	8002e0e <LL_ADC_IsEnabled+0x1a>
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e2e:	f043 0204 	orr.w	r2, r3, #4
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 0304 	and.w	r3, r3, #4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d101      	bne.n	8002e5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e56:	2301      	movs	r3, #1
 8002e58:	e000      	b.n	8002e5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 0308 	and.w	r3, r3, #8
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d101      	bne.n	8002e80 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e000      	b.n	8002e82 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
	...

08002e90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e90:	b590      	push	{r4, r7, lr}
 8002e92:	b089      	sub	sp, #36	@ 0x24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e1a9      	b.n	80031fe <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d109      	bne.n	8002ecc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7ff f823 	bl	8001f04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff3f 	bl	8002d54 <LL_ADC_IsDeepPowerDownEnabled>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d004      	beq.n	8002ee6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff25 	bl	8002d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff5a 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d115      	bne.n	8002f22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff3e 	bl	8002d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f00:	4b9c      	ldr	r3, [pc, #624]	@ (8003174 <HAL_ADC_Init+0x2e4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	099b      	lsrs	r3, r3, #6
 8002f06:	4a9c      	ldr	r2, [pc, #624]	@ (8003178 <HAL_ADC_Init+0x2e8>)
 8002f08:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0c:	099b      	lsrs	r3, r3, #6
 8002f0e:	3301      	adds	r3, #1
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f14:	e002      	b.n	8002f1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f9      	bne.n	8002f16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ff3c 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10d      	bne.n	8002f4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f36:	f043 0210 	orr.w	r2, r3, #16
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f42:	f043 0201 	orr.w	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff ff75 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 8002f58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	f003 0310 	and.w	r3, r3, #16
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f040 8142 	bne.w	80031ec <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f040 813e 	bne.w	80031ec <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f78:	f043 0202 	orr.w	r2, r3, #2
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff ff35 	bl	8002df4 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d141      	bne.n	8003014 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f98:	d004      	beq.n	8002fa4 <HAL_ADC_Init+0x114>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a77      	ldr	r2, [pc, #476]	@ (800317c <HAL_ADC_Init+0x2ec>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d10f      	bne.n	8002fc4 <HAL_ADC_Init+0x134>
 8002fa4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002fa8:	f7ff ff24 	bl	8002df4 <LL_ADC_IsEnabled>
 8002fac:	4604      	mov	r4, r0
 8002fae:	4873      	ldr	r0, [pc, #460]	@ (800317c <HAL_ADC_Init+0x2ec>)
 8002fb0:	f7ff ff20 	bl	8002df4 <LL_ADC_IsEnabled>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4323      	orrs	r3, r4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	e012      	b.n	8002fea <HAL_ADC_Init+0x15a>
 8002fc4:	486e      	ldr	r0, [pc, #440]	@ (8003180 <HAL_ADC_Init+0x2f0>)
 8002fc6:	f7ff ff15 	bl	8002df4 <LL_ADC_IsEnabled>
 8002fca:	4604      	mov	r4, r0
 8002fcc:	486d      	ldr	r0, [pc, #436]	@ (8003184 <HAL_ADC_Init+0x2f4>)
 8002fce:	f7ff ff11 	bl	8002df4 <LL_ADC_IsEnabled>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	431c      	orrs	r4, r3
 8002fd6:	486c      	ldr	r0, [pc, #432]	@ (8003188 <HAL_ADC_Init+0x2f8>)
 8002fd8:	f7ff ff0c 	bl	8002df4 <LL_ADC_IsEnabled>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	4323      	orrs	r3, r4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	bf0c      	ite	eq
 8002fe4:	2301      	moveq	r3, #1
 8002fe6:	2300      	movne	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d012      	beq.n	8003014 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ff6:	d004      	beq.n	8003002 <HAL_ADC_Init+0x172>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a5f      	ldr	r2, [pc, #380]	@ (800317c <HAL_ADC_Init+0x2ec>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d101      	bne.n	8003006 <HAL_ADC_Init+0x176>
 8003002:	4a62      	ldr	r2, [pc, #392]	@ (800318c <HAL_ADC_Init+0x2fc>)
 8003004:	e000      	b.n	8003008 <HAL_ADC_Init+0x178>
 8003006:	4a62      	ldr	r2, [pc, #392]	@ (8003190 <HAL_ADC_Init+0x300>)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4619      	mov	r1, r3
 800300e:	4610      	mov	r0, r2
 8003010:	f7ff fcfe 	bl	8002a10 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	7f5b      	ldrb	r3, [r3, #29]
 8003018:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800301e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003024:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800302a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003032:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800303e:	2b01      	cmp	r3, #1
 8003040:	d106      	bne.n	8003050 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003046:	3b01      	subs	r3, #1
 8003048:	045b      	lsls	r3, r3, #17
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4313      	orrs	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003054:	2b00      	cmp	r3, #0
 8003056:	d009      	beq.n	800306c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003064:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4313      	orrs	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	4b48      	ldr	r3, [pc, #288]	@ (8003194 <HAL_ADC_Init+0x304>)
 8003074:	4013      	ands	r3, r2
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	69b9      	ldr	r1, [r7, #24]
 800307c:	430b      	orrs	r3, r1
 800307e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fee4 	bl	8002e68 <LL_ADC_INJ_IsConversionOngoing>
 80030a0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d17f      	bne.n	80031a8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d17c      	bne.n	80031a8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030b2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030ba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030ca:	f023 0302 	bic.w	r3, r3, #2
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	69b9      	ldr	r1, [r7, #24]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d017      	beq.n	8003110 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	691a      	ldr	r2, [r3, #16]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80030ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80030f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80030fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6911      	ldr	r1, [r2, #16]
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	6812      	ldr	r2, [r2, #0]
 8003108:	430b      	orrs	r3, r1
 800310a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800310e:	e013      	b.n	8003138 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691a      	ldr	r2, [r3, #16]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800311e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003130:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003134:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800313e:	2b01      	cmp	r3, #1
 8003140:	d12a      	bne.n	8003198 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800314c:	f023 0304 	bic.w	r3, r3, #4
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003158:	4311      	orrs	r1, r2
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800315e:	4311      	orrs	r1, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003164:	430a      	orrs	r2, r1
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f042 0201 	orr.w	r2, r2, #1
 8003170:	611a      	str	r2, [r3, #16]
 8003172:	e019      	b.n	80031a8 <HAL_ADC_Init+0x318>
 8003174:	20000018 	.word	0x20000018
 8003178:	053e2d63 	.word	0x053e2d63
 800317c:	50000100 	.word	0x50000100
 8003180:	50000400 	.word	0x50000400
 8003184:	50000500 	.word	0x50000500
 8003188:	50000600 	.word	0x50000600
 800318c:	50000300 	.word	0x50000300
 8003190:	50000700 	.word	0x50000700
 8003194:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0201 	bic.w	r2, r2, #1
 80031a6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d10c      	bne.n	80031ca <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f023 010f 	bic.w	r1, r3, #15
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	1e5a      	subs	r2, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80031c8:	e007      	b.n	80031da <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 020f 	bic.w	r2, r2, #15
 80031d8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031de:	f023 0303 	bic.w	r3, r3, #3
 80031e2:	f043 0201 	orr.w	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031ea:	e007      	b.n	80031fc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f0:	f043 0210 	orr.w	r2, r3, #16
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80031fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3724      	adds	r7, #36	@ 0x24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd90      	pop	{r4, r7, pc}
 8003206:	bf00      	nop

08003208 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003218:	d004      	beq.n	8003224 <HAL_ADC_Start_IT+0x1c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a92      	ldr	r2, [pc, #584]	@ (8003468 <HAL_ADC_Start_IT+0x260>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d101      	bne.n	8003228 <HAL_ADC_Start_IT+0x20>
 8003224:	4b91      	ldr	r3, [pc, #580]	@ (800346c <HAL_ADC_Start_IT+0x264>)
 8003226:	e000      	b.n	800322a <HAL_ADC_Start_IT+0x22>
 8003228:	4b91      	ldr	r3, [pc, #580]	@ (8003470 <HAL_ADC_Start_IT+0x268>)
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fd64 	bl	8002cf8 <LL_ADC_GetMultimode>
 8003230:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fe03 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	f040 8132 	bne.w	80034a8 <HAL_ADC_Start_IT+0x2a0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_ADC_Start_IT+0x4a>
 800324e:	2302      	movs	r3, #2
 8003250:	e12d      	b.n	80034ae <HAL_ADC_Start_IT+0x2a6>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f001 f8c8 	bl	80043f0 <ADC_Enable>
 8003260:	4603      	mov	r3, r0
 8003262:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	2b00      	cmp	r3, #0
 8003268:	f040 8119 	bne.w	800349e <HAL_ADC_Start_IT+0x296>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003274:	f023 0301 	bic.w	r3, r3, #1
 8003278:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a78      	ldr	r2, [pc, #480]	@ (8003468 <HAL_ADC_Start_IT+0x260>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d009      	beq.n	800329e <HAL_ADC_Start_IT+0x96>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a79      	ldr	r2, [pc, #484]	@ (8003474 <HAL_ADC_Start_IT+0x26c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d002      	beq.n	800329a <HAL_ADC_Start_IT+0x92>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	e003      	b.n	80032a2 <HAL_ADC_Start_IT+0x9a>
 800329a:	4b77      	ldr	r3, [pc, #476]	@ (8003478 <HAL_ADC_Start_IT+0x270>)
 800329c:	e001      	b.n	80032a2 <HAL_ADC_Start_IT+0x9a>
 800329e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d002      	beq.n	80032b0 <HAL_ADC_Start_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_ADC_Start_IT+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d006      	beq.n	80032d6 <HAL_ADC_Start_IT+0xce>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032cc:	f023 0206 	bic.w	r2, r3, #6
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	661a      	str	r2, [r3, #96]	@ 0x60
 80032d4:	e002      	b.n	80032dc <HAL_ADC_Start_IT+0xd4>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	221c      	movs	r2, #28
 80032e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685a      	ldr	r2, [r3, #4]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 021c 	bic.w	r2, r2, #28
 80032fa:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d108      	bne.n	8003316 <HAL_ADC_Start_IT+0x10e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0208 	orr.w	r2, r2, #8
 8003312:	605a      	str	r2, [r3, #4]
          break;
 8003314:	e008      	b.n	8003328 <HAL_ADC_Start_IT+0x120>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0204 	orr.w	r2, r2, #4
 8003324:	605a      	str	r2, [r3, #4]
          break;
 8003326:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332c:	2b00      	cmp	r3, #0
 800332e:	d107      	bne.n	8003340 <HAL_ADC_Start_IT+0x138>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0210 	orr.w	r2, r2, #16
 800333e:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a48      	ldr	r2, [pc, #288]	@ (8003468 <HAL_ADC_Start_IT+0x260>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d009      	beq.n	800335e <HAL_ADC_Start_IT+0x156>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a49      	ldr	r2, [pc, #292]	@ (8003474 <HAL_ADC_Start_IT+0x26c>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d002      	beq.n	800335a <HAL_ADC_Start_IT+0x152>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	e003      	b.n	8003362 <HAL_ADC_Start_IT+0x15a>
 800335a:	4b47      	ldr	r3, [pc, #284]	@ (8003478 <HAL_ADC_Start_IT+0x270>)
 800335c:	e001      	b.n	8003362 <HAL_ADC_Start_IT+0x15a>
 800335e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6812      	ldr	r2, [r2, #0]
 8003366:	4293      	cmp	r3, r2
 8003368:	d008      	beq.n	800337c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	2b05      	cmp	r3, #5
 8003374:	d002      	beq.n	800337c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b09      	cmp	r3, #9
 800337a:	d13a      	bne.n	80033f2 <HAL_ADC_Start_IT+0x1ea>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d02d      	beq.n	80033e6 <HAL_ADC_Start_IT+0x1de>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003392:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d110      	bne.n	80033c4 <HAL_ADC_Start_IT+0x1bc>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0220 	bic.w	r2, r2, #32
 80033b0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033c0:	605a      	str	r2, [r3, #4]
              break;
 80033c2:	e010      	b.n	80033e6 <HAL_ADC_Start_IT+0x1de>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0220 	orr.w	r2, r2, #32
 80033e2:	605a      	str	r2, [r3, #4]
              break;
 80033e4:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff fd15 	bl	8002e1a <LL_ADC_REG_StartConversion>
 80033f0:	e05c      	b.n	80034ac <HAL_ADC_Start_IT+0x2a4>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a19      	ldr	r2, [pc, #100]	@ (8003468 <HAL_ADC_Start_IT+0x260>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d009      	beq.n	800341c <HAL_ADC_Start_IT+0x214>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a19      	ldr	r2, [pc, #100]	@ (8003474 <HAL_ADC_Start_IT+0x26c>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d002      	beq.n	8003418 <HAL_ADC_Start_IT+0x210>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	e003      	b.n	8003420 <HAL_ADC_Start_IT+0x218>
 8003418:	4b17      	ldr	r3, [pc, #92]	@ (8003478 <HAL_ADC_Start_IT+0x270>)
 800341a:	e001      	b.n	8003420 <HAL_ADC_Start_IT+0x218>
 800341c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003420:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d03e      	beq.n	80034ac <HAL_ADC_Start_IT+0x2a4>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003432:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003436:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	65da      	str	r2, [r3, #92]	@ 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2b08      	cmp	r3, #8
 8003444:	d11a      	bne.n	800347c <HAL_ADC_Start_IT+0x274>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0220 	bic.w	r2, r2, #32
 8003454:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003464:	605a      	str	r2, [r3, #4]
              break;
 8003466:	e021      	b.n	80034ac <HAL_ADC_Start_IT+0x2a4>
 8003468:	50000100 	.word	0x50000100
 800346c:	50000300 	.word	0x50000300
 8003470:	50000700 	.word	0x50000700
 8003474:	50000500 	.word	0x50000500
 8003478:	50000400 	.word	0x50000400
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800348a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0220 	orr.w	r2, r2, #32
 800349a:	605a      	str	r2, [r3, #4]
              break;
 800349c:	e006      	b.n	80034ac <HAL_ADC_Start_IT+0x2a4>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80034a6:	e001      	b.n	80034ac <HAL_ADC_Start_IT+0x2a4>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034a8:	2302      	movs	r3, #2
 80034aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80034ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop

080034b8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034cc:	d004      	beq.n	80034d8 <HAL_ADC_Start_DMA+0x20>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a5a      	ldr	r2, [pc, #360]	@ (800363c <HAL_ADC_Start_DMA+0x184>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d101      	bne.n	80034dc <HAL_ADC_Start_DMA+0x24>
 80034d8:	4b59      	ldr	r3, [pc, #356]	@ (8003640 <HAL_ADC_Start_DMA+0x188>)
 80034da:	e000      	b.n	80034de <HAL_ADC_Start_DMA+0x26>
 80034dc:	4b59      	ldr	r3, [pc, #356]	@ (8003644 <HAL_ADC_Start_DMA+0x18c>)
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fc0a 	bl	8002cf8 <LL_ADC_GetMultimode>
 80034e4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff fca9 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f040 809b 	bne.w	800362e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d101      	bne.n	8003506 <HAL_ADC_Start_DMA+0x4e>
 8003502:	2302      	movs	r3, #2
 8003504:	e096      	b.n	8003634 <HAL_ADC_Start_DMA+0x17c>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a4d      	ldr	r2, [pc, #308]	@ (8003648 <HAL_ADC_Start_DMA+0x190>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d008      	beq.n	800352a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d005      	beq.n	800352a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b05      	cmp	r3, #5
 8003522:	d002      	beq.n	800352a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	2b09      	cmp	r3, #9
 8003528:	d17a      	bne.n	8003620 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 ff60 	bl	80043f0 <ADC_Enable>
 8003530:	4603      	mov	r3, r0
 8003532:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003534:	7dfb      	ldrb	r3, [r7, #23]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d16d      	bne.n	8003616 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003542:	f023 0301 	bic.w	r3, r3, #1
 8003546:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a3a      	ldr	r2, [pc, #232]	@ (800363c <HAL_ADC_Start_DMA+0x184>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d009      	beq.n	800356c <HAL_ADC_Start_DMA+0xb4>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a3b      	ldr	r2, [pc, #236]	@ (800364c <HAL_ADC_Start_DMA+0x194>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d002      	beq.n	8003568 <HAL_ADC_Start_DMA+0xb0>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	e003      	b.n	8003570 <HAL_ADC_Start_DMA+0xb8>
 8003568:	4b39      	ldr	r3, [pc, #228]	@ (8003650 <HAL_ADC_Start_DMA+0x198>)
 800356a:	e001      	b.n	8003570 <HAL_ADC_Start_DMA+0xb8>
 800356c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	4293      	cmp	r3, r2
 8003576:	d002      	beq.n	800357e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d105      	bne.n	800358a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003582:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d006      	beq.n	80035a4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f023 0206 	bic.w	r2, r3, #6
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60
 80035a2:	e002      	b.n	80035aa <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ae:	4a29      	ldr	r2, [pc, #164]	@ (8003654 <HAL_ADC_Start_DMA+0x19c>)
 80035b0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b6:	4a28      	ldr	r2, [pc, #160]	@ (8003658 <HAL_ADC_Start_DMA+0x1a0>)
 80035b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035be:	4a27      	ldr	r2, [pc, #156]	@ (800365c <HAL_ADC_Start_DMA+0x1a4>)
 80035c0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	221c      	movs	r2, #28
 80035c8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f042 0210 	orr.w	r2, r2, #16
 80035e0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 0201 	orr.w	r2, r2, #1
 80035f0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	3340      	adds	r3, #64	@ 0x40
 80035fc:	4619      	mov	r1, r3
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f001 fb07 	bl	8004c14 <HAL_DMA_Start_IT>
 8003606:	4603      	mov	r3, r0
 8003608:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff fc03 	bl	8002e1a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003614:	e00d      	b.n	8003632 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800361e:	e008      	b.n	8003632 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800362c:	e001      	b.n	8003632 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800362e:	2302      	movs	r3, #2
 8003630:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003632:	7dfb      	ldrb	r3, [r7, #23]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	50000100 	.word	0x50000100
 8003640:	50000300 	.word	0x50000300
 8003644:	50000700 	.word	0x50000700
 8003648:	50000600 	.word	0x50000600
 800364c:	50000500 	.word	0x50000500
 8003650:	50000400 	.word	0x50000400
 8003654:	0800451d 	.word	0x0800451d
 8003658:	080045f5 	.word	0x080045f5
 800365c:	08004611 	.word	0x08004611

08003660 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	@ 0x28
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003668:	2300      	movs	r3, #0
 800366a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003684:	d004      	beq.n	8003690 <HAL_ADC_IRQHandler+0x30>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a8e      	ldr	r2, [pc, #568]	@ (80038c4 <HAL_ADC_IRQHandler+0x264>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d101      	bne.n	8003694 <HAL_ADC_IRQHandler+0x34>
 8003690:	4b8d      	ldr	r3, [pc, #564]	@ (80038c8 <HAL_ADC_IRQHandler+0x268>)
 8003692:	e000      	b.n	8003696 <HAL_ADC_IRQHandler+0x36>
 8003694:	4b8d      	ldr	r3, [pc, #564]	@ (80038cc <HAL_ADC_IRQHandler+0x26c>)
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff fb2e 	bl	8002cf8 <LL_ADC_GetMultimode>
 800369c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d017      	beq.n	80036d8 <HAL_ADC_IRQHandler+0x78>
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d012      	beq.n	80036d8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b6:	f003 0310 	and.w	r3, r3, #16
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d105      	bne.n	80036ca <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f001 f808 	bl	80046e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2202      	movs	r2, #2
 80036d6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f003 0304 	and.w	r3, r3, #4
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d004      	beq.n	80036ec <HAL_ADC_IRQHandler+0x8c>
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10b      	bne.n	8003704 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8094 	beq.w	8003820 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 808e 	beq.w	8003820 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003708:	f003 0310 	and.w	r3, r3, #16
 800370c:	2b00      	cmp	r3, #0
 800370e:	d105      	bne.n	800371c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003714:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff fa47 	bl	8002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d072      	beq.n	8003812 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a64      	ldr	r2, [pc, #400]	@ (80038c4 <HAL_ADC_IRQHandler+0x264>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_ADC_IRQHandler+0xea>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a65      	ldr	r2, [pc, #404]	@ (80038d0 <HAL_ADC_IRQHandler+0x270>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d002      	beq.n	8003746 <HAL_ADC_IRQHandler+0xe6>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	e003      	b.n	800374e <HAL_ADC_IRQHandler+0xee>
 8003746:	4b63      	ldr	r3, [pc, #396]	@ (80038d4 <HAL_ADC_IRQHandler+0x274>)
 8003748:	e001      	b.n	800374e <HAL_ADC_IRQHandler+0xee>
 800374a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	4293      	cmp	r3, r2
 8003754:	d008      	beq.n	8003768 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b05      	cmp	r3, #5
 8003760:	d002      	beq.n	8003768 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2b09      	cmp	r3, #9
 8003766:	d104      	bne.n	8003772 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	623b      	str	r3, [r7, #32]
 8003770:	e014      	b.n	800379c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a53      	ldr	r2, [pc, #332]	@ (80038c4 <HAL_ADC_IRQHandler+0x264>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d009      	beq.n	8003790 <HAL_ADC_IRQHandler+0x130>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a53      	ldr	r2, [pc, #332]	@ (80038d0 <HAL_ADC_IRQHandler+0x270>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d002      	beq.n	800378c <HAL_ADC_IRQHandler+0x12c>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	e003      	b.n	8003794 <HAL_ADC_IRQHandler+0x134>
 800378c:	4b51      	ldr	r3, [pc, #324]	@ (80038d4 <HAL_ADC_IRQHandler+0x274>)
 800378e:	e001      	b.n	8003794 <HAL_ADC_IRQHandler+0x134>
 8003790:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003794:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d135      	bne.n	8003812 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d12e      	bne.n	8003812 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff fb42 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d11a      	bne.n	80037fa <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 020c 	bic.w	r2, r2, #12
 80037d2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d112      	bne.n	8003812 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f0:	f043 0201 	orr.w	r2, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037f8:	e00b      	b.n	8003812 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fe:	f043 0210 	orr.w	r2, r3, #16
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380a:	f043 0201 	orr.w	r2, r3, #1
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f984 	bl	8003b20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	220c      	movs	r2, #12
 800381e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b00      	cmp	r3, #0
 8003828:	d004      	beq.n	8003834 <HAL_ADC_IRQHandler+0x1d4>
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	f003 0320 	and.w	r3, r3, #32
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10b      	bne.n	800384c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 80b3 	beq.w	80039a6 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 80ad 	beq.w	80039a6 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003850:	f003 0310 	and.w	r3, r3, #16
 8003854:	2b00      	cmp	r3, #0
 8003856:	d105      	bne.n	8003864 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff f9e2 	bl	8002c32 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800386e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff f99d 	bl	8002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800387a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a10      	ldr	r2, [pc, #64]	@ (80038c4 <HAL_ADC_IRQHandler+0x264>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d009      	beq.n	800389a <HAL_ADC_IRQHandler+0x23a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a11      	ldr	r2, [pc, #68]	@ (80038d0 <HAL_ADC_IRQHandler+0x270>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d002      	beq.n	8003896 <HAL_ADC_IRQHandler+0x236>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	e003      	b.n	800389e <HAL_ADC_IRQHandler+0x23e>
 8003896:	4b0f      	ldr	r3, [pc, #60]	@ (80038d4 <HAL_ADC_IRQHandler+0x274>)
 8003898:	e001      	b.n	800389e <HAL_ADC_IRQHandler+0x23e>
 800389a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d008      	beq.n	80038b8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d005      	beq.n	80038b8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b06      	cmp	r3, #6
 80038b0:	d002      	beq.n	80038b8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2b07      	cmp	r3, #7
 80038b6:	d10f      	bne.n	80038d8 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	623b      	str	r3, [r7, #32]
 80038c0:	e01f      	b.n	8003902 <HAL_ADC_IRQHandler+0x2a2>
 80038c2:	bf00      	nop
 80038c4:	50000100 	.word	0x50000100
 80038c8:	50000300 	.word	0x50000300
 80038cc:	50000700 	.word	0x50000700
 80038d0:	50000500 	.word	0x50000500
 80038d4:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a8b      	ldr	r2, [pc, #556]	@ (8003b0c <HAL_ADC_IRQHandler+0x4ac>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d009      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x296>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a8a      	ldr	r2, [pc, #552]	@ (8003b10 <HAL_ADC_IRQHandler+0x4b0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d002      	beq.n	80038f2 <HAL_ADC_IRQHandler+0x292>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	e003      	b.n	80038fa <HAL_ADC_IRQHandler+0x29a>
 80038f2:	4b88      	ldr	r3, [pc, #544]	@ (8003b14 <HAL_ADC_IRQHandler+0x4b4>)
 80038f4:	e001      	b.n	80038fa <HAL_ADC_IRQHandler+0x29a>
 80038f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038fa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d047      	beq.n	8003998 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d007      	beq.n	8003922 <HAL_ADC_IRQHandler+0x2c2>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d03f      	beq.n	8003998 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800391e:	2b00      	cmp	r3, #0
 8003920:	d13a      	bne.n	8003998 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800392c:	2b40      	cmp	r3, #64	@ 0x40
 800392e:	d133      	bne.n	8003998 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12e      	bne.n	8003998 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fa92 	bl	8002e68 <LL_ADC_INJ_IsConversionOngoing>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d11a      	bne.n	8003980 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003958:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396e:	2b00      	cmp	r3, #0
 8003970:	d112      	bne.n	8003998 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003976:	f043 0201 	orr.w	r2, r3, #1
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800397e:	e00b      	b.n	8003998 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003984:	f043 0210 	orr.w	r2, r3, #16
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003990:	f043 0201 	orr.w	r2, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fe79 	bl	8004690 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2260      	movs	r2, #96	@ 0x60
 80039a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d011      	beq.n	80039d4 <HAL_ADC_IRQHandler+0x374>
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00c      	beq.n	80039d4 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f8be 	bl	8003b48 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2280      	movs	r2, #128	@ 0x80
 80039d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d012      	beq.n	8003a04 <HAL_ADC_IRQHandler+0x3a4>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00d      	beq.n	8003a04 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 fe5f 	bl	80046b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a02:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d012      	beq.n	8003a34 <HAL_ADC_IRQHandler+0x3d4>
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00d      	beq.n	8003a34 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fe51 	bl	80046cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	f003 0310 	and.w	r3, r3, #16
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d043      	beq.n	8003ac6 <HAL_ADC_IRQHandler+0x466>
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d03e      	beq.n	8003ac6 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d102      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003a50:	2301      	movs	r3, #1
 8003a52:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a54:	e021      	b.n	8003a9a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d015      	beq.n	8003a88 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a64:	d004      	beq.n	8003a70 <HAL_ADC_IRQHandler+0x410>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a28      	ldr	r2, [pc, #160]	@ (8003b0c <HAL_ADC_IRQHandler+0x4ac>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d101      	bne.n	8003a74 <HAL_ADC_IRQHandler+0x414>
 8003a70:	4b29      	ldr	r3, [pc, #164]	@ (8003b18 <HAL_ADC_IRQHandler+0x4b8>)
 8003a72:	e000      	b.n	8003a76 <HAL_ADC_IRQHandler+0x416>
 8003a74:	4b29      	ldr	r3, [pc, #164]	@ (8003b1c <HAL_ADC_IRQHandler+0x4bc>)
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff f94c 	bl	8002d14 <LL_ADC_GetMultiDMATransfer>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00b      	beq.n	8003a9a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003a82:	2301      	movs	r3, #1
 8003a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a86:	e008      	b.n	8003a9a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003a96:	2301      	movs	r3, #1
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d10e      	bne.n	8003abe <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab0:	f043 0202 	orr.w	r2, r3, #2
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f84f 	bl	8003b5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2210      	movs	r2, #16
 8003ac4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d018      	beq.n	8003b02 <HAL_ADC_IRQHandler+0x4a2>
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d013      	beq.n	8003b02 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ade:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aea:	f043 0208 	orr.w	r2, r3, #8
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003afa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 fdd1 	bl	80046a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003b02:	bf00      	nop
 8003b04:	3728      	adds	r7, #40	@ 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	50000100 	.word	0x50000100
 8003b10:	50000500 	.word	0x50000500
 8003b14:	50000400 	.word	0x50000400
 8003b18:	50000300 	.word	0x50000300
 8003b1c:	50000700 	.word	0x50000700

08003b20 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b0b6      	sub	sp, #216	@ 0xd8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d102      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x24>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	f000 bc13 	b.w	80043ba <HAL_ADC_ConfigChannel+0x84a>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff f94e 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f040 83f3 	bne.w	8004394 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6818      	ldr	r0, [r3, #0]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	6859      	ldr	r1, [r3, #4]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	f7ff f80d 	bl	8002bda <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff f93c 	bl	8002e42 <LL_ADC_REG_IsConversionOngoing>
 8003bca:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff f948 	bl	8002e68 <LL_ADC_INJ_IsConversionOngoing>
 8003bd8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003bdc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f040 81d9 	bne.w	8003f98 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003be6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 81d4 	bne.w	8003f98 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bf8:	d10f      	bne.n	8003c1a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2200      	movs	r2, #0
 8003c04:	4619      	mov	r1, r3
 8003c06:	f7ff f827 	bl	8002c58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe ffbb 	bl	8002b8e <LL_ADC_SetSamplingTimeCommonConfig>
 8003c18:	e00e      	b.n	8003c38 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6818      	ldr	r0, [r3, #0]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	6819      	ldr	r1, [r3, #0]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	461a      	mov	r2, r3
 8003c28:	f7ff f816 	bl	8002c58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe ffab 	bl	8002b8e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	695a      	ldr	r2, [r3, #20]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	08db      	lsrs	r3, r3, #3
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d022      	beq.n	8003ca0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6818      	ldr	r0, [r3, #0]
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6919      	ldr	r1, [r3, #16]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003c6a:	f7fe ff05 	bl	8002a78 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6818      	ldr	r0, [r3, #0]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	6919      	ldr	r1, [r3, #16]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	f7fe ff51 	bl	8002b22 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d102      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x126>
 8003c90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c94:	e000      	b.n	8003c98 <HAL_ADC_ConfigChannel+0x128>
 8003c96:	2300      	movs	r3, #0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	f7fe ff5d 	bl	8002b58 <LL_ADC_SetOffsetSaturation>
 8003c9e:	e17b      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fe ff0a 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10a      	bne.n	8003ccc <HAL_ADC_ConfigChannel+0x15c>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2100      	movs	r1, #0
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7fe feff 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	0e9b      	lsrs	r3, r3, #26
 8003cc6:	f003 021f 	and.w	r2, r3, #31
 8003cca:	e01e      	b.n	8003d0a <HAL_ADC_ConfigChannel+0x19a>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fe fef4 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ce2:	fa93 f3a3 	rbit	r3, r3
 8003ce6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003cee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003cf2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	e004      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003cfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d02:	fab3 f383 	clz	r3, r3
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d105      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x1b2>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	0e9b      	lsrs	r3, r3, #26
 8003d1c:	f003 031f 	and.w	r3, r3, #31
 8003d20:	e018      	b.n	8003d54 <HAL_ADC_ConfigChannel+0x1e4>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d2e:	fa93 f3a3 	rbit	r3, r3
 8003d32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003d3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003d46:	2320      	movs	r3, #32
 8003d48:	e004      	b.n	8003d54 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003d4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d4e:	fab3 f383 	clz	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d106      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fec3 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fea7 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10a      	bne.n	8003d92 <HAL_ADC_ConfigChannel+0x222>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2101      	movs	r1, #1
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe fe9c 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	0e9b      	lsrs	r3, r3, #26
 8003d8c:	f003 021f 	and.w	r2, r3, #31
 8003d90:	e01e      	b.n	8003dd0 <HAL_ADC_ConfigChannel+0x260>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2101      	movs	r1, #1
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fe fe91 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003da8:	fa93 f3a3 	rbit	r3, r3
 8003dac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003db0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003db4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003db8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003dc0:	2320      	movs	r3, #32
 8003dc2:	e004      	b.n	8003dce <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003dc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003dc8:	fab3 f383 	clz	r3, r3
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d105      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x278>
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	0e9b      	lsrs	r3, r3, #26
 8003de2:	f003 031f 	and.w	r3, r3, #31
 8003de6:	e018      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x2aa>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003df4:	fa93 f3a3 	rbit	r3, r3
 8003df8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003dfc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003e04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003e0c:	2320      	movs	r3, #32
 8003e0e:	e004      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003e10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e14:	fab3 f383 	clz	r3, r3
 8003e18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d106      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2200      	movs	r2, #0
 8003e24:	2101      	movs	r1, #1
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fe fe60 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2102      	movs	r1, #2
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fe fe44 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10a      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x2e8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2102      	movs	r1, #2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fe fe39 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	0e9b      	lsrs	r3, r3, #26
 8003e52:	f003 021f 	and.w	r2, r3, #31
 8003e56:	e01e      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x326>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2102      	movs	r1, #2
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7fe fe2e 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003e64:	4603      	mov	r3, r0
 8003e66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003e76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003e7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003e86:	2320      	movs	r3, #32
 8003e88:	e004      	b.n	8003e94 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003e8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d105      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x33e>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	0e9b      	lsrs	r3, r3, #26
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	e016      	b.n	8003edc <HAL_ADC_ConfigChannel+0x36c>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003eba:	fa93 f3a3 	rbit	r3, r3
 8003ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003ec0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ec2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003ec6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003ece:	2320      	movs	r3, #32
 8003ed0:	e004      	b.n	8003edc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003ed2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d106      	bne.n	8003eee <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2102      	movs	r1, #2
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7fe fdff 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2103      	movs	r1, #3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fe fde3 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003efa:	4603      	mov	r3, r0
 8003efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10a      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x3aa>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2103      	movs	r1, #3
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fe fdd8 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003f10:	4603      	mov	r3, r0
 8003f12:	0e9b      	lsrs	r3, r3, #26
 8003f14:	f003 021f 	and.w	r2, r3, #31
 8003f18:	e017      	b.n	8003f4a <HAL_ADC_ConfigChannel+0x3da>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2103      	movs	r1, #3
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7fe fdcd 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003f26:	4603      	mov	r3, r0
 8003f28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f2c:	fa93 f3a3 	rbit	r3, r3
 8003f30:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003f32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f34:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003f36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003f3c:	2320      	movs	r3, #32
 8003f3e:	e003      	b.n	8003f48 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003f40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f42:	fab3 f383 	clz	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d105      	bne.n	8003f62 <HAL_ADC_ConfigChannel+0x3f2>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	0e9b      	lsrs	r3, r3, #26
 8003f5c:	f003 031f 	and.w	r3, r3, #31
 8003f60:	e011      	b.n	8003f86 <HAL_ADC_ConfigChannel+0x416>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f6a:	fa93 f3a3 	rbit	r3, r3
 8003f6e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003f70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003f74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003f7a:	2320      	movs	r3, #32
 8003f7c:	e003      	b.n	8003f86 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f80:	fab3 f383 	clz	r3, r3
 8003f84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d106      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	2103      	movs	r1, #3
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fe fdaa 	bl	8002aec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fe ff29 	bl	8002df4 <LL_ADC_IsEnabled>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f040 813d 	bne.w	8004224 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	6819      	ldr	r1, [r3, #0]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	f7fe fe7a 	bl	8002cb0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4aa2      	ldr	r2, [pc, #648]	@ (800424c <HAL_ADC_ConfigChannel+0x6dc>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	f040 812e 	bne.w	8004224 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10b      	bne.n	8003ff0 <HAL_ADC_ConfigChannel+0x480>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	0e9b      	lsrs	r3, r3, #26
 8003fde:	3301      	adds	r3, #1
 8003fe0:	f003 031f 	and.w	r3, r3, #31
 8003fe4:	2b09      	cmp	r3, #9
 8003fe6:	bf94      	ite	ls
 8003fe8:	2301      	movls	r3, #1
 8003fea:	2300      	movhi	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	e019      	b.n	8004024 <HAL_ADC_ConfigChannel+0x4b4>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ff8:	fa93 f3a3 	rbit	r3, r3
 8003ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004000:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004002:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004008:	2320      	movs	r3, #32
 800400a:	e003      	b.n	8004014 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800400c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800400e:	fab3 f383 	clz	r3, r3
 8004012:	b2db      	uxtb	r3, r3
 8004014:	3301      	adds	r3, #1
 8004016:	f003 031f 	and.w	r3, r3, #31
 800401a:	2b09      	cmp	r3, #9
 800401c:	bf94      	ite	ls
 800401e:	2301      	movls	r3, #1
 8004020:	2300      	movhi	r3, #0
 8004022:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004024:	2b00      	cmp	r3, #0
 8004026:	d079      	beq.n	800411c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004030:	2b00      	cmp	r3, #0
 8004032:	d107      	bne.n	8004044 <HAL_ADC_ConfigChannel+0x4d4>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	0e9b      	lsrs	r3, r3, #26
 800403a:	3301      	adds	r3, #1
 800403c:	069b      	lsls	r3, r3, #26
 800403e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004042:	e015      	b.n	8004070 <HAL_ADC_ConfigChannel+0x500>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800404c:	fa93 f3a3 	rbit	r3, r3
 8004050:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004052:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004054:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800405c:	2320      	movs	r3, #32
 800405e:	e003      	b.n	8004068 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004062:	fab3 f383 	clz	r3, r3
 8004066:	b2db      	uxtb	r3, r3
 8004068:	3301      	adds	r3, #1
 800406a:	069b      	lsls	r3, r3, #26
 800406c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004078:	2b00      	cmp	r3, #0
 800407a:	d109      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x520>
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	0e9b      	lsrs	r3, r3, #26
 8004082:	3301      	adds	r3, #1
 8004084:	f003 031f 	and.w	r3, r3, #31
 8004088:	2101      	movs	r1, #1
 800408a:	fa01 f303 	lsl.w	r3, r1, r3
 800408e:	e017      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x550>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800409e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80040a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80040a8:	2320      	movs	r3, #32
 80040aa:	e003      	b.n	80040b4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80040ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040ae:	fab3 f383 	clz	r3, r3
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	3301      	adds	r3, #1
 80040b6:	f003 031f 	and.w	r3, r3, #31
 80040ba:	2101      	movs	r1, #1
 80040bc:	fa01 f303 	lsl.w	r3, r1, r3
 80040c0:	ea42 0103 	orr.w	r1, r2, r3
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10a      	bne.n	80040e6 <HAL_ADC_ConfigChannel+0x576>
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	0e9b      	lsrs	r3, r3, #26
 80040d6:	3301      	adds	r3, #1
 80040d8:	f003 021f 	and.w	r2, r3, #31
 80040dc:	4613      	mov	r3, r2
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	4413      	add	r3, r2
 80040e2:	051b      	lsls	r3, r3, #20
 80040e4:	e018      	b.n	8004118 <HAL_ADC_ConfigChannel+0x5a8>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ee:	fa93 f3a3 	rbit	r3, r3
 80040f2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80040f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80040fe:	2320      	movs	r3, #32
 8004100:	e003      	b.n	800410a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004104:	fab3 f383 	clz	r3, r3
 8004108:	b2db      	uxtb	r3, r3
 800410a:	3301      	adds	r3, #1
 800410c:	f003 021f 	and.w	r2, r3, #31
 8004110:	4613      	mov	r3, r2
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	4413      	add	r3, r2
 8004116:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004118:	430b      	orrs	r3, r1
 800411a:	e07e      	b.n	800421a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004124:	2b00      	cmp	r3, #0
 8004126:	d107      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x5c8>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0e9b      	lsrs	r3, r3, #26
 800412e:	3301      	adds	r3, #1
 8004130:	069b      	lsls	r3, r3, #26
 8004132:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004136:	e015      	b.n	8004164 <HAL_ADC_ConfigChannel+0x5f4>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004140:	fa93 f3a3 	rbit	r3, r3
 8004144:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004148:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800414a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004150:	2320      	movs	r3, #32
 8004152:	e003      	b.n	800415c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004156:	fab3 f383 	clz	r3, r3
 800415a:	b2db      	uxtb	r3, r3
 800415c:	3301      	adds	r3, #1
 800415e:	069b      	lsls	r3, r3, #26
 8004160:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800416c:	2b00      	cmp	r3, #0
 800416e:	d109      	bne.n	8004184 <HAL_ADC_ConfigChannel+0x614>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	0e9b      	lsrs	r3, r3, #26
 8004176:	3301      	adds	r3, #1
 8004178:	f003 031f 	and.w	r3, r3, #31
 800417c:	2101      	movs	r1, #1
 800417e:	fa01 f303 	lsl.w	r3, r1, r3
 8004182:	e017      	b.n	80041b4 <HAL_ADC_ConfigChannel+0x644>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	fa93 f3a3 	rbit	r3, r3
 8004190:	61fb      	str	r3, [r7, #28]
  return result;
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800419c:	2320      	movs	r3, #32
 800419e:	e003      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	fab3 f383 	clz	r3, r3
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	3301      	adds	r3, #1
 80041aa:	f003 031f 	and.w	r3, r3, #31
 80041ae:	2101      	movs	r1, #1
 80041b0:	fa01 f303 	lsl.w	r3, r1, r3
 80041b4:	ea42 0103 	orr.w	r1, r2, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10d      	bne.n	80041e0 <HAL_ADC_ConfigChannel+0x670>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	0e9b      	lsrs	r3, r3, #26
 80041ca:	3301      	adds	r3, #1
 80041cc:	f003 021f 	and.w	r2, r3, #31
 80041d0:	4613      	mov	r3, r2
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	4413      	add	r3, r2
 80041d6:	3b1e      	subs	r3, #30
 80041d8:	051b      	lsls	r3, r3, #20
 80041da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041de:	e01b      	b.n	8004218 <HAL_ADC_ConfigChannel+0x6a8>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	fa93 f3a3 	rbit	r3, r3
 80041ec:	613b      	str	r3, [r7, #16]
  return result;
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80041f8:	2320      	movs	r3, #32
 80041fa:	e003      	b.n	8004204 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	fab3 f383 	clz	r3, r3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	3301      	adds	r3, #1
 8004206:	f003 021f 	and.w	r2, r3, #31
 800420a:	4613      	mov	r3, r2
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	4413      	add	r3, r2
 8004210:	3b1e      	subs	r3, #30
 8004212:	051b      	lsls	r3, r3, #20
 8004214:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004218:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800421e:	4619      	mov	r1, r3
 8004220:	f7fe fd1a 	bl	8002c58 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <HAL_ADC_ConfigChannel+0x6e0>)
 800422a:	4013      	ands	r3, r2
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 80be 	beq.w	80043ae <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800423a:	d004      	beq.n	8004246 <HAL_ADC_ConfigChannel+0x6d6>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a04      	ldr	r2, [pc, #16]	@ (8004254 <HAL_ADC_ConfigChannel+0x6e4>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d10a      	bne.n	800425c <HAL_ADC_ConfigChannel+0x6ec>
 8004246:	4b04      	ldr	r3, [pc, #16]	@ (8004258 <HAL_ADC_ConfigChannel+0x6e8>)
 8004248:	e009      	b.n	800425e <HAL_ADC_ConfigChannel+0x6ee>
 800424a:	bf00      	nop
 800424c:	407f0000 	.word	0x407f0000
 8004250:	80080000 	.word	0x80080000
 8004254:	50000100 	.word	0x50000100
 8004258:	50000300 	.word	0x50000300
 800425c:	4b59      	ldr	r3, [pc, #356]	@ (80043c4 <HAL_ADC_ConfigChannel+0x854>)
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe fbfc 	bl	8002a5c <LL_ADC_GetCommonPathInternalCh>
 8004264:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a56      	ldr	r2, [pc, #344]	@ (80043c8 <HAL_ADC_ConfigChannel+0x858>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d004      	beq.n	800427c <HAL_ADC_ConfigChannel+0x70c>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a55      	ldr	r2, [pc, #340]	@ (80043cc <HAL_ADC_ConfigChannel+0x85c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d13a      	bne.n	80042f2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800427c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004280:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d134      	bne.n	80042f2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004290:	d005      	beq.n	800429e <HAL_ADC_ConfigChannel+0x72e>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a4e      	ldr	r2, [pc, #312]	@ (80043d0 <HAL_ADC_ConfigChannel+0x860>)
 8004298:	4293      	cmp	r3, r2
 800429a:	f040 8085 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042a6:	d004      	beq.n	80042b2 <HAL_ADC_ConfigChannel+0x742>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a49      	ldr	r2, [pc, #292]	@ (80043d4 <HAL_ADC_ConfigChannel+0x864>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d101      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x746>
 80042b2:	4a49      	ldr	r2, [pc, #292]	@ (80043d8 <HAL_ADC_ConfigChannel+0x868>)
 80042b4:	e000      	b.n	80042b8 <HAL_ADC_ConfigChannel+0x748>
 80042b6:	4a43      	ldr	r2, [pc, #268]	@ (80043c4 <HAL_ADC_ConfigChannel+0x854>)
 80042b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042c0:	4619      	mov	r1, r3
 80042c2:	4610      	mov	r0, r2
 80042c4:	f7fe fbb7 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042c8:	4b44      	ldr	r3, [pc, #272]	@ (80043dc <HAL_ADC_ConfigChannel+0x86c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	099b      	lsrs	r3, r3, #6
 80042ce:	4a44      	ldr	r2, [pc, #272]	@ (80043e0 <HAL_ADC_ConfigChannel+0x870>)
 80042d0:	fba2 2303 	umull	r2, r3, r2, r3
 80042d4:	099b      	lsrs	r3, r3, #6
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	4613      	mov	r3, r2
 80042da:	005b      	lsls	r3, r3, #1
 80042dc:	4413      	add	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042e2:	e002      	b.n	80042ea <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3b01      	subs	r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f9      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042f0:	e05a      	b.n	80043a8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a3b      	ldr	r2, [pc, #236]	@ (80043e4 <HAL_ADC_ConfigChannel+0x874>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d125      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004300:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d11f      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a31      	ldr	r2, [pc, #196]	@ (80043d4 <HAL_ADC_ConfigChannel+0x864>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d104      	bne.n	800431c <HAL_ADC_ConfigChannel+0x7ac>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a34      	ldr	r2, [pc, #208]	@ (80043e8 <HAL_ADC_ConfigChannel+0x878>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d047      	beq.n	80043ac <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004324:	d004      	beq.n	8004330 <HAL_ADC_ConfigChannel+0x7c0>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2a      	ldr	r2, [pc, #168]	@ (80043d4 <HAL_ADC_ConfigChannel+0x864>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x7c4>
 8004330:	4a29      	ldr	r2, [pc, #164]	@ (80043d8 <HAL_ADC_ConfigChannel+0x868>)
 8004332:	e000      	b.n	8004336 <HAL_ADC_ConfigChannel+0x7c6>
 8004334:	4a23      	ldr	r2, [pc, #140]	@ (80043c4 <HAL_ADC_ConfigChannel+0x854>)
 8004336:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800433a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800433e:	4619      	mov	r1, r3
 8004340:	4610      	mov	r0, r2
 8004342:	f7fe fb78 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004346:	e031      	b.n	80043ac <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a27      	ldr	r2, [pc, #156]	@ (80043ec <HAL_ADC_ConfigChannel+0x87c>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d12d      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004352:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d127      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a1c      	ldr	r2, [pc, #112]	@ (80043d4 <HAL_ADC_ConfigChannel+0x864>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d022      	beq.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004370:	d004      	beq.n	800437c <HAL_ADC_ConfigChannel+0x80c>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a17      	ldr	r2, [pc, #92]	@ (80043d4 <HAL_ADC_ConfigChannel+0x864>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d101      	bne.n	8004380 <HAL_ADC_ConfigChannel+0x810>
 800437c:	4a16      	ldr	r2, [pc, #88]	@ (80043d8 <HAL_ADC_ConfigChannel+0x868>)
 800437e:	e000      	b.n	8004382 <HAL_ADC_ConfigChannel+0x812>
 8004380:	4a10      	ldr	r2, [pc, #64]	@ (80043c4 <HAL_ADC_ConfigChannel+0x854>)
 8004382:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004386:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800438a:	4619      	mov	r1, r3
 800438c:	4610      	mov	r0, r2
 800438e:	f7fe fb52 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
 8004392:	e00c      	b.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004398:	f043 0220 	orr.w	r2, r3, #32
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80043a6:	e002      	b.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043a8:	bf00      	nop
 80043aa:	e000      	b.n	80043ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80043b6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	37d8      	adds	r7, #216	@ 0xd8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	50000700 	.word	0x50000700
 80043c8:	c3210000 	.word	0xc3210000
 80043cc:	90c00010 	.word	0x90c00010
 80043d0:	50000600 	.word	0x50000600
 80043d4:	50000100 	.word	0x50000100
 80043d8:	50000300 	.word	0x50000300
 80043dc:	20000018 	.word	0x20000018
 80043e0:	053e2d63 	.word	0x053e2d63
 80043e4:	c7520000 	.word	0xc7520000
 80043e8:	50000500 	.word	0x50000500
 80043ec:	cb840000 	.word	0xcb840000

080043f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80043f8:	2300      	movs	r3, #0
 80043fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4618      	mov	r0, r3
 8004402:	f7fe fcf7 	bl	8002df4 <LL_ADC_IsEnabled>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d176      	bne.n	80044fa <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	4b3c      	ldr	r3, [pc, #240]	@ (8004504 <ADC_Enable+0x114>)
 8004414:	4013      	ands	r3, r2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00d      	beq.n	8004436 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800441e:	f043 0210 	orr.w	r2, r3, #16
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800442a:	f043 0201 	orr.w	r2, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e062      	b.n	80044fc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4618      	mov	r0, r3
 800443c:	f7fe fcc6 	bl	8002dcc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004448:	d004      	beq.n	8004454 <ADC_Enable+0x64>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a2e      	ldr	r2, [pc, #184]	@ (8004508 <ADC_Enable+0x118>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d101      	bne.n	8004458 <ADC_Enable+0x68>
 8004454:	4b2d      	ldr	r3, [pc, #180]	@ (800450c <ADC_Enable+0x11c>)
 8004456:	e000      	b.n	800445a <ADC_Enable+0x6a>
 8004458:	4b2d      	ldr	r3, [pc, #180]	@ (8004510 <ADC_Enable+0x120>)
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe fafe 	bl	8002a5c <LL_ADC_GetCommonPathInternalCh>
 8004460:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004466:	2b00      	cmp	r3, #0
 8004468:	d013      	beq.n	8004492 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800446a:	4b2a      	ldr	r3, [pc, #168]	@ (8004514 <ADC_Enable+0x124>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	099b      	lsrs	r3, r3, #6
 8004470:	4a29      	ldr	r2, [pc, #164]	@ (8004518 <ADC_Enable+0x128>)
 8004472:	fba2 2303 	umull	r2, r3, r2, r3
 8004476:	099b      	lsrs	r3, r3, #6
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	4613      	mov	r3, r2
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004484:	e002      	b.n	800448c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	3b01      	subs	r3, #1
 800448a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f9      	bne.n	8004486 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004492:	f7fe fab1 	bl	80029f8 <HAL_GetTick>
 8004496:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004498:	e028      	b.n	80044ec <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fe fca8 	bl	8002df4 <LL_ADC_IsEnabled>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d104      	bne.n	80044b4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe fc8c 	bl	8002dcc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044b4:	f7fe faa0 	bl	80029f8 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d914      	bls.n	80044ec <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d00d      	beq.n	80044ec <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d4:	f043 0210 	orr.w	r2, r3, #16
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e0:	f043 0201 	orr.w	r2, r3, #1
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e007      	b.n	80044fc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d1cf      	bne.n	800449a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	8000003f 	.word	0x8000003f
 8004508:	50000100 	.word	0x50000100
 800450c:	50000300 	.word	0x50000300
 8004510:	50000700 	.word	0x50000700
 8004514:	20000018 	.word	0x20000018
 8004518:	053e2d63 	.word	0x053e2d63

0800451c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004528:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004532:	2b00      	cmp	r3, #0
 8004534:	d14b      	bne.n	80045ce <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d021      	beq.n	8004594 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4618      	mov	r0, r3
 8004556:	f7fe fb2d 	bl	8002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d032      	beq.n	80045c6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d12b      	bne.n	80045c6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004572:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d11f      	bne.n	80045c6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800458a:	f043 0201 	orr.w	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004592:	e018      	b.n	80045c6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d111      	bne.n	80045c6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d105      	bne.n	80045c6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045be:	f043 0201 	orr.w	r2, r3, #1
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7ff faaa 	bl	8003b20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045cc:	e00e      	b.n	80045ec <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff fabe 	bl	8003b5c <HAL_ADC_ErrorCallback>
}
 80045e0:	e004      	b.n	80045ec <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4798      	blx	r3
}
 80045ec:	bf00      	nop
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff fa96 	bl	8003b34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004622:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462e:	f043 0204 	orr.w	r2, r3, #4
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f7ff fa90 	bl	8003b5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800463c:	bf00      	nop
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <LL_ADC_IsEnabled>:
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <LL_ADC_IsEnabled+0x18>
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <LL_ADC_IsEnabled+0x1a>
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <LL_ADC_REG_IsConversionOngoing>:
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b04      	cmp	r3, #4
 800467c:	d101      	bne.n	8004682 <LL_ADC_REG_IsConversionOngoing+0x18>
 800467e:	2301      	movs	r3, #1
 8004680:	e000      	b.n	8004684 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b0a1      	sub	sp, #132	@ 0x84
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800470e:	2302      	movs	r3, #2
 8004710:	e0e7      	b.n	80048e2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800471a:	2300      	movs	r3, #0
 800471c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800471e:	2300      	movs	r3, #0
 8004720:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800472a:	d102      	bne.n	8004732 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800472c:	4b6f      	ldr	r3, [pc, #444]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	e009      	b.n	8004746 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a6e      	ldr	r2, [pc, #440]	@ (80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d102      	bne.n	8004742 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800473c:	4b6d      	ldr	r3, [pc, #436]	@ (80048f4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800473e:	60bb      	str	r3, [r7, #8]
 8004740:	e001      	b.n	8004746 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004742:	2300      	movs	r3, #0
 8004744:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004750:	f043 0220 	orr.w	r2, r3, #32
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0be      	b.n	80048e2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f7ff ff7f 	bl	800466a <LL_ADC_REG_IsConversionOngoing>
 800476c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff ff79 	bl	800466a <LL_ADC_REG_IsConversionOngoing>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	f040 80a0 	bne.w	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004780:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004782:	2b00      	cmp	r3, #0
 8004784:	f040 809c 	bne.w	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004790:	d004      	beq.n	800479c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a55      	ldr	r2, [pc, #340]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d101      	bne.n	80047a0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800479c:	4b56      	ldr	r3, [pc, #344]	@ (80048f8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800479e:	e000      	b.n	80047a2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80047a0:	4b56      	ldr	r3, [pc, #344]	@ (80048fc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80047a2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d04b      	beq.n	8004844 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80047ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80047be:	035b      	lsls	r3, r3, #13
 80047c0:	430b      	orrs	r3, r1
 80047c2:	431a      	orrs	r2, r3
 80047c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047d0:	d004      	beq.n	80047dc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a45      	ldr	r2, [pc, #276]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d10f      	bne.n	80047fc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80047dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80047e0:	f7ff ff30 	bl	8004644 <LL_ADC_IsEnabled>
 80047e4:	4604      	mov	r4, r0
 80047e6:	4841      	ldr	r0, [pc, #260]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80047e8:	f7ff ff2c 	bl	8004644 <LL_ADC_IsEnabled>
 80047ec:	4603      	mov	r3, r0
 80047ee:	4323      	orrs	r3, r4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	bf0c      	ite	eq
 80047f4:	2301      	moveq	r3, #1
 80047f6:	2300      	movne	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e012      	b.n	8004822 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80047fc:	483c      	ldr	r0, [pc, #240]	@ (80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80047fe:	f7ff ff21 	bl	8004644 <LL_ADC_IsEnabled>
 8004802:	4604      	mov	r4, r0
 8004804:	483b      	ldr	r0, [pc, #236]	@ (80048f4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004806:	f7ff ff1d 	bl	8004644 <LL_ADC_IsEnabled>
 800480a:	4603      	mov	r3, r0
 800480c:	431c      	orrs	r4, r3
 800480e:	483c      	ldr	r0, [pc, #240]	@ (8004900 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004810:	f7ff ff18 	bl	8004644 <LL_ADC_IsEnabled>
 8004814:	4603      	mov	r3, r0
 8004816:	4323      	orrs	r3, r4
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf0c      	ite	eq
 800481c:	2301      	moveq	r3, #1
 800481e:	2300      	movne	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d056      	beq.n	80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004826:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800482e:	f023 030f 	bic.w	r3, r3, #15
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	6811      	ldr	r1, [r2, #0]
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	6892      	ldr	r2, [r2, #8]
 800483a:	430a      	orrs	r2, r1
 800483c:	431a      	orrs	r2, r3
 800483e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004840:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004842:	e047      	b.n	80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004844:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800484c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800484e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004858:	d004      	beq.n	8004864 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a23      	ldr	r2, [pc, #140]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d10f      	bne.n	8004884 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004864:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004868:	f7ff feec 	bl	8004644 <LL_ADC_IsEnabled>
 800486c:	4604      	mov	r4, r0
 800486e:	481f      	ldr	r0, [pc, #124]	@ (80048ec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004870:	f7ff fee8 	bl	8004644 <LL_ADC_IsEnabled>
 8004874:	4603      	mov	r3, r0
 8004876:	4323      	orrs	r3, r4
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	e012      	b.n	80048aa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004884:	481a      	ldr	r0, [pc, #104]	@ (80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004886:	f7ff fedd 	bl	8004644 <LL_ADC_IsEnabled>
 800488a:	4604      	mov	r4, r0
 800488c:	4819      	ldr	r0, [pc, #100]	@ (80048f4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800488e:	f7ff fed9 	bl	8004644 <LL_ADC_IsEnabled>
 8004892:	4603      	mov	r3, r0
 8004894:	431c      	orrs	r4, r3
 8004896:	481a      	ldr	r0, [pc, #104]	@ (8004900 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004898:	f7ff fed4 	bl	8004644 <LL_ADC_IsEnabled>
 800489c:	4603      	mov	r3, r0
 800489e:	4323      	orrs	r3, r4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d012      	beq.n	80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80048ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80048b6:	f023 030f 	bic.w	r3, r3, #15
 80048ba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80048bc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048be:	e009      	b.n	80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c4:	f043 0220 	orr.w	r2, r3, #32
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80048d2:	e000      	b.n	80048d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80048de:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3784      	adds	r7, #132	@ 0x84
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd90      	pop	{r4, r7, pc}
 80048ea:	bf00      	nop
 80048ec:	50000100 	.word	0x50000100
 80048f0:	50000400 	.word	0x50000400
 80048f4:	50000500 	.word	0x50000500
 80048f8:	50000300 	.word	0x50000300
 80048fc:	50000700 	.word	0x50000700
 8004900:	50000600 	.word	0x50000600

08004904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f003 0307 	and.w	r3, r3, #7
 8004912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004914:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <__NVIC_SetPriorityGrouping+0x44>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004920:	4013      	ands	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800492c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004936:	4a04      	ldr	r2, [pc, #16]	@ (8004948 <__NVIC_SetPriorityGrouping+0x44>)
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	60d3      	str	r3, [r2, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	e000ed00 	.word	0xe000ed00

0800494c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004950:	4b04      	ldr	r3, [pc, #16]	@ (8004964 <__NVIC_GetPriorityGrouping+0x18>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	0a1b      	lsrs	r3, r3, #8
 8004956:	f003 0307 	and.w	r3, r3, #7
}
 800495a:	4618      	mov	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000ed00 	.word	0xe000ed00

08004968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	4603      	mov	r3, r0
 8004970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004976:	2b00      	cmp	r3, #0
 8004978:	db0b      	blt.n	8004992 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800497a:	79fb      	ldrb	r3, [r7, #7]
 800497c:	f003 021f 	and.w	r2, r3, #31
 8004980:	4907      	ldr	r1, [pc, #28]	@ (80049a0 <__NVIC_EnableIRQ+0x38>)
 8004982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004986:	095b      	lsrs	r3, r3, #5
 8004988:	2001      	movs	r0, #1
 800498a:	fa00 f202 	lsl.w	r2, r0, r2
 800498e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	e000e100 	.word	0xe000e100

080049a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	6039      	str	r1, [r7, #0]
 80049ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	db0a      	blt.n	80049ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	490c      	ldr	r1, [pc, #48]	@ (80049f0 <__NVIC_SetPriority+0x4c>)
 80049be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c2:	0112      	lsls	r2, r2, #4
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	440b      	add	r3, r1
 80049c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049cc:	e00a      	b.n	80049e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	4908      	ldr	r1, [pc, #32]	@ (80049f4 <__NVIC_SetPriority+0x50>)
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	f003 030f 	and.w	r3, r3, #15
 80049da:	3b04      	subs	r3, #4
 80049dc:	0112      	lsls	r2, r2, #4
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	440b      	add	r3, r1
 80049e2:	761a      	strb	r2, [r3, #24]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000e100 	.word	0xe000e100
 80049f4:	e000ed00 	.word	0xe000ed00

080049f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f1c3 0307 	rsb	r3, r3, #7
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	bf28      	it	cs
 8004a16:	2304      	movcs	r3, #4
 8004a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	2b06      	cmp	r3, #6
 8004a20:	d902      	bls.n	8004a28 <NVIC_EncodePriority+0x30>
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	3b03      	subs	r3, #3
 8004a26:	e000      	b.n	8004a2a <NVIC_EncodePriority+0x32>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43da      	mvns	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	401a      	ands	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a40:	f04f 31ff 	mov.w	r1, #4294967295
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4a:	43d9      	mvns	r1, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a50:	4313      	orrs	r3, r2
         );
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3724      	adds	r7, #36	@ 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b082      	sub	sp, #8
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff ff4c 	bl	8004904 <__NVIC_SetPriorityGrouping>
}
 8004a6c:	bf00      	nop
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
 8004a80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a82:	f7ff ff63 	bl	800494c <__NVIC_GetPriorityGrouping>
 8004a86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	68b9      	ldr	r1, [r7, #8]
 8004a8c:	6978      	ldr	r0, [r7, #20]
 8004a8e:	f7ff ffb3 	bl	80049f8 <NVIC_EncodePriority>
 8004a92:	4602      	mov	r2, r0
 8004a94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a98:	4611      	mov	r1, r2
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7ff ff82 	bl	80049a4 <__NVIC_SetPriority>
}
 8004aa0:	bf00      	nop
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff ff56 	bl	8004968 <__NVIC_EnableIRQ>
}
 8004abc:	bf00      	nop
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e08d      	b.n	8004bf2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	4b47      	ldr	r3, [pc, #284]	@ (8004bfc <HAL_DMA_Init+0x138>)
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d80f      	bhi.n	8004b02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	4b45      	ldr	r3, [pc, #276]	@ (8004c00 <HAL_DMA_Init+0x13c>)
 8004aea:	4413      	add	r3, r2
 8004aec:	4a45      	ldr	r2, [pc, #276]	@ (8004c04 <HAL_DMA_Init+0x140>)
 8004aee:	fba2 2303 	umull	r2, r3, r2, r3
 8004af2:	091b      	lsrs	r3, r3, #4
 8004af4:	009a      	lsls	r2, r3, #2
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a42      	ldr	r2, [pc, #264]	@ (8004c08 <HAL_DMA_Init+0x144>)
 8004afe:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b00:	e00e      	b.n	8004b20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	4b40      	ldr	r3, [pc, #256]	@ (8004c0c <HAL_DMA_Init+0x148>)
 8004b0a:	4413      	add	r3, r2
 8004b0c:	4a3d      	ldr	r2, [pc, #244]	@ (8004c04 <HAL_DMA_Init+0x140>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	091b      	lsrs	r3, r3, #4
 8004b14:	009a      	lsls	r2, r3, #2
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004c10 <HAL_DMA_Init+0x14c>)
 8004b1e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f9b6 	bl	8004ee4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b80:	d102      	bne.n	8004b88 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b9c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d010      	beq.n	8004bc8 <HAL_DMA_Init+0x104>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d80c      	bhi.n	8004bc8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f9d6 	bl	8004f60 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bc4:	605a      	str	r2, [r3, #4]
 8004bc6:	e008      	b.n	8004bda <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40020407 	.word	0x40020407
 8004c00:	bffdfff8 	.word	0xbffdfff8
 8004c04:	cccccccd 	.word	0xcccccccd
 8004c08:	40020000 	.word	0x40020000
 8004c0c:	bffdfbf8 	.word	0xbffdfbf8
 8004c10:	40020400 	.word	0x40020400

08004c14 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c22:	2300      	movs	r3, #0
 8004c24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_DMA_Start_IT+0x20>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e066      	b.n	8004d02 <HAL_DMA_Start_IT+0xee>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d155      	bne.n	8004cf4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0201 	bic.w	r2, r2, #1
 8004c64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	68b9      	ldr	r1, [r7, #8]
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 f8fb 	bl	8004e68 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d008      	beq.n	8004c8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f042 020e 	orr.w	r2, r2, #14
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	e00f      	b.n	8004cac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0204 	bic.w	r2, r2, #4
 8004c9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 020a 	orr.w	r2, r2, #10
 8004caa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d007      	beq.n	8004cca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cc8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ce0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	e005      	b.n	8004d00 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b084      	sub	sp, #16
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d26:	f003 031f 	and.w	r3, r3, #31
 8004d2a:	2204      	movs	r2, #4
 8004d2c:	409a      	lsls	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4013      	ands	r3, r2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d026      	beq.n	8004d84 <HAL_DMA_IRQHandler+0x7a>
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d021      	beq.n	8004d84 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0320 	and.w	r3, r3, #32
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d107      	bne.n	8004d5e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0204 	bic.w	r2, r2, #4
 8004d5c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d62:	f003 021f 	and.w	r2, r3, #31
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	2104      	movs	r1, #4
 8004d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d70:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d071      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004d82:	e06c      	b.n	8004e5e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d88:	f003 031f 	and.w	r3, r3, #31
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4013      	ands	r3, r2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d02e      	beq.n	8004df6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d029      	beq.n	8004df6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0320 	and.w	r3, r3, #32
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10b      	bne.n	8004dc8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 020a 	bic.w	r2, r2, #10
 8004dbe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dcc:	f003 021f 	and.w	r2, r3, #31
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd4:	2102      	movs	r1, #2
 8004dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004dda:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d038      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004df4:	e033      	b.n	8004e5e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfa:	f003 031f 	and.w	r3, r3, #31
 8004dfe:	2208      	movs	r2, #8
 8004e00:	409a      	lsls	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d02a      	beq.n	8004e60 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d025      	beq.n	8004e60 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 020e 	bic.w	r2, r2, #14
 8004e22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e28:	f003 021f 	and.w	r2, r3, #31
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e30:	2101      	movs	r1, #1
 8004e32:	fa01 f202 	lsl.w	r2, r1, r2
 8004e36:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d004      	beq.n	8004e60 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
}
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e7e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d004      	beq.n	8004e92 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004e90:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e96:	f003 021f 	and.w	r2, r3, #31
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ea4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	2b10      	cmp	r3, #16
 8004eb4:	d108      	bne.n	8004ec8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ec6:	e007      	b.n	8004ed8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	60da      	str	r2, [r3, #12]
}
 8004ed8:	bf00      	nop
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4b16      	ldr	r3, [pc, #88]	@ (8004f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d802      	bhi.n	8004efe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004ef8:	4b15      	ldr	r3, [pc, #84]	@ (8004f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	e001      	b.n	8004f02 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004efe:	4b15      	ldr	r3, [pc, #84]	@ (8004f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004f00:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	3b08      	subs	r3, #8
 8004f0e:	4a12      	ldr	r2, [pc, #72]	@ (8004f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004f10:	fba2 2303 	umull	r2, r3, r2, r3
 8004f14:	091b      	lsrs	r3, r3, #4
 8004f16:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1c:	089b      	lsrs	r3, r3, #2
 8004f1e:	009a      	lsls	r2, r3, #2
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4413      	add	r3, r2
 8004f24:	461a      	mov	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004f2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f003 031f 	and.w	r3, r3, #31
 8004f36:	2201      	movs	r2, #1
 8004f38:	409a      	lsls	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004f3e:	bf00      	nop
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40020407 	.word	0x40020407
 8004f50:	40020800 	.word	0x40020800
 8004f54:	40020820 	.word	0x40020820
 8004f58:	cccccccd 	.word	0xcccccccd
 8004f5c:	40020880 	.word	0x40020880

08004f60 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004f74:	4413      	add	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	461a      	mov	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004f82:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	f003 031f 	and.w	r3, r3, #31
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004f94:	bf00      	nop
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	1000823f 	.word	0x1000823f
 8004fa4:	40020940 	.word	0x40020940

08004fa8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8004fba:	7afb      	ldrb	r3, [r7, #11]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d103      	bne.n	8004fc8 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	605a      	str	r2, [r3, #4]
      break;
 8004fc6:	e005      	b.n	8004fd4 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd2:	bf00      	nop
  }

  return status;
 8004fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e003      	b.n	8004ffe <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
  }
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
	...

0800500c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	0c1b      	lsrs	r3, r3, #16
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	2201      	movs	r2, #1
 800502a:	fa02 f303 	lsl.w	r3, r2, r3
 800502e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	015a      	lsls	r2, r3, #5
 8005034:	4b0c      	ldr	r3, [pc, #48]	@ (8005068 <HAL_EXTI_IRQHandler+0x5c>)
 8005036:	4413      	add	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4013      	ands	r3, r2
 8005042:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d009      	beq.n	800505e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d002      	beq.n	800505e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	4798      	blx	r3
    }
  }
}
 800505e:	bf00      	nop
 8005060:	3718      	adds	r7, #24
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40010414 	.word	0x40010414

0800506c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800506c:	b480      	push	{r7}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800507a:	e15a      	b.n	8005332 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	2101      	movs	r1, #1
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	fa01 f303 	lsl.w	r3, r1, r3
 8005088:	4013      	ands	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 814c 	beq.w	800532c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f003 0303 	and.w	r3, r3, #3
 800509c:	2b01      	cmp	r3, #1
 800509e:	d005      	beq.n	80050ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d130      	bne.n	800510e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	2203      	movs	r2, #3
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	43db      	mvns	r3, r3
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4013      	ands	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050e2:	2201      	movs	r2, #1
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43db      	mvns	r3, r3
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4013      	ands	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	091b      	lsrs	r3, r3, #4
 80050f8:	f003 0201 	and.w	r2, r3, #1
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	4313      	orrs	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	2b03      	cmp	r3, #3
 8005118:	d017      	beq.n	800514a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	2203      	movs	r2, #3
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43db      	mvns	r3, r3
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	4013      	ands	r3, r2
 8005130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	005b      	lsls	r3, r3, #1
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	4313      	orrs	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d123      	bne.n	800519e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	08da      	lsrs	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3208      	adds	r2, #8
 800515e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005162:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	220f      	movs	r2, #15
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	43db      	mvns	r3, r3
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	4013      	ands	r3, r2
 8005178:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	691a      	ldr	r2, [r3, #16]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	08da      	lsrs	r2, r3, #3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	3208      	adds	r2, #8
 8005198:	6939      	ldr	r1, [r7, #16]
 800519a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	2203      	movs	r2, #3
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	43db      	mvns	r3, r3
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4013      	ands	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f003 0203 	and.w	r2, r3, #3
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	fa02 f303 	lsl.w	r3, r2, r3
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80a6 	beq.w	800532c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e0:	4b5b      	ldr	r3, [pc, #364]	@ (8005350 <HAL_GPIO_Init+0x2e4>)
 80051e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051e4:	4a5a      	ldr	r2, [pc, #360]	@ (8005350 <HAL_GPIO_Init+0x2e4>)
 80051e6:	f043 0301 	orr.w	r3, r3, #1
 80051ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80051ec:	4b58      	ldr	r3, [pc, #352]	@ (8005350 <HAL_GPIO_Init+0x2e4>)
 80051ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051f8:	4a56      	ldr	r2, [pc, #344]	@ (8005354 <HAL_GPIO_Init+0x2e8>)
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	089b      	lsrs	r3, r3, #2
 80051fe:	3302      	adds	r3, #2
 8005200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005204:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f003 0303 	and.w	r3, r3, #3
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	220f      	movs	r2, #15
 8005210:	fa02 f303 	lsl.w	r3, r2, r3
 8005214:	43db      	mvns	r3, r3
 8005216:	693a      	ldr	r2, [r7, #16]
 8005218:	4013      	ands	r3, r2
 800521a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005222:	d01f      	beq.n	8005264 <HAL_GPIO_Init+0x1f8>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a4c      	ldr	r2, [pc, #304]	@ (8005358 <HAL_GPIO_Init+0x2ec>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d019      	beq.n	8005260 <HAL_GPIO_Init+0x1f4>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a4b      	ldr	r2, [pc, #300]	@ (800535c <HAL_GPIO_Init+0x2f0>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d013      	beq.n	800525c <HAL_GPIO_Init+0x1f0>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a4a      	ldr	r2, [pc, #296]	@ (8005360 <HAL_GPIO_Init+0x2f4>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d00d      	beq.n	8005258 <HAL_GPIO_Init+0x1ec>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a49      	ldr	r2, [pc, #292]	@ (8005364 <HAL_GPIO_Init+0x2f8>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d007      	beq.n	8005254 <HAL_GPIO_Init+0x1e8>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a48      	ldr	r2, [pc, #288]	@ (8005368 <HAL_GPIO_Init+0x2fc>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d101      	bne.n	8005250 <HAL_GPIO_Init+0x1e4>
 800524c:	2305      	movs	r3, #5
 800524e:	e00a      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 8005250:	2306      	movs	r3, #6
 8005252:	e008      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 8005254:	2304      	movs	r3, #4
 8005256:	e006      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 8005258:	2303      	movs	r3, #3
 800525a:	e004      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 800525c:	2302      	movs	r3, #2
 800525e:	e002      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_GPIO_Init+0x1fa>
 8005264:	2300      	movs	r3, #0
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	f002 0203 	and.w	r2, r2, #3
 800526c:	0092      	lsls	r2, r2, #2
 800526e:	4093      	lsls	r3, r2
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	4313      	orrs	r3, r2
 8005274:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005276:	4937      	ldr	r1, [pc, #220]	@ (8005354 <HAL_GPIO_Init+0x2e8>)
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	089b      	lsrs	r3, r3, #2
 800527c:	3302      	adds	r3, #2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005284:	4b39      	ldr	r3, [pc, #228]	@ (800536c <HAL_GPIO_Init+0x300>)
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	43db      	mvns	r3, r3
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	4013      	ands	r3, r2
 8005292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80052a8:	4a30      	ldr	r2, [pc, #192]	@ (800536c <HAL_GPIO_Init+0x300>)
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80052ae:	4b2f      	ldr	r3, [pc, #188]	@ (800536c <HAL_GPIO_Init+0x300>)
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	43db      	mvns	r3, r3
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80052d2:	4a26      	ldr	r2, [pc, #152]	@ (800536c <HAL_GPIO_Init+0x300>)
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80052d8:	4b24      	ldr	r3, [pc, #144]	@ (800536c <HAL_GPIO_Init+0x300>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	43db      	mvns	r3, r3
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	4013      	ands	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80052fc:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <HAL_GPIO_Init+0x300>)
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005302:	4b1a      	ldr	r3, [pc, #104]	@ (800536c <HAL_GPIO_Init+0x300>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	43db      	mvns	r3, r3
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4013      	ands	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005326:	4a11      	ldr	r2, [pc, #68]	@ (800536c <HAL_GPIO_Init+0x300>)
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	3301      	adds	r3, #1
 8005330:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	fa22 f303 	lsr.w	r3, r2, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	f47f ae9d 	bne.w	800507c <HAL_GPIO_Init+0x10>
  }
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	371c      	adds	r7, #28
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	40021000 	.word	0x40021000
 8005354:	40010000 	.word	0x40010000
 8005358:	48000400 	.word	0x48000400
 800535c:	48000800 	.word	0x48000800
 8005360:	48000c00 	.word	0x48000c00
 8005364:	48001000 	.word	0x48001000
 8005368:	48001400 	.word	0x48001400
 800536c:	40010400 	.word	0x40010400

08005370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	460b      	mov	r3, r1
 800537a:	807b      	strh	r3, [r7, #2]
 800537c:	4613      	mov	r3, r2
 800537e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005380:	787b      	ldrb	r3, [r7, #1]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005386:	887a      	ldrh	r2, [r7, #2]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800538c:	e002      	b.n	8005394 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800538e:	887a      	ldrh	r2, [r7, #2]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d141      	bne.n	8005432 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053ae:	4b4b      	ldr	r3, [pc, #300]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ba:	d131      	bne.n	8005420 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053bc:	4b47      	ldr	r3, [pc, #284]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053c2:	4a46      	ldr	r2, [pc, #280]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053cc:	4b43      	ldr	r3, [pc, #268]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80053d4:	4a41      	ldr	r2, [pc, #260]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053dc:	4b40      	ldr	r3, [pc, #256]	@ (80054e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2232      	movs	r2, #50	@ 0x32
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	4a3f      	ldr	r2, [pc, #252]	@ (80054e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053e8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ec:	0c9b      	lsrs	r3, r3, #18
 80053ee:	3301      	adds	r3, #1
 80053f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053f2:	e002      	b.n	80053fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053fa:	4b38      	ldr	r3, [pc, #224]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005406:	d102      	bne.n	800540e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1f2      	bne.n	80053f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800540e:	4b33      	ldr	r3, [pc, #204]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800541a:	d158      	bne.n	80054ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e057      	b.n	80054d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005420:	4b2e      	ldr	r3, [pc, #184]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005426:	4a2d      	ldr	r2, [pc, #180]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800542c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005430:	e04d      	b.n	80054ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005438:	d141      	bne.n	80054be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800543a:	4b28      	ldr	r3, [pc, #160]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005446:	d131      	bne.n	80054ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005448:	4b24      	ldr	r3, [pc, #144]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800544a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800544e:	4a23      	ldr	r2, [pc, #140]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005458:	4b20      	ldr	r3, [pc, #128]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005460:	4a1e      	ldr	r2, [pc, #120]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005466:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005468:	4b1d      	ldr	r3, [pc, #116]	@ (80054e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2232      	movs	r2, #50	@ 0x32
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	4a1c      	ldr	r2, [pc, #112]	@ (80054e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005474:	fba2 2303 	umull	r2, r3, r2, r3
 8005478:	0c9b      	lsrs	r3, r3, #18
 800547a:	3301      	adds	r3, #1
 800547c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800547e:	e002      	b.n	8005486 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	3b01      	subs	r3, #1
 8005484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005486:	4b15      	ldr	r3, [pc, #84]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800548e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005492:	d102      	bne.n	800549a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f2      	bne.n	8005480 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800549a:	4b10      	ldr	r3, [pc, #64]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054a6:	d112      	bne.n	80054ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e011      	b.n	80054d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054ac:	4b0b      	ldr	r3, [pc, #44]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b2:	4a0a      	ldr	r2, [pc, #40]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054bc:	e007      	b.n	80054ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054be:	4b07      	ldr	r3, [pc, #28]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054c6:	4a05      	ldr	r2, [pc, #20]	@ (80054dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054cc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr
 80054dc:	40007000 	.word	0x40007000
 80054e0:	20000018 	.word	0x20000018
 80054e4:	431bde83 	.word	0x431bde83

080054e8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80054ec:	4b05      	ldr	r3, [pc, #20]	@ (8005504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	4a04      	ldr	r2, [pc, #16]	@ (8005504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80054f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054f6:	6093      	str	r3, [r2, #8]
}
 80054f8:	bf00      	nop
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40007000 	.word	0x40007000

08005508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e2fe      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d075      	beq.n	8005612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005526:	4b97      	ldr	r3, [pc, #604]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f003 030c 	and.w	r3, r3, #12
 800552e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005530:	4b94      	ldr	r3, [pc, #592]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f003 0303 	and.w	r3, r3, #3
 8005538:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	2b0c      	cmp	r3, #12
 800553e:	d102      	bne.n	8005546 <HAL_RCC_OscConfig+0x3e>
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2b03      	cmp	r3, #3
 8005544:	d002      	beq.n	800554c <HAL_RCC_OscConfig+0x44>
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	2b08      	cmp	r3, #8
 800554a:	d10b      	bne.n	8005564 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800554c:	4b8d      	ldr	r3, [pc, #564]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d05b      	beq.n	8005610 <HAL_RCC_OscConfig+0x108>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d157      	bne.n	8005610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e2d9      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800556c:	d106      	bne.n	800557c <HAL_RCC_OscConfig+0x74>
 800556e:	4b85      	ldr	r3, [pc, #532]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a84      	ldr	r2, [pc, #528]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005578:	6013      	str	r3, [r2, #0]
 800557a:	e01d      	b.n	80055b8 <HAL_RCC_OscConfig+0xb0>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005584:	d10c      	bne.n	80055a0 <HAL_RCC_OscConfig+0x98>
 8005586:	4b7f      	ldr	r3, [pc, #508]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a7e      	ldr	r2, [pc, #504]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800558c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005590:	6013      	str	r3, [r2, #0]
 8005592:	4b7c      	ldr	r3, [pc, #496]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a7b      	ldr	r2, [pc, #492]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	e00b      	b.n	80055b8 <HAL_RCC_OscConfig+0xb0>
 80055a0:	4b78      	ldr	r3, [pc, #480]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a77      	ldr	r2, [pc, #476]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80055a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055aa:	6013      	str	r3, [r2, #0]
 80055ac:	4b75      	ldr	r3, [pc, #468]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a74      	ldr	r2, [pc, #464]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80055b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d013      	beq.n	80055e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c0:	f7fd fa1a 	bl	80029f8 <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055c6:	e008      	b.n	80055da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c8:	f7fd fa16 	bl	80029f8 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b64      	cmp	r3, #100	@ 0x64
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e29e      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055da:	4b6a      	ldr	r3, [pc, #424]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0f0      	beq.n	80055c8 <HAL_RCC_OscConfig+0xc0>
 80055e6:	e014      	b.n	8005612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e8:	f7fd fa06 	bl	80029f8 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055ee:	e008      	b.n	8005602 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055f0:	f7fd fa02 	bl	80029f8 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	2b64      	cmp	r3, #100	@ 0x64
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e28a      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005602:	4b60      	ldr	r3, [pc, #384]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1f0      	bne.n	80055f0 <HAL_RCC_OscConfig+0xe8>
 800560e:	e000      	b.n	8005612 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d075      	beq.n	800570a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800561e:	4b59      	ldr	r3, [pc, #356]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 030c 	and.w	r3, r3, #12
 8005626:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005628:	4b56      	ldr	r3, [pc, #344]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	f003 0303 	and.w	r3, r3, #3
 8005630:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b0c      	cmp	r3, #12
 8005636:	d102      	bne.n	800563e <HAL_RCC_OscConfig+0x136>
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2b02      	cmp	r3, #2
 800563c:	d002      	beq.n	8005644 <HAL_RCC_OscConfig+0x13c>
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	2b04      	cmp	r3, #4
 8005642:	d11f      	bne.n	8005684 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005644:	4b4f      	ldr	r3, [pc, #316]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800564c:	2b00      	cmp	r3, #0
 800564e:	d005      	beq.n	800565c <HAL_RCC_OscConfig+0x154>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d101      	bne.n	800565c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e25d      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800565c:	4b49      	ldr	r3, [pc, #292]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	061b      	lsls	r3, r3, #24
 800566a:	4946      	ldr	r1, [pc, #280]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005670:	4b45      	ldr	r3, [pc, #276]	@ (8005788 <HAL_RCC_OscConfig+0x280>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4618      	mov	r0, r3
 8005676:	f7fc fde5 	bl	8002244 <HAL_InitTick>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d043      	beq.n	8005708 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e249      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d023      	beq.n	80056d4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800568c:	4b3d      	ldr	r3, [pc, #244]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a3c      	ldr	r2, [pc, #240]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fd f9ae 	bl	80029f8 <HAL_GetTick>
 800569c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056a0:	f7fd f9aa 	bl	80029f8 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e232      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056b2:	4b34      	ldr	r3, [pc, #208]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056be:	4b31      	ldr	r3, [pc, #196]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	061b      	lsls	r3, r3, #24
 80056cc:	492d      	ldr	r1, [pc, #180]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	604b      	str	r3, [r1, #4]
 80056d2:	e01a      	b.n	800570a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056d4:	4b2b      	ldr	r3, [pc, #172]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a2a      	ldr	r2, [pc, #168]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e0:	f7fd f98a 	bl	80029f8 <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056e8:	f7fd f986 	bl	80029f8 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e20e      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056fa:	4b22      	ldr	r3, [pc, #136]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f0      	bne.n	80056e8 <HAL_RCC_OscConfig+0x1e0>
 8005706:	e000      	b.n	800570a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005708:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0308 	and.w	r3, r3, #8
 8005712:	2b00      	cmp	r3, #0
 8005714:	d041      	beq.n	800579a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d01c      	beq.n	8005758 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800571e:	4b19      	ldr	r3, [pc, #100]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005724:	4a17      	ldr	r2, [pc, #92]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572e:	f7fd f963 	bl	80029f8 <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005736:	f7fd f95f 	bl	80029f8 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e1e7      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005748:	4b0e      	ldr	r3, [pc, #56]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800574a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0ef      	beq.n	8005736 <HAL_RCC_OscConfig+0x22e>
 8005756:	e020      	b.n	800579a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005758:	4b0a      	ldr	r3, [pc, #40]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 800575a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800575e:	4a09      	ldr	r2, [pc, #36]	@ (8005784 <HAL_RCC_OscConfig+0x27c>)
 8005760:	f023 0301 	bic.w	r3, r3, #1
 8005764:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005768:	f7fd f946 	bl	80029f8 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800576e:	e00d      	b.n	800578c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005770:	f7fd f942 	bl	80029f8 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d906      	bls.n	800578c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e1ca      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
 8005782:	bf00      	nop
 8005784:	40021000 	.word	0x40021000
 8005788:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800578c:	4b8c      	ldr	r3, [pc, #560]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800578e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1ea      	bne.n	8005770 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0304 	and.w	r3, r3, #4
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80a6 	beq.w	80058f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a8:	2300      	movs	r3, #0
 80057aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057ac:	4b84      	ldr	r3, [pc, #528]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80057ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_RCC_OscConfig+0x2b4>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x2b6>
 80057bc:	2300      	movs	r3, #0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00d      	beq.n	80057de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057c2:	4b7f      	ldr	r3, [pc, #508]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80057c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c6:	4a7e      	ldr	r2, [pc, #504]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80057c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80057ce:	4b7c      	ldr	r3, [pc, #496]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80057d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80057da:	2301      	movs	r3, #1
 80057dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057de:	4b79      	ldr	r3, [pc, #484]	@ (80059c4 <HAL_RCC_OscConfig+0x4bc>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d118      	bne.n	800581c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057ea:	4b76      	ldr	r3, [pc, #472]	@ (80059c4 <HAL_RCC_OscConfig+0x4bc>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a75      	ldr	r2, [pc, #468]	@ (80059c4 <HAL_RCC_OscConfig+0x4bc>)
 80057f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057f6:	f7fd f8ff 	bl	80029f8 <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fe:	f7fd f8fb 	bl	80029f8 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e183      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005810:	4b6c      	ldr	r3, [pc, #432]	@ (80059c4 <HAL_RCC_OscConfig+0x4bc>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0f0      	beq.n	80057fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d108      	bne.n	8005836 <HAL_RCC_OscConfig+0x32e>
 8005824:	4b66      	ldr	r3, [pc, #408]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582a:	4a65      	ldr	r2, [pc, #404]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800582c:	f043 0301 	orr.w	r3, r3, #1
 8005830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005834:	e024      	b.n	8005880 <HAL_RCC_OscConfig+0x378>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	2b05      	cmp	r3, #5
 800583c:	d110      	bne.n	8005860 <HAL_RCC_OscConfig+0x358>
 800583e:	4b60      	ldr	r3, [pc, #384]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005844:	4a5e      	ldr	r2, [pc, #376]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005846:	f043 0304 	orr.w	r3, r3, #4
 800584a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800584e:	4b5c      	ldr	r3, [pc, #368]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005854:	4a5a      	ldr	r2, [pc, #360]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005856:	f043 0301 	orr.w	r3, r3, #1
 800585a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800585e:	e00f      	b.n	8005880 <HAL_RCC_OscConfig+0x378>
 8005860:	4b57      	ldr	r3, [pc, #348]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005866:	4a56      	ldr	r2, [pc, #344]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005870:	4b53      	ldr	r3, [pc, #332]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005876:	4a52      	ldr	r2, [pc, #328]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005878:	f023 0304 	bic.w	r3, r3, #4
 800587c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d016      	beq.n	80058b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005888:	f7fd f8b6 	bl	80029f8 <HAL_GetTick>
 800588c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800588e:	e00a      	b.n	80058a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005890:	f7fd f8b2 	bl	80029f8 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800589e:	4293      	cmp	r3, r2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e138      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058a6:	4b46      	ldr	r3, [pc, #280]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80058a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ac:	f003 0302 	and.w	r3, r3, #2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d0ed      	beq.n	8005890 <HAL_RCC_OscConfig+0x388>
 80058b4:	e015      	b.n	80058e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b6:	f7fd f89f 	bl	80029f8 <HAL_GetTick>
 80058ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058bc:	e00a      	b.n	80058d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058be:	f7fd f89b 	bl	80029f8 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e121      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058d4:	4b3a      	ldr	r3, [pc, #232]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1ed      	bne.n	80058be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058e2:	7ffb      	ldrb	r3, [r7, #31]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d105      	bne.n	80058f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e8:	4b35      	ldr	r3, [pc, #212]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80058ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ec:	4a34      	ldr	r2, [pc, #208]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80058ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058f2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0320 	and.w	r3, r3, #32
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d03c      	beq.n	800597a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01c      	beq.n	8005942 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005908:	4b2d      	ldr	r3, [pc, #180]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800590a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800590e:	4a2c      	ldr	r2, [pc, #176]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005918:	f7fd f86e 	bl	80029f8 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800591e:	e008      	b.n	8005932 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005920:	f7fd f86a 	bl	80029f8 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e0f2      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005932:	4b23      	ldr	r3, [pc, #140]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005934:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d0ef      	beq.n	8005920 <HAL_RCC_OscConfig+0x418>
 8005940:	e01b      	b.n	800597a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005942:	4b1f      	ldr	r3, [pc, #124]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005944:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005948:	4a1d      	ldr	r2, [pc, #116]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800594a:	f023 0301 	bic.w	r3, r3, #1
 800594e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005952:	f7fd f851 	bl	80029f8 <HAL_GetTick>
 8005956:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005958:	e008      	b.n	800596c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800595a:	f7fd f84d 	bl	80029f8 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e0d5      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800596c:	4b14      	ldr	r3, [pc, #80]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800596e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1ef      	bne.n	800595a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80c9 	beq.w	8005b16 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005984:	4b0e      	ldr	r3, [pc, #56]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f003 030c 	and.w	r3, r3, #12
 800598c:	2b0c      	cmp	r3, #12
 800598e:	f000 8083 	beq.w	8005a98 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d15e      	bne.n	8005a58 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800599a:	4b09      	ldr	r3, [pc, #36]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a08      	ldr	r2, [pc, #32]	@ (80059c0 <HAL_RCC_OscConfig+0x4b8>)
 80059a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a6:	f7fd f827 	bl	80029f8 <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ac:	e00c      	b.n	80059c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ae:	f7fd f823 	bl	80029f8 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d905      	bls.n	80059c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e0ab      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
 80059c0:	40021000 	.word	0x40021000
 80059c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059c8:	4b55      	ldr	r3, [pc, #340]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1ec      	bne.n	80059ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059d4:	4b52      	ldr	r3, [pc, #328]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	4b52      	ldr	r3, [pc, #328]	@ (8005b24 <HAL_RCC_OscConfig+0x61c>)
 80059da:	4013      	ands	r3, r2
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6a11      	ldr	r1, [r2, #32]
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059e4:	3a01      	subs	r2, #1
 80059e6:	0112      	lsls	r2, r2, #4
 80059e8:	4311      	orrs	r1, r2
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80059ee:	0212      	lsls	r2, r2, #8
 80059f0:	4311      	orrs	r1, r2
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059f6:	0852      	lsrs	r2, r2, #1
 80059f8:	3a01      	subs	r2, #1
 80059fa:	0552      	lsls	r2, r2, #21
 80059fc:	4311      	orrs	r1, r2
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005a02:	0852      	lsrs	r2, r2, #1
 8005a04:	3a01      	subs	r2, #1
 8005a06:	0652      	lsls	r2, r2, #25
 8005a08:	4311      	orrs	r1, r2
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a0e:	06d2      	lsls	r2, r2, #27
 8005a10:	430a      	orrs	r2, r1
 8005a12:	4943      	ldr	r1, [pc, #268]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a18:	4b41      	ldr	r3, [pc, #260]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a40      	ldr	r2, [pc, #256]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a22:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a24:	4b3e      	ldr	r3, [pc, #248]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4a3d      	ldr	r2, [pc, #244]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a2e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a30:	f7fc ffe2 	bl	80029f8 <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a36:	e008      	b.n	8005a4a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a38:	f7fc ffde 	bl	80029f8 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e066      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a4a:	4b35      	ldr	r3, [pc, #212]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0f0      	beq.n	8005a38 <HAL_RCC_OscConfig+0x530>
 8005a56:	e05e      	b.n	8005b16 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a58:	4b31      	ldr	r3, [pc, #196]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a30      	ldr	r2, [pc, #192]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a64:	f7fc ffc8 	bl	80029f8 <HAL_GetTick>
 8005a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a6c:	f7fc ffc4 	bl	80029f8 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e04c      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a7e:	4b28      	ldr	r3, [pc, #160]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f0      	bne.n	8005a6c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005a8a:	4b25      	ldr	r3, [pc, #148]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	4924      	ldr	r1, [pc, #144]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005a90:	4b25      	ldr	r3, [pc, #148]	@ (8005b28 <HAL_RCC_OscConfig+0x620>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	60cb      	str	r3, [r1, #12]
 8005a96:	e03e      	b.n	8005b16 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	69db      	ldr	r3, [r3, #28]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e039      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8005b20 <HAL_RCC_OscConfig+0x618>)
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f003 0203 	and.w	r2, r3, #3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d12c      	bne.n	8005b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d123      	bne.n	8005b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d11b      	bne.n	8005b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d113      	bne.n	8005b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af4:	085b      	lsrs	r3, r3, #1
 8005af6:	3b01      	subs	r3, #1
 8005af8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d109      	bne.n	8005b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b08:	085b      	lsrs	r3, r3, #1
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d001      	beq.n	8005b16 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e000      	b.n	8005b18 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3720      	adds	r7, #32
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	40021000 	.word	0x40021000
 8005b24:	019f800c 	.word	0x019f800c
 8005b28:	feeefffc 	.word	0xfeeefffc

08005b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e11e      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b44:	4b91      	ldr	r3, [pc, #580]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 030f 	and.w	r3, r3, #15
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d910      	bls.n	8005b74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b52:	4b8e      	ldr	r3, [pc, #568]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 020f 	bic.w	r2, r3, #15
 8005b5a:	498c      	ldr	r1, [pc, #560]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b62:	4b8a      	ldr	r3, [pc, #552]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d001      	beq.n	8005b74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e106      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d073      	beq.n	8005c68 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d129      	bne.n	8005bdc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b88:	4b81      	ldr	r3, [pc, #516]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0f4      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005b98:	f000 f9d0 	bl	8005f3c <RCC_GetSysClockFreqFromPLLSource>
 8005b9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	4a7c      	ldr	r2, [pc, #496]	@ (8005d94 <HAL_RCC_ClockConfig+0x268>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d93f      	bls.n	8005c26 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005ba6:	4b7a      	ldr	r3, [pc, #488]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d009      	beq.n	8005bc6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d033      	beq.n	8005c26 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d12f      	bne.n	8005c26 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005bc6:	4b72      	ldr	r3, [pc, #456]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bce:	4a70      	ldr	r2, [pc, #448]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bd4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005bd6:	2380      	movs	r3, #128	@ 0x80
 8005bd8:	617b      	str	r3, [r7, #20]
 8005bda:	e024      	b.n	8005c26 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d107      	bne.n	8005bf4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005be4:	4b6a      	ldr	r3, [pc, #424]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d109      	bne.n	8005c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e0c6      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bf4:	4b66      	ldr	r3, [pc, #408]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e0be      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005c04:	f000 f8ce 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8005c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	4a61      	ldr	r2, [pc, #388]	@ (8005d94 <HAL_RCC_ClockConfig+0x268>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d909      	bls.n	8005c26 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c12:	4b5f      	ldr	r3, [pc, #380]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c1a:	4a5d      	ldr	r2, [pc, #372]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c20:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005c22:	2380      	movs	r3, #128	@ 0x80
 8005c24:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c26:	4b5a      	ldr	r3, [pc, #360]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f023 0203 	bic.w	r2, r3, #3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	4957      	ldr	r1, [pc, #348]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c38:	f7fc fede 	bl	80029f8 <HAL_GetTick>
 8005c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c3e:	e00a      	b.n	8005c56 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c40:	f7fc feda 	bl	80029f8 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e095      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c56:	4b4e      	ldr	r3, [pc, #312]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 020c 	and.w	r2, r3, #12
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d1eb      	bne.n	8005c40 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d023      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0304 	and.w	r3, r3, #4
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d005      	beq.n	8005c8c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c80:	4b43      	ldr	r3, [pc, #268]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	4a42      	ldr	r2, [pc, #264]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c86:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005c8a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0308 	and.w	r3, r3, #8
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d007      	beq.n	8005ca8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005c98:	4b3d      	ldr	r3, [pc, #244]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005ca2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ca6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ca8:	4b39      	ldr	r3, [pc, #228]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	4936      	ldr	r1, [pc, #216]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	608b      	str	r3, [r1, #8]
 8005cba:	e008      	b.n	8005cce <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	2b80      	cmp	r3, #128	@ 0x80
 8005cc0:	d105      	bne.n	8005cce <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005cc2:	4b33      	ldr	r3, [pc, #204]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	4a32      	ldr	r2, [pc, #200]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005cc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ccc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cce:	4b2f      	ldr	r3, [pc, #188]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 030f 	and.w	r3, r3, #15
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d21d      	bcs.n	8005d18 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f023 020f 	bic.w	r2, r3, #15
 8005ce4:	4929      	ldr	r1, [pc, #164]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005cec:	f7fc fe84 	bl	80029f8 <HAL_GetTick>
 8005cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf2:	e00a      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cf4:	f7fc fe80 	bl	80029f8 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e03b      	b.n	8005d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0a:	4b20      	ldr	r3, [pc, #128]	@ (8005d8c <HAL_RCC_ClockConfig+0x260>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 030f 	and.w	r3, r3, #15
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d1ed      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d008      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d24:	4b1a      	ldr	r3, [pc, #104]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	4917      	ldr	r1, [pc, #92]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0308 	and.w	r3, r3, #8
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d009      	beq.n	8005d56 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d42:	4b13      	ldr	r3, [pc, #76]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	00db      	lsls	r3, r3, #3
 8005d50:	490f      	ldr	r1, [pc, #60]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d56:	f000 f825 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d90 <HAL_RCC_ClockConfig+0x264>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	091b      	lsrs	r3, r3, #4
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	490c      	ldr	r1, [pc, #48]	@ (8005d98 <HAL_RCC_ClockConfig+0x26c>)
 8005d68:	5ccb      	ldrb	r3, [r1, r3]
 8005d6a:	f003 031f 	and.w	r3, r3, #31
 8005d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d72:	4a0a      	ldr	r2, [pc, #40]	@ (8005d9c <HAL_RCC_ClockConfig+0x270>)
 8005d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d76:	4b0a      	ldr	r3, [pc, #40]	@ (8005da0 <HAL_RCC_ClockConfig+0x274>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fc fa62 	bl	8002244 <HAL_InitTick>
 8005d80:	4603      	mov	r3, r0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	40022000 	.word	0x40022000
 8005d90:	40021000 	.word	0x40021000
 8005d94:	04c4b400 	.word	0x04c4b400
 8005d98:	0800bccc 	.word	0x0800bccc
 8005d9c:	20000018 	.word	0x20000018
 8005da0:	20000030 	.word	0x20000030

08005da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005daa:	4b2c      	ldr	r3, [pc, #176]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 030c 	and.w	r3, r3, #12
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d102      	bne.n	8005dbc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005db6:	4b2a      	ldr	r3, [pc, #168]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005db8:	613b      	str	r3, [r7, #16]
 8005dba:	e047      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005dbc:	4b27      	ldr	r3, [pc, #156]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 030c 	and.w	r3, r3, #12
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d102      	bne.n	8005dce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005dc8:	4b26      	ldr	r3, [pc, #152]	@ (8005e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005dca:	613b      	str	r3, [r7, #16]
 8005dcc:	e03e      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005dce:	4b23      	ldr	r3, [pc, #140]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	2b0c      	cmp	r3, #12
 8005dd8:	d136      	bne.n	8005e48 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005dda:	4b20      	ldr	r3, [pc, #128]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f003 0303 	and.w	r3, r3, #3
 8005de2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005de4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	091b      	lsrs	r3, r3, #4
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	3301      	adds	r3, #1
 8005df0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b03      	cmp	r3, #3
 8005df6:	d10c      	bne.n	8005e12 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005df8:	4a1a      	ldr	r2, [pc, #104]	@ (8005e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e00:	4a16      	ldr	r2, [pc, #88]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e02:	68d2      	ldr	r2, [r2, #12]
 8005e04:	0a12      	lsrs	r2, r2, #8
 8005e06:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e0a:	fb02 f303 	mul.w	r3, r2, r3
 8005e0e:	617b      	str	r3, [r7, #20]
      break;
 8005e10:	e00c      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e12:	4a13      	ldr	r2, [pc, #76]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1a:	4a10      	ldr	r2, [pc, #64]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e1c:	68d2      	ldr	r2, [r2, #12]
 8005e1e:	0a12      	lsrs	r2, r2, #8
 8005e20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e24:	fb02 f303 	mul.w	r3, r2, r3
 8005e28:	617b      	str	r3, [r7, #20]
      break;
 8005e2a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	0e5b      	lsrs	r3, r3, #25
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	3301      	adds	r3, #1
 8005e38:	005b      	lsls	r3, r3, #1
 8005e3a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	e001      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e4c:	693b      	ldr	r3, [r7, #16]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40021000 	.word	0x40021000
 8005e60:	00f42400 	.word	0x00f42400
 8005e64:	016e3600 	.word	0x016e3600

08005e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e6c:	4b03      	ldr	r3, [pc, #12]	@ (8005e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	20000018 	.word	0x20000018

08005e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e84:	f7ff fff0 	bl	8005e68 <HAL_RCC_GetHCLKFreq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	4b06      	ldr	r3, [pc, #24]	@ (8005ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	0a1b      	lsrs	r3, r3, #8
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	4904      	ldr	r1, [pc, #16]	@ (8005ea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e96:	5ccb      	ldrb	r3, [r1, r3]
 8005e98:	f003 031f 	and.w	r3, r3, #31
 8005e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	0800bcdc 	.word	0x0800bcdc

08005eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005eb0:	f7ff ffda 	bl	8005e68 <HAL_RCC_GetHCLKFreq>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	4b06      	ldr	r3, [pc, #24]	@ (8005ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	0adb      	lsrs	r3, r3, #11
 8005ebc:	f003 0307 	and.w	r3, r3, #7
 8005ec0:	4904      	ldr	r1, [pc, #16]	@ (8005ed4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ec2:	5ccb      	ldrb	r3, [r1, r3]
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	0800bcdc 	.word	0x0800bcdc

08005ed8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	220f      	movs	r2, #15
 8005ee6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005ee8:	4b12      	ldr	r3, [pc, #72]	@ (8005f34 <HAL_RCC_GetClockConfig+0x5c>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f003 0203 	and.w	r2, r3, #3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8005f34 <HAL_RCC_GetClockConfig+0x5c>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005f00:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <HAL_RCC_GetClockConfig+0x5c>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005f0c:	4b09      	ldr	r3, [pc, #36]	@ (8005f34 <HAL_RCC_GetClockConfig+0x5c>)
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	08db      	lsrs	r3, r3, #3
 8005f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005f1a:	4b07      	ldr	r3, [pc, #28]	@ (8005f38 <HAL_RCC_GetClockConfig+0x60>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 020f 	and.w	r2, r3, #15
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	601a      	str	r2, [r3, #0]
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	40021000 	.word	0x40021000
 8005f38:	40022000 	.word	0x40022000

08005f3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f42:	4b1e      	ldr	r3, [pc, #120]	@ (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f003 0303 	and.w	r3, r3, #3
 8005f4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	091b      	lsrs	r3, r3, #4
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	3301      	adds	r3, #1
 8005f58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b03      	cmp	r3, #3
 8005f5e:	d10c      	bne.n	8005f7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f60:	4a17      	ldr	r2, [pc, #92]	@ (8005fc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f68:	4a14      	ldr	r2, [pc, #80]	@ (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f6a:	68d2      	ldr	r2, [r2, #12]
 8005f6c:	0a12      	lsrs	r2, r2, #8
 8005f6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f72:	fb02 f303 	mul.w	r3, r2, r3
 8005f76:	617b      	str	r3, [r7, #20]
    break;
 8005f78:	e00c      	b.n	8005f94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f7a:	4a12      	ldr	r2, [pc, #72]	@ (8005fc4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f82:	4a0e      	ldr	r2, [pc, #56]	@ (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f84:	68d2      	ldr	r2, [r2, #12]
 8005f86:	0a12      	lsrs	r2, r2, #8
 8005f88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	617b      	str	r3, [r7, #20]
    break;
 8005f92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f94:	4b09      	ldr	r3, [pc, #36]	@ (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	0e5b      	lsrs	r3, r3, #25
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005fae:	687b      	ldr	r3, [r7, #4]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	016e3600 	.word	0x016e3600
 8005fc4:	00f42400 	.word	0x00f42400

08005fc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 8098 	beq.w	8006116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fea:	4b43      	ldr	r3, [pc, #268]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10d      	bne.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ff6:	4b40      	ldr	r3, [pc, #256]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006000:	6593      	str	r3, [r2, #88]	@ 0x58
 8006002:	4b3d      	ldr	r3, [pc, #244]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800600a:	60bb      	str	r3, [r7, #8]
 800600c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800600e:	2301      	movs	r3, #1
 8006010:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006012:	4b3a      	ldr	r3, [pc, #232]	@ (80060fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a39      	ldr	r2, [pc, #228]	@ (80060fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800601c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800601e:	f7fc fceb 	bl	80029f8 <HAL_GetTick>
 8006022:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006024:	e009      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006026:	f7fc fce7 	bl	80029f8 <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	2b02      	cmp	r3, #2
 8006032:	d902      	bls.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	74fb      	strb	r3, [r7, #19]
        break;
 8006038:	e005      	b.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800603a:	4b30      	ldr	r3, [pc, #192]	@ (80060fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0ef      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006046:	7cfb      	ldrb	r3, [r7, #19]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d159      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800604c:	4b2a      	ldr	r3, [pc, #168]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800604e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006056:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d01e      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	429a      	cmp	r2, r3
 8006066:	d019      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006068:	4b23      	ldr	r3, [pc, #140]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800606e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006072:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006074:	4b20      	ldr	r3, [pc, #128]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800607a:	4a1f      	ldr	r2, [pc, #124]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800607c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006084:	4b1c      	ldr	r3, [pc, #112]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800608a:	4a1b      	ldr	r2, [pc, #108]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800608c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006094:	4a18      	ldr	r2, [pc, #96]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d016      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a6:	f7fc fca7 	bl	80029f8 <HAL_GetTick>
 80060aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060ac:	e00b      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ae:	f7fc fca3 	bl	80029f8 <HAL_GetTick>
 80060b2:	4602      	mov	r2, r0
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060bc:	4293      	cmp	r3, r2
 80060be:	d902      	bls.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	74fb      	strb	r3, [r7, #19]
            break;
 80060c4:	e006      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060c6:	4b0c      	ldr	r3, [pc, #48]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0ec      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80060d4:	7cfb      	ldrb	r3, [r7, #19]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10b      	bne.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060da:	4b07      	ldr	r3, [pc, #28]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060e8:	4903      	ldr	r1, [pc, #12]	@ (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060f0:	e008      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060f2:	7cfb      	ldrb	r3, [r7, #19]
 80060f4:	74bb      	strb	r3, [r7, #18]
 80060f6:	e005      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80060f8:	40021000 	.word	0x40021000
 80060fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006100:	7cfb      	ldrb	r3, [r7, #19]
 8006102:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006104:	7c7b      	ldrb	r3, [r7, #17]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d105      	bne.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800610a:	4ba7      	ldr	r3, [pc, #668]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	4aa6      	ldr	r2, [pc, #664]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006114:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00a      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006122:	4ba1      	ldr	r3, [pc, #644]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006128:	f023 0203 	bic.w	r2, r3, #3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	499d      	ldr	r1, [pc, #628]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006132:	4313      	orrs	r3, r2
 8006134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006144:	4b98      	ldr	r3, [pc, #608]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614a:	f023 020c 	bic.w	r2, r3, #12
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	4995      	ldr	r1, [pc, #596]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0304 	and.w	r3, r3, #4
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006166:	4b90      	ldr	r3, [pc, #576]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	498c      	ldr	r1, [pc, #560]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0308 	and.w	r3, r3, #8
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006188:	4b87      	ldr	r3, [pc, #540]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800618a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800618e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	4984      	ldr	r1, [pc, #528]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006198:	4313      	orrs	r3, r2
 800619a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 0310 	and.w	r3, r3, #16
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061aa:	4b7f      	ldr	r3, [pc, #508]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	497b      	ldr	r1, [pc, #492]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00a      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061cc:	4b76      	ldr	r3, [pc, #472]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	4973      	ldr	r1, [pc, #460]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061ee:	4b6e      	ldr	r3, [pc, #440]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	496a      	ldr	r1, [pc, #424]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00a      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006210:	4b65      	ldr	r3, [pc, #404]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006216:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	4962      	ldr	r1, [pc, #392]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006220:	4313      	orrs	r3, r2
 8006222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006232:	4b5d      	ldr	r3, [pc, #372]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006238:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006240:	4959      	ldr	r1, [pc, #356]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00a      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006254:	4b54      	ldr	r3, [pc, #336]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006256:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800625a:	f023 0203 	bic.w	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006262:	4951      	ldr	r1, [pc, #324]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006264:	4313      	orrs	r3, r2
 8006266:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006276:	4b4c      	ldr	r3, [pc, #304]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006284:	4948      	ldr	r1, [pc, #288]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006286:	4313      	orrs	r3, r2
 8006288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006294:	2b00      	cmp	r3, #0
 8006296:	d015      	beq.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006298:	4b43      	ldr	r3, [pc, #268]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800629a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a6:	4940      	ldr	r1, [pc, #256]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062b6:	d105      	bne.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062b8:	4b3b      	ldr	r3, [pc, #236]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	4a3a      	ldr	r2, [pc, #232]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062c2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d015      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80062d0:	4b35      	ldr	r3, [pc, #212]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062de:	4932      	ldr	r1, [pc, #200]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e0:	4313      	orrs	r3, r2
 80062e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062ee:	d105      	bne.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062f0:	4b2d      	ldr	r3, [pc, #180]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	4a2c      	ldr	r2, [pc, #176]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062fa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d015      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006308:	4b27      	ldr	r3, [pc, #156]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800630a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006316:	4924      	ldr	r1, [pc, #144]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006318:	4313      	orrs	r3, r2
 800631a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006326:	d105      	bne.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006328:	4b1f      	ldr	r3, [pc, #124]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	4a1e      	ldr	r2, [pc, #120]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800632e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006332:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d015      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006340:	4b19      	ldr	r3, [pc, #100]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006346:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634e:	4916      	ldr	r1, [pc, #88]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006350:	4313      	orrs	r3, r2
 8006352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800635e:	d105      	bne.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006360:	4b11      	ldr	r3, [pc, #68]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	4a10      	ldr	r2, [pc, #64]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800636a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d019      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006378:	4b0b      	ldr	r3, [pc, #44]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800637e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006386:	4908      	ldr	r1, [pc, #32]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006388:	4313      	orrs	r3, r2
 800638a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006396:	d109      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006398:	4b03      	ldr	r3, [pc, #12]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	4a02      	ldr	r2, [pc, #8]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800639e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063a2:	60d3      	str	r3, [r2, #12]
 80063a4:	e002      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80063a6:	bf00      	nop
 80063a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d015      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80063b8:	4b29      	ldr	r3, [pc, #164]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c6:	4926      	ldr	r1, [pc, #152]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063d6:	d105      	bne.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063d8:	4b21      	ldr	r3, [pc, #132]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	4a20      	ldr	r2, [pc, #128]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d015      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80063f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063fe:	4918      	ldr	r1, [pc, #96]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006400:	4313      	orrs	r3, r2
 8006402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800640a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800640e:	d105      	bne.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006410:	4b13      	ldr	r3, [pc, #76]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	4a12      	ldr	r2, [pc, #72]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800641a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d015      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006428:	4b0d      	ldr	r3, [pc, #52]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800642a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800642e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006436:	490a      	ldr	r1, [pc, #40]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006438:	4313      	orrs	r3, r2
 800643a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006442:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006446:	d105      	bne.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006448:	4b05      	ldr	r3, [pc, #20]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	4a04      	ldr	r2, [pc, #16]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800644e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006452:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006454:	7cbb      	ldrb	r3, [r7, #18]
}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40021000 	.word	0x40021000

08006464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e049      	b.n	800650a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b00      	cmp	r3, #0
 8006480:	d106      	bne.n	8006490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7fb fe00 	bl	8002090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	3304      	adds	r3, #4
 80064a0:	4619      	mov	r1, r3
 80064a2:	4610      	mov	r0, r2
 80064a4:	f000 ff26 	bl	80072f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b01      	cmp	r3, #1
 8006526:	d001      	beq.n	800652c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e04c      	b.n	80065c6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a26      	ldr	r2, [pc, #152]	@ (80065d4 <HAL_TIM_Base_Start+0xc0>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d022      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006546:	d01d      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a22      	ldr	r2, [pc, #136]	@ (80065d8 <HAL_TIM_Base_Start+0xc4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d018      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a21      	ldr	r2, [pc, #132]	@ (80065dc <HAL_TIM_Base_Start+0xc8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d013      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a1f      	ldr	r2, [pc, #124]	@ (80065e0 <HAL_TIM_Base_Start+0xcc>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d00e      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a1e      	ldr	r2, [pc, #120]	@ (80065e4 <HAL_TIM_Base_Start+0xd0>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d009      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a1c      	ldr	r2, [pc, #112]	@ (80065e8 <HAL_TIM_Base_Start+0xd4>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d004      	beq.n	8006584 <HAL_TIM_Base_Start+0x70>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a1b      	ldr	r2, [pc, #108]	@ (80065ec <HAL_TIM_Base_Start+0xd8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d115      	bne.n	80065b0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	4b19      	ldr	r3, [pc, #100]	@ (80065f0 <HAL_TIM_Base_Start+0xdc>)
 800658c:	4013      	ands	r3, r2
 800658e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b06      	cmp	r3, #6
 8006594:	d015      	beq.n	80065c2 <HAL_TIM_Base_Start+0xae>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800659c:	d011      	beq.n	80065c2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f042 0201 	orr.w	r2, r2, #1
 80065ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ae:	e008      	b.n	80065c2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	e000      	b.n	80065c4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40000400 	.word	0x40000400
 80065dc:	40000800 	.word	0x40000800
 80065e0:	40000c00 	.word	0x40000c00
 80065e4:	40013400 	.word	0x40013400
 80065e8:	40014000 	.word	0x40014000
 80065ec:	40015000 	.word	0x40015000
 80065f0:	00010007 	.word	0x00010007

080065f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006602:	b2db      	uxtb	r3, r3
 8006604:	2b01      	cmp	r3, #1
 8006606:	d001      	beq.n	800660c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e054      	b.n	80066b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2202      	movs	r2, #2
 8006610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f042 0201 	orr.w	r2, r2, #1
 8006622:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a26      	ldr	r2, [pc, #152]	@ (80066c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d022      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006636:	d01d      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a22      	ldr	r2, [pc, #136]	@ (80066c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d018      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a21      	ldr	r2, [pc, #132]	@ (80066cc <HAL_TIM_Base_Start_IT+0xd8>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d013      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a1f      	ldr	r2, [pc, #124]	@ (80066d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d00e      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a1e      	ldr	r2, [pc, #120]	@ (80066d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d009      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1c      	ldr	r2, [pc, #112]	@ (80066d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d004      	beq.n	8006674 <HAL_TIM_Base_Start_IT+0x80>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1b      	ldr	r2, [pc, #108]	@ (80066dc <HAL_TIM_Base_Start_IT+0xe8>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d115      	bne.n	80066a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689a      	ldr	r2, [r3, #8]
 800667a:	4b19      	ldr	r3, [pc, #100]	@ (80066e0 <HAL_TIM_Base_Start_IT+0xec>)
 800667c:	4013      	ands	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b06      	cmp	r3, #6
 8006684:	d015      	beq.n	80066b2 <HAL_TIM_Base_Start_IT+0xbe>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800668c:	d011      	beq.n	80066b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0201 	orr.w	r2, r2, #1
 800669c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800669e:	e008      	b.n	80066b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0201 	orr.w	r2, r2, #1
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	e000      	b.n	80066b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3714      	adds	r7, #20
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	40012c00 	.word	0x40012c00
 80066c8:	40000400 	.word	0x40000400
 80066cc:	40000800 	.word	0x40000800
 80066d0:	40000c00 	.word	0x40000c00
 80066d4:	40013400 	.word	0x40013400
 80066d8:	40014000 	.word	0x40014000
 80066dc:	40015000 	.word	0x40015000
 80066e0:	00010007 	.word	0x00010007

080066e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e049      	b.n	800678a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d106      	bne.n	8006710 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7fb fca0 	bl	8002050 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3304      	adds	r3, #4
 8006720:	4619      	mov	r1, r3
 8006722:	4610      	mov	r0, r2
 8006724:	f000 fde6 	bl	80072f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d109      	bne.n	80067b8 <HAL_TIM_PWM_Start+0x24>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	bf14      	ite	ne
 80067b0:	2301      	movne	r3, #1
 80067b2:	2300      	moveq	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	e03c      	b.n	8006832 <HAL_TIM_PWM_Start+0x9e>
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d109      	bne.n	80067d2 <HAL_TIM_PWM_Start+0x3e>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	bf14      	ite	ne
 80067ca:	2301      	movne	r3, #1
 80067cc:	2300      	moveq	r3, #0
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	e02f      	b.n	8006832 <HAL_TIM_PWM_Start+0x9e>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b08      	cmp	r3, #8
 80067d6:	d109      	bne.n	80067ec <HAL_TIM_PWM_Start+0x58>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	bf14      	ite	ne
 80067e4:	2301      	movne	r3, #1
 80067e6:	2300      	moveq	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	e022      	b.n	8006832 <HAL_TIM_PWM_Start+0x9e>
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b0c      	cmp	r3, #12
 80067f0:	d109      	bne.n	8006806 <HAL_TIM_PWM_Start+0x72>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	bf14      	ite	ne
 80067fe:	2301      	movne	r3, #1
 8006800:	2300      	moveq	r3, #0
 8006802:	b2db      	uxtb	r3, r3
 8006804:	e015      	b.n	8006832 <HAL_TIM_PWM_Start+0x9e>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b10      	cmp	r3, #16
 800680a:	d109      	bne.n	8006820 <HAL_TIM_PWM_Start+0x8c>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	bf14      	ite	ne
 8006818:	2301      	movne	r3, #1
 800681a:	2300      	moveq	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	e008      	b.n	8006832 <HAL_TIM_PWM_Start+0x9e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b01      	cmp	r3, #1
 800682a:	bf14      	ite	ne
 800682c:	2301      	movne	r3, #1
 800682e:	2300      	moveq	r3, #0
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e0a6      	b.n	8006988 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d104      	bne.n	800684a <HAL_TIM_PWM_Start+0xb6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006848:	e023      	b.n	8006892 <HAL_TIM_PWM_Start+0xfe>
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	2b04      	cmp	r3, #4
 800684e:	d104      	bne.n	800685a <HAL_TIM_PWM_Start+0xc6>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006858:	e01b      	b.n	8006892 <HAL_TIM_PWM_Start+0xfe>
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b08      	cmp	r3, #8
 800685e:	d104      	bne.n	800686a <HAL_TIM_PWM_Start+0xd6>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2202      	movs	r2, #2
 8006864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006868:	e013      	b.n	8006892 <HAL_TIM_PWM_Start+0xfe>
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	2b0c      	cmp	r3, #12
 800686e:	d104      	bne.n	800687a <HAL_TIM_PWM_Start+0xe6>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2202      	movs	r2, #2
 8006874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006878:	e00b      	b.n	8006892 <HAL_TIM_PWM_Start+0xfe>
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	2b10      	cmp	r3, #16
 800687e:	d104      	bne.n	800688a <HAL_TIM_PWM_Start+0xf6>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006888:	e003      	b.n	8006892 <HAL_TIM_PWM_Start+0xfe>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2202      	movs	r2, #2
 800688e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2201      	movs	r2, #1
 8006898:	6839      	ldr	r1, [r7, #0]
 800689a:	4618      	mov	r0, r3
 800689c:	f001 face 	bl	8007e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a3a      	ldr	r2, [pc, #232]	@ (8006990 <HAL_TIM_PWM_Start+0x1fc>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d018      	beq.n	80068dc <HAL_TIM_PWM_Start+0x148>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a39      	ldr	r2, [pc, #228]	@ (8006994 <HAL_TIM_PWM_Start+0x200>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d013      	beq.n	80068dc <HAL_TIM_PWM_Start+0x148>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a37      	ldr	r2, [pc, #220]	@ (8006998 <HAL_TIM_PWM_Start+0x204>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00e      	beq.n	80068dc <HAL_TIM_PWM_Start+0x148>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a36      	ldr	r2, [pc, #216]	@ (800699c <HAL_TIM_PWM_Start+0x208>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d009      	beq.n	80068dc <HAL_TIM_PWM_Start+0x148>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a34      	ldr	r2, [pc, #208]	@ (80069a0 <HAL_TIM_PWM_Start+0x20c>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d004      	beq.n	80068dc <HAL_TIM_PWM_Start+0x148>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a33      	ldr	r2, [pc, #204]	@ (80069a4 <HAL_TIM_PWM_Start+0x210>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d101      	bne.n	80068e0 <HAL_TIM_PWM_Start+0x14c>
 80068dc:	2301      	movs	r3, #1
 80068de:	e000      	b.n	80068e2 <HAL_TIM_PWM_Start+0x14e>
 80068e0:	2300      	movs	r3, #0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d007      	beq.n	80068f6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a25      	ldr	r2, [pc, #148]	@ (8006990 <HAL_TIM_PWM_Start+0x1fc>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d022      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006908:	d01d      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a26      	ldr	r2, [pc, #152]	@ (80069a8 <HAL_TIM_PWM_Start+0x214>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d018      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a24      	ldr	r2, [pc, #144]	@ (80069ac <HAL_TIM_PWM_Start+0x218>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d013      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a23      	ldr	r2, [pc, #140]	@ (80069b0 <HAL_TIM_PWM_Start+0x21c>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d00e      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a19      	ldr	r2, [pc, #100]	@ (8006994 <HAL_TIM_PWM_Start+0x200>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d009      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a18      	ldr	r2, [pc, #96]	@ (8006998 <HAL_TIM_PWM_Start+0x204>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d004      	beq.n	8006946 <HAL_TIM_PWM_Start+0x1b2>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <HAL_TIM_PWM_Start+0x210>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d115      	bne.n	8006972 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689a      	ldr	r2, [r3, #8]
 800694c:	4b19      	ldr	r3, [pc, #100]	@ (80069b4 <HAL_TIM_PWM_Start+0x220>)
 800694e:	4013      	ands	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2b06      	cmp	r3, #6
 8006956:	d015      	beq.n	8006984 <HAL_TIM_PWM_Start+0x1f0>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800695e:	d011      	beq.n	8006984 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0201 	orr.w	r2, r2, #1
 800696e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006970:	e008      	b.n	8006984 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 0201 	orr.w	r2, r2, #1
 8006980:	601a      	str	r2, [r3, #0]
 8006982:	e000      	b.n	8006986 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006984:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006986:	2300      	movs	r3, #0
}
 8006988:	4618      	mov	r0, r3
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	40012c00 	.word	0x40012c00
 8006994:	40013400 	.word	0x40013400
 8006998:	40014000 	.word	0x40014000
 800699c:	40014400 	.word	0x40014400
 80069a0:	40014800 	.word	0x40014800
 80069a4:	40015000 	.word	0x40015000
 80069a8:	40000400 	.word	0x40000400
 80069ac:	40000800 	.word	0x40000800
 80069b0:	40000c00 	.word	0x40000c00
 80069b4:	00010007 	.word	0x00010007

080069b8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d101      	bne.n	80069ca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e049      	b.n	8006a5e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d106      	bne.n	80069e4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f841 	bl	8006a66 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	3304      	adds	r3, #4
 80069f4:	4619      	mov	r1, r3
 80069f6:	4610      	mov	r0, r2
 80069f8:	f000 fc7c 	bl	80072f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b083      	sub	sp, #12
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006a6e:	bf00      	nop
 8006a70:	370c      	adds	r7, #12
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr

08006a7a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b084      	sub	sp, #16
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f003 0302 	and.w	r3, r3, #2
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d020      	beq.n	8006ade <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f003 0302 	and.w	r3, r3, #2
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d01b      	beq.n	8006ade <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f06f 0202 	mvn.w	r2, #2
 8006aae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	f003 0303 	and.w	r3, r3, #3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d003      	beq.n	8006acc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 fbf7 	bl	80072b8 <HAL_TIM_IC_CaptureCallback>
 8006aca:	e005      	b.n	8006ad8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fbe9 	bl	80072a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fbfa 	bl	80072cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f003 0304 	and.w	r3, r3, #4
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d020      	beq.n	8006b2a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f003 0304 	and.w	r3, r3, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d01b      	beq.n	8006b2a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f06f 0204 	mvn.w	r2, #4
 8006afa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fbd1 	bl	80072b8 <HAL_TIM_IC_CaptureCallback>
 8006b16:	e005      	b.n	8006b24 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fbc3 	bl	80072a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fbd4 	bl	80072cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	f003 0308 	and.w	r3, r3, #8
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d020      	beq.n	8006b76 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f003 0308 	and.w	r3, r3, #8
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d01b      	beq.n	8006b76 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f06f 0208 	mvn.w	r2, #8
 8006b46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2204      	movs	r2, #4
 8006b4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f003 0303 	and.w	r3, r3, #3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 fbab 	bl	80072b8 <HAL_TIM_IC_CaptureCallback>
 8006b62:	e005      	b.n	8006b70 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 fb9d 	bl	80072a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fbae 	bl	80072cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d020      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 0310 	and.w	r3, r3, #16
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d01b      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f06f 0210 	mvn.w	r2, #16
 8006b92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2208      	movs	r2, #8
 8006b98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d003      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 fb85 	bl	80072b8 <HAL_TIM_IC_CaptureCallback>
 8006bae:	e005      	b.n	8006bbc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fb77 	bl	80072a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 fb88 	bl	80072cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00c      	beq.n	8006be6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d007      	beq.n	8006be6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f06f 0201 	mvn.w	r2, #1
 8006bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f7fb f937 	bl	8001e54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d104      	bne.n	8006bfa <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00c      	beq.n	8006c14 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d007      	beq.n	8006c14 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f001 fb30 	bl	8008274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00c      	beq.n	8006c38 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d007      	beq.n	8006c38 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f001 fb28 	bl	8008288 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00c      	beq.n	8006c5c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d007      	beq.n	8006c5c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fb42 	bl	80072e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00c      	beq.n	8006c80 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f003 0320 	and.w	r3, r3, #32
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d007      	beq.n	8006c80 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f06f 0220 	mvn.w	r2, #32
 8006c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f001 faf0 	bl	8008260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00c      	beq.n	8006ca4 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d007      	beq.n	8006ca4 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f001 fafc 	bl	800829c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00c      	beq.n	8006cc8 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d007      	beq.n	8006cc8 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f001 faf4 	bl	80082b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00c      	beq.n	8006cec <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d007      	beq.n	8006cec <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f001 faec 	bl	80082c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00c      	beq.n	8006d10 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d007      	beq.n	8006d10 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f001 fae4 	bl	80082d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d10:	bf00      	nop
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d24:	2300      	movs	r3, #0
 8006d26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d101      	bne.n	8006d36 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006d32:	2302      	movs	r3, #2
 8006d34:	e088      	b.n	8006e48 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d11b      	bne.n	8006d7c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006d54:	f000 feac 	bl	8007ab0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	699a      	ldr	r2, [r3, #24]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 020c 	bic.w	r2, r2, #12
 8006d66:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6999      	ldr	r1, [r3, #24]
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	689a      	ldr	r2, [r3, #8]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	619a      	str	r2, [r3, #24]
 8006d7a:	e060      	b.n	8006e3e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b04      	cmp	r3, #4
 8006d80:	d11c      	bne.n	8006dbc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006d92:	f000 ff30 	bl	8007bf6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	699a      	ldr	r2, [r3, #24]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006da4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6999      	ldr	r1, [r3, #24]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	021a      	lsls	r2, r3, #8
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	430a      	orrs	r2, r1
 8006db8:	619a      	str	r2, [r3, #24]
 8006dba:	e040      	b.n	8006e3e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b08      	cmp	r3, #8
 8006dc0:	d11b      	bne.n	8006dfa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006dd2:	f000 ff7d 	bl	8007cd0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69da      	ldr	r2, [r3, #28]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 020c 	bic.w	r2, r2, #12
 8006de4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69d9      	ldr	r1, [r3, #28]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	689a      	ldr	r2, [r3, #8]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	430a      	orrs	r2, r1
 8006df6:	61da      	str	r2, [r3, #28]
 8006df8:	e021      	b.n	8006e3e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b0c      	cmp	r3, #12
 8006dfe:	d11c      	bne.n	8006e3a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006e10:	f000 ff9a 	bl	8007d48 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	69da      	ldr	r2, [r3, #28]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006e22:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	69d9      	ldr	r1, [r3, #28]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	021a      	lsls	r2, r3, #8
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	61da      	str	r2, [r3, #28]
 8006e38:	e001      	b.n	8006e3e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b086      	sub	sp, #24
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d101      	bne.n	8006e6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e6a:	2302      	movs	r3, #2
 8006e6c:	e0ff      	b.n	800706e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2b14      	cmp	r3, #20
 8006e7a:	f200 80f0 	bhi.w	800705e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e84:	08006ed9 	.word	0x08006ed9
 8006e88:	0800705f 	.word	0x0800705f
 8006e8c:	0800705f 	.word	0x0800705f
 8006e90:	0800705f 	.word	0x0800705f
 8006e94:	08006f19 	.word	0x08006f19
 8006e98:	0800705f 	.word	0x0800705f
 8006e9c:	0800705f 	.word	0x0800705f
 8006ea0:	0800705f 	.word	0x0800705f
 8006ea4:	08006f5b 	.word	0x08006f5b
 8006ea8:	0800705f 	.word	0x0800705f
 8006eac:	0800705f 	.word	0x0800705f
 8006eb0:	0800705f 	.word	0x0800705f
 8006eb4:	08006f9b 	.word	0x08006f9b
 8006eb8:	0800705f 	.word	0x0800705f
 8006ebc:	0800705f 	.word	0x0800705f
 8006ec0:	0800705f 	.word	0x0800705f
 8006ec4:	08006fdd 	.word	0x08006fdd
 8006ec8:	0800705f 	.word	0x0800705f
 8006ecc:	0800705f 	.word	0x0800705f
 8006ed0:	0800705f 	.word	0x0800705f
 8006ed4:	0800701d 	.word	0x0800701d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68b9      	ldr	r1, [r7, #8]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fabc 	bl	800745c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	699a      	ldr	r2, [r3, #24]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0208 	orr.w	r2, r2, #8
 8006ef2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	699a      	ldr	r2, [r3, #24]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f022 0204 	bic.w	r2, r2, #4
 8006f02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6999      	ldr	r1, [r3, #24]
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	691a      	ldr	r2, [r3, #16]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	619a      	str	r2, [r3, #24]
      break;
 8006f16:	e0a5      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68b9      	ldr	r1, [r7, #8]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fb36 	bl	8007590 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	699a      	ldr	r2, [r3, #24]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699a      	ldr	r2, [r3, #24]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6999      	ldr	r1, [r3, #24]
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	021a      	lsls	r2, r3, #8
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	619a      	str	r2, [r3, #24]
      break;
 8006f58:	e084      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68b9      	ldr	r1, [r7, #8]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f000 fba9 	bl	80076b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69da      	ldr	r2, [r3, #28]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f042 0208 	orr.w	r2, r2, #8
 8006f74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	69da      	ldr	r2, [r3, #28]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 0204 	bic.w	r2, r2, #4
 8006f84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	69d9      	ldr	r1, [r3, #28]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	691a      	ldr	r2, [r3, #16]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	61da      	str	r2, [r3, #28]
      break;
 8006f98:	e064      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68b9      	ldr	r1, [r7, #8]
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 fc1b 	bl	80077dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	69da      	ldr	r2, [r3, #28]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69da      	ldr	r2, [r3, #28]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	69d9      	ldr	r1, [r3, #28]
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	021a      	lsls	r2, r3, #8
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	61da      	str	r2, [r3, #28]
      break;
 8006fda:	e043      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68b9      	ldr	r1, [r7, #8]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 fc8e 	bl	8007904 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0208 	orr.w	r2, r2, #8
 8006ff6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 0204 	bic.w	r2, r2, #4
 8007006:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	691a      	ldr	r2, [r3, #16]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800701a:	e023      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68b9      	ldr	r1, [r7, #8]
 8007022:	4618      	mov	r0, r3
 8007024:	f000 fcd8 	bl	80079d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007036:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007046:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	021a      	lsls	r2, r3, #8
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	430a      	orrs	r2, r1
 800705a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800705c:	e002      	b.n	8007064 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	75fb      	strb	r3, [r7, #23]
      break;
 8007062:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800706c:	7dfb      	ldrb	r3, [r7, #23]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3718      	adds	r7, #24
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop

08007078 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007082:	2300      	movs	r3, #0
 8007084:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800708c:	2b01      	cmp	r3, #1
 800708e:	d101      	bne.n	8007094 <HAL_TIM_ConfigClockSource+0x1c>
 8007090:	2302      	movs	r3, #2
 8007092:	e0f6      	b.n	8007282 <HAL_TIM_ConfigClockSource+0x20a>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80070b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80070b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a6f      	ldr	r2, [pc, #444]	@ (800728c <HAL_TIM_ConfigClockSource+0x214>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	f000 80c1 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 80070d4:	4a6d      	ldr	r2, [pc, #436]	@ (800728c <HAL_TIM_ConfigClockSource+0x214>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	f200 80c6 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 80070dc:	4a6c      	ldr	r2, [pc, #432]	@ (8007290 <HAL_TIM_ConfigClockSource+0x218>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	f000 80b9 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 80070e4:	4a6a      	ldr	r2, [pc, #424]	@ (8007290 <HAL_TIM_ConfigClockSource+0x218>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	f200 80be 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 80070ec:	4a69      	ldr	r2, [pc, #420]	@ (8007294 <HAL_TIM_ConfigClockSource+0x21c>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	f000 80b1 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 80070f4:	4a67      	ldr	r2, [pc, #412]	@ (8007294 <HAL_TIM_ConfigClockSource+0x21c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	f200 80b6 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 80070fc:	4a66      	ldr	r2, [pc, #408]	@ (8007298 <HAL_TIM_ConfigClockSource+0x220>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	f000 80a9 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007104:	4a64      	ldr	r2, [pc, #400]	@ (8007298 <HAL_TIM_ConfigClockSource+0x220>)
 8007106:	4293      	cmp	r3, r2
 8007108:	f200 80ae 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800710c:	4a63      	ldr	r2, [pc, #396]	@ (800729c <HAL_TIM_ConfigClockSource+0x224>)
 800710e:	4293      	cmp	r3, r2
 8007110:	f000 80a1 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007114:	4a61      	ldr	r2, [pc, #388]	@ (800729c <HAL_TIM_ConfigClockSource+0x224>)
 8007116:	4293      	cmp	r3, r2
 8007118:	f200 80a6 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800711c:	4a60      	ldr	r2, [pc, #384]	@ (80072a0 <HAL_TIM_ConfigClockSource+0x228>)
 800711e:	4293      	cmp	r3, r2
 8007120:	f000 8099 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007124:	4a5e      	ldr	r2, [pc, #376]	@ (80072a0 <HAL_TIM_ConfigClockSource+0x228>)
 8007126:	4293      	cmp	r3, r2
 8007128:	f200 809e 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800712c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007130:	f000 8091 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007134:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007138:	f200 8096 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800713c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007140:	f000 8089 	beq.w	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007144:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007148:	f200 808e 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800714c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007150:	d03e      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0x158>
 8007152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007156:	f200 8087 	bhi.w	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 800715a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800715e:	f000 8086 	beq.w	800726e <HAL_TIM_ConfigClockSource+0x1f6>
 8007162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007166:	d87f      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007168:	2b70      	cmp	r3, #112	@ 0x70
 800716a:	d01a      	beq.n	80071a2 <HAL_TIM_ConfigClockSource+0x12a>
 800716c:	2b70      	cmp	r3, #112	@ 0x70
 800716e:	d87b      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007170:	2b60      	cmp	r3, #96	@ 0x60
 8007172:	d050      	beq.n	8007216 <HAL_TIM_ConfigClockSource+0x19e>
 8007174:	2b60      	cmp	r3, #96	@ 0x60
 8007176:	d877      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007178:	2b50      	cmp	r3, #80	@ 0x50
 800717a:	d03c      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0x17e>
 800717c:	2b50      	cmp	r3, #80	@ 0x50
 800717e:	d873      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007180:	2b40      	cmp	r3, #64	@ 0x40
 8007182:	d058      	beq.n	8007236 <HAL_TIM_ConfigClockSource+0x1be>
 8007184:	2b40      	cmp	r3, #64	@ 0x40
 8007186:	d86f      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007188:	2b30      	cmp	r3, #48	@ 0x30
 800718a:	d064      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 800718c:	2b30      	cmp	r3, #48	@ 0x30
 800718e:	d86b      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007190:	2b20      	cmp	r3, #32
 8007192:	d060      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 8007194:	2b20      	cmp	r3, #32
 8007196:	d867      	bhi.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d05c      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 800719c:	2b10      	cmp	r3, #16
 800719e:	d05a      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0x1de>
 80071a0:	e062      	b.n	8007268 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071b2:	f000 fe23 	bl	8007dfc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80071c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	609a      	str	r2, [r3, #8]
      break;
 80071ce:	e04f      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071e0:	f000 fe0c 	bl	8007dfc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071f2:	609a      	str	r2, [r3, #8]
      break;
 80071f4:	e03c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007202:	461a      	mov	r2, r3
 8007204:	f000 fcc8 	bl	8007b98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2150      	movs	r1, #80	@ 0x50
 800720e:	4618      	mov	r0, r3
 8007210:	f000 fdd7 	bl	8007dc2 <TIM_ITRx_SetConfig>
      break;
 8007214:	e02c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007222:	461a      	mov	r2, r3
 8007224:	f000 fd24 	bl	8007c70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2160      	movs	r1, #96	@ 0x60
 800722e:	4618      	mov	r0, r3
 8007230:	f000 fdc7 	bl	8007dc2 <TIM_ITRx_SetConfig>
      break;
 8007234:	e01c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007242:	461a      	mov	r2, r3
 8007244:	f000 fca8 	bl	8007b98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2140      	movs	r1, #64	@ 0x40
 800724e:	4618      	mov	r0, r3
 8007250:	f000 fdb7 	bl	8007dc2 <TIM_ITRx_SetConfig>
      break;
 8007254:	e00c      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f000 fdae 	bl	8007dc2 <TIM_ITRx_SetConfig>
      break;
 8007266:	e003      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	73fb      	strb	r3, [r7, #15]
      break;
 800726c:	e000      	b.n	8007270 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800726e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007280:	7bfb      	ldrb	r3, [r7, #15]
}
 8007282:	4618      	mov	r0, r3
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	00100070 	.word	0x00100070
 8007290:	00100060 	.word	0x00100060
 8007294:	00100050 	.word	0x00100050
 8007298:	00100040 	.word	0x00100040
 800729c:	00100030 	.word	0x00100030
 80072a0:	00100020 	.word	0x00100020

080072a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a4c      	ldr	r2, [pc, #304]	@ (8007438 <TIM_Base_SetConfig+0x144>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d017      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007312:	d013      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a49      	ldr	r2, [pc, #292]	@ (800743c <TIM_Base_SetConfig+0x148>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d00f      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a48      	ldr	r2, [pc, #288]	@ (8007440 <TIM_Base_SetConfig+0x14c>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d00b      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a47      	ldr	r2, [pc, #284]	@ (8007444 <TIM_Base_SetConfig+0x150>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d007      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a46      	ldr	r2, [pc, #280]	@ (8007448 <TIM_Base_SetConfig+0x154>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d003      	beq.n	800733c <TIM_Base_SetConfig+0x48>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a45      	ldr	r2, [pc, #276]	@ (800744c <TIM_Base_SetConfig+0x158>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d108      	bne.n	800734e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a39      	ldr	r2, [pc, #228]	@ (8007438 <TIM_Base_SetConfig+0x144>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d023      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735c:	d01f      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a36      	ldr	r2, [pc, #216]	@ (800743c <TIM_Base_SetConfig+0x148>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d01b      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a35      	ldr	r2, [pc, #212]	@ (8007440 <TIM_Base_SetConfig+0x14c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d017      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a34      	ldr	r2, [pc, #208]	@ (8007444 <TIM_Base_SetConfig+0x150>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d013      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a33      	ldr	r2, [pc, #204]	@ (8007448 <TIM_Base_SetConfig+0x154>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00f      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a33      	ldr	r2, [pc, #204]	@ (8007450 <TIM_Base_SetConfig+0x15c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00b      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a32      	ldr	r2, [pc, #200]	@ (8007454 <TIM_Base_SetConfig+0x160>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d007      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a31      	ldr	r2, [pc, #196]	@ (8007458 <TIM_Base_SetConfig+0x164>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d003      	beq.n	800739e <TIM_Base_SetConfig+0xaa>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a2c      	ldr	r2, [pc, #176]	@ (800744c <TIM_Base_SetConfig+0x158>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d108      	bne.n	80073b0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a18      	ldr	r2, [pc, #96]	@ (8007438 <TIM_Base_SetConfig+0x144>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d013      	beq.n	8007404 <TIM_Base_SetConfig+0x110>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a1a      	ldr	r2, [pc, #104]	@ (8007448 <TIM_Base_SetConfig+0x154>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d00f      	beq.n	8007404 <TIM_Base_SetConfig+0x110>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007450 <TIM_Base_SetConfig+0x15c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d00b      	beq.n	8007404 <TIM_Base_SetConfig+0x110>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a19      	ldr	r2, [pc, #100]	@ (8007454 <TIM_Base_SetConfig+0x160>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d007      	beq.n	8007404 <TIM_Base_SetConfig+0x110>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a18      	ldr	r2, [pc, #96]	@ (8007458 <TIM_Base_SetConfig+0x164>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d003      	beq.n	8007404 <TIM_Base_SetConfig+0x110>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a13      	ldr	r2, [pc, #76]	@ (800744c <TIM_Base_SetConfig+0x158>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d103      	bne.n	800740c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	691a      	ldr	r2, [r3, #16]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	f003 0301 	and.w	r3, r3, #1
 800741a:	2b01      	cmp	r3, #1
 800741c:	d105      	bne.n	800742a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f023 0201 	bic.w	r2, r3, #1
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	611a      	str	r2, [r3, #16]
  }
}
 800742a:	bf00      	nop
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop
 8007438:	40012c00 	.word	0x40012c00
 800743c:	40000400 	.word	0x40000400
 8007440:	40000800 	.word	0x40000800
 8007444:	40000c00 	.word	0x40000c00
 8007448:	40013400 	.word	0x40013400
 800744c:	40015000 	.word	0x40015000
 8007450:	40014000 	.word	0x40014000
 8007454:	40014400 	.word	0x40014400
 8007458:	40014800 	.word	0x40014800

0800745c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800745c:	b480      	push	{r7}
 800745e:	b087      	sub	sp, #28
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	f023 0201 	bic.w	r2, r3, #1
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800748a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800748e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f023 0302 	bic.w	r3, r3, #2
 80074a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a30      	ldr	r2, [pc, #192]	@ (8007578 <TIM_OC1_SetConfig+0x11c>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d013      	beq.n	80074e4 <TIM_OC1_SetConfig+0x88>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a2f      	ldr	r2, [pc, #188]	@ (800757c <TIM_OC1_SetConfig+0x120>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d00f      	beq.n	80074e4 <TIM_OC1_SetConfig+0x88>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	4a2e      	ldr	r2, [pc, #184]	@ (8007580 <TIM_OC1_SetConfig+0x124>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d00b      	beq.n	80074e4 <TIM_OC1_SetConfig+0x88>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a2d      	ldr	r2, [pc, #180]	@ (8007584 <TIM_OC1_SetConfig+0x128>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d007      	beq.n	80074e4 <TIM_OC1_SetConfig+0x88>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a2c      	ldr	r2, [pc, #176]	@ (8007588 <TIM_OC1_SetConfig+0x12c>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <TIM_OC1_SetConfig+0x88>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a2b      	ldr	r2, [pc, #172]	@ (800758c <TIM_OC1_SetConfig+0x130>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d10c      	bne.n	80074fe <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f023 0308 	bic.w	r3, r3, #8
 80074ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	f023 0304 	bic.w	r3, r3, #4
 80074fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a1d      	ldr	r2, [pc, #116]	@ (8007578 <TIM_OC1_SetConfig+0x11c>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d013      	beq.n	800752e <TIM_OC1_SetConfig+0xd2>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a1c      	ldr	r2, [pc, #112]	@ (800757c <TIM_OC1_SetConfig+0x120>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d00f      	beq.n	800752e <TIM_OC1_SetConfig+0xd2>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a1b      	ldr	r2, [pc, #108]	@ (8007580 <TIM_OC1_SetConfig+0x124>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00b      	beq.n	800752e <TIM_OC1_SetConfig+0xd2>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a1a      	ldr	r2, [pc, #104]	@ (8007584 <TIM_OC1_SetConfig+0x128>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d007      	beq.n	800752e <TIM_OC1_SetConfig+0xd2>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a19      	ldr	r2, [pc, #100]	@ (8007588 <TIM_OC1_SetConfig+0x12c>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d003      	beq.n	800752e <TIM_OC1_SetConfig+0xd2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a18      	ldr	r2, [pc, #96]	@ (800758c <TIM_OC1_SetConfig+0x130>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d111      	bne.n	8007552 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800753c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	693a      	ldr	r2, [r7, #16]
 8007544:	4313      	orrs	r3, r2
 8007546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	4313      	orrs	r3, r2
 8007550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	685a      	ldr	r2, [r3, #4]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	697a      	ldr	r2, [r7, #20]
 800756a:	621a      	str	r2, [r3, #32]
}
 800756c:	bf00      	nop
 800756e:	371c      	adds	r7, #28
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	40012c00 	.word	0x40012c00
 800757c:	40013400 	.word	0x40013400
 8007580:	40014000 	.word	0x40014000
 8007584:	40014400 	.word	0x40014400
 8007588:	40014800 	.word	0x40014800
 800758c:	40015000 	.word	0x40015000

08007590 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	f023 0210 	bic.w	r2, r3, #16
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	021b      	lsls	r3, r3, #8
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f023 0320 	bic.w	r3, r3, #32
 80075de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	011b      	lsls	r3, r3, #4
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a2c      	ldr	r2, [pc, #176]	@ (80076a0 <TIM_OC2_SetConfig+0x110>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d007      	beq.n	8007604 <TIM_OC2_SetConfig+0x74>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a2b      	ldr	r2, [pc, #172]	@ (80076a4 <TIM_OC2_SetConfig+0x114>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d003      	beq.n	8007604 <TIM_OC2_SetConfig+0x74>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a2a      	ldr	r2, [pc, #168]	@ (80076a8 <TIM_OC2_SetConfig+0x118>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d10d      	bne.n	8007620 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800760a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4313      	orrs	r3, r2
 8007616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800761e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a1f      	ldr	r2, [pc, #124]	@ (80076a0 <TIM_OC2_SetConfig+0x110>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d013      	beq.n	8007650 <TIM_OC2_SetConfig+0xc0>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a1e      	ldr	r2, [pc, #120]	@ (80076a4 <TIM_OC2_SetConfig+0x114>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d00f      	beq.n	8007650 <TIM_OC2_SetConfig+0xc0>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a1e      	ldr	r2, [pc, #120]	@ (80076ac <TIM_OC2_SetConfig+0x11c>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00b      	beq.n	8007650 <TIM_OC2_SetConfig+0xc0>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a1d      	ldr	r2, [pc, #116]	@ (80076b0 <TIM_OC2_SetConfig+0x120>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d007      	beq.n	8007650 <TIM_OC2_SetConfig+0xc0>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a1c      	ldr	r2, [pc, #112]	@ (80076b4 <TIM_OC2_SetConfig+0x124>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d003      	beq.n	8007650 <TIM_OC2_SetConfig+0xc0>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a17      	ldr	r2, [pc, #92]	@ (80076a8 <TIM_OC2_SetConfig+0x118>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d113      	bne.n	8007678 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800765e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	693a      	ldr	r2, [r7, #16]
 8007668:	4313      	orrs	r3, r2
 800766a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4313      	orrs	r3, r2
 8007676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	621a      	str	r2, [r3, #32]
}
 8007692:	bf00      	nop
 8007694:	371c      	adds	r7, #28
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	40012c00 	.word	0x40012c00
 80076a4:	40013400 	.word	0x40013400
 80076a8:	40015000 	.word	0x40015000
 80076ac:	40014000 	.word	0x40014000
 80076b0:	40014400 	.word	0x40014400
 80076b4:	40014800 	.word	0x40014800

080076b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f023 0303 	bic.w	r3, r3, #3
 80076f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	021b      	lsls	r3, r3, #8
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2b      	ldr	r2, [pc, #172]	@ (80077c4 <TIM_OC3_SetConfig+0x10c>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d007      	beq.n	800772a <TIM_OC3_SetConfig+0x72>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a2a      	ldr	r2, [pc, #168]	@ (80077c8 <TIM_OC3_SetConfig+0x110>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d003      	beq.n	800772a <TIM_OC3_SetConfig+0x72>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a29      	ldr	r2, [pc, #164]	@ (80077cc <TIM_OC3_SetConfig+0x114>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d10d      	bne.n	8007746 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007730:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	021b      	lsls	r3, r3, #8
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	4313      	orrs	r3, r2
 800773c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007744:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a1e      	ldr	r2, [pc, #120]	@ (80077c4 <TIM_OC3_SetConfig+0x10c>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d013      	beq.n	8007776 <TIM_OC3_SetConfig+0xbe>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a1d      	ldr	r2, [pc, #116]	@ (80077c8 <TIM_OC3_SetConfig+0x110>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d00f      	beq.n	8007776 <TIM_OC3_SetConfig+0xbe>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a1d      	ldr	r2, [pc, #116]	@ (80077d0 <TIM_OC3_SetConfig+0x118>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d00b      	beq.n	8007776 <TIM_OC3_SetConfig+0xbe>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a1c      	ldr	r2, [pc, #112]	@ (80077d4 <TIM_OC3_SetConfig+0x11c>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d007      	beq.n	8007776 <TIM_OC3_SetConfig+0xbe>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a1b      	ldr	r2, [pc, #108]	@ (80077d8 <TIM_OC3_SetConfig+0x120>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d003      	beq.n	8007776 <TIM_OC3_SetConfig+0xbe>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a16      	ldr	r2, [pc, #88]	@ (80077cc <TIM_OC3_SetConfig+0x114>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d113      	bne.n	800779e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800777c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007784:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	695b      	ldr	r3, [r3, #20]
 800778a:	011b      	lsls	r3, r3, #4
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	4313      	orrs	r3, r2
 8007790:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	699b      	ldr	r3, [r3, #24]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	693a      	ldr	r2, [r7, #16]
 800779a:	4313      	orrs	r3, r2
 800779c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	697a      	ldr	r2, [r7, #20]
 80077b6:	621a      	str	r2, [r3, #32]
}
 80077b8:	bf00      	nop
 80077ba:	371c      	adds	r7, #28
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	40012c00 	.word	0x40012c00
 80077c8:	40013400 	.word	0x40013400
 80077cc:	40015000 	.word	0x40015000
 80077d0:	40014000 	.word	0x40014000
 80077d4:	40014400 	.word	0x40014400
 80077d8:	40014800 	.word	0x40014800

080077dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077dc:	b480      	push	{r7}
 80077de:	b087      	sub	sp, #28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6a1b      	ldr	r3, [r3, #32]
 80077f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	69db      	ldr	r3, [r3, #28]
 8007802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800780a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800780e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	4313      	orrs	r3, r2
 8007822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800782a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	031b      	lsls	r3, r3, #12
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	4313      	orrs	r3, r2
 8007836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a2c      	ldr	r2, [pc, #176]	@ (80078ec <TIM_OC4_SetConfig+0x110>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d007      	beq.n	8007850 <TIM_OC4_SetConfig+0x74>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a2b      	ldr	r2, [pc, #172]	@ (80078f0 <TIM_OC4_SetConfig+0x114>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d003      	beq.n	8007850 <TIM_OC4_SetConfig+0x74>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a2a      	ldr	r2, [pc, #168]	@ (80078f4 <TIM_OC4_SetConfig+0x118>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d10d      	bne.n	800786c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	031b      	lsls	r3, r3, #12
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	4313      	orrs	r3, r2
 8007862:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800786a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a1f      	ldr	r2, [pc, #124]	@ (80078ec <TIM_OC4_SetConfig+0x110>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d013      	beq.n	800789c <TIM_OC4_SetConfig+0xc0>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a1e      	ldr	r2, [pc, #120]	@ (80078f0 <TIM_OC4_SetConfig+0x114>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d00f      	beq.n	800789c <TIM_OC4_SetConfig+0xc0>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a1e      	ldr	r2, [pc, #120]	@ (80078f8 <TIM_OC4_SetConfig+0x11c>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d00b      	beq.n	800789c <TIM_OC4_SetConfig+0xc0>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a1d      	ldr	r2, [pc, #116]	@ (80078fc <TIM_OC4_SetConfig+0x120>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d007      	beq.n	800789c <TIM_OC4_SetConfig+0xc0>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a1c      	ldr	r2, [pc, #112]	@ (8007900 <TIM_OC4_SetConfig+0x124>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d003      	beq.n	800789c <TIM_OC4_SetConfig+0xc0>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a17      	ldr	r2, [pc, #92]	@ (80078f4 <TIM_OC4_SetConfig+0x118>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d113      	bne.n	80078c4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80078aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	695b      	ldr	r3, [r3, #20]
 80078b0:	019b      	lsls	r3, r3, #6
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	019b      	lsls	r3, r3, #6
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	621a      	str	r2, [r3, #32]
}
 80078de:	bf00      	nop
 80078e0:	371c      	adds	r7, #28
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	40012c00 	.word	0x40012c00
 80078f0:	40013400 	.word	0x40013400
 80078f4:	40015000 	.word	0x40015000
 80078f8:	40014000 	.word	0x40014000
 80078fc:	40014400 	.word	0x40014400
 8007900:	40014800 	.word	0x40014800

08007904 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007904:	b480      	push	{r7}
 8007906:	b087      	sub	sp, #28
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a1b      	ldr	r3, [r3, #32]
 8007918:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	4313      	orrs	r3, r2
 8007940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007948:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	041b      	lsls	r3, r3, #16
 8007950:	693a      	ldr	r2, [r7, #16]
 8007952:	4313      	orrs	r3, r2
 8007954:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a19      	ldr	r2, [pc, #100]	@ (80079c0 <TIM_OC5_SetConfig+0xbc>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d013      	beq.n	8007986 <TIM_OC5_SetConfig+0x82>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a18      	ldr	r2, [pc, #96]	@ (80079c4 <TIM_OC5_SetConfig+0xc0>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d00f      	beq.n	8007986 <TIM_OC5_SetConfig+0x82>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a17      	ldr	r2, [pc, #92]	@ (80079c8 <TIM_OC5_SetConfig+0xc4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d00b      	beq.n	8007986 <TIM_OC5_SetConfig+0x82>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a16      	ldr	r2, [pc, #88]	@ (80079cc <TIM_OC5_SetConfig+0xc8>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d007      	beq.n	8007986 <TIM_OC5_SetConfig+0x82>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a15      	ldr	r2, [pc, #84]	@ (80079d0 <TIM_OC5_SetConfig+0xcc>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d003      	beq.n	8007986 <TIM_OC5_SetConfig+0x82>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a14      	ldr	r2, [pc, #80]	@ (80079d4 <TIM_OC5_SetConfig+0xd0>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d109      	bne.n	800799a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800798c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	695b      	ldr	r3, [r3, #20]
 8007992:	021b      	lsls	r3, r3, #8
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	621a      	str	r2, [r3, #32]
}
 80079b4:	bf00      	nop
 80079b6:	371c      	adds	r7, #28
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr
 80079c0:	40012c00 	.word	0x40012c00
 80079c4:	40013400 	.word	0x40013400
 80079c8:	40014000 	.word	0x40014000
 80079cc:	40014400 	.word	0x40014400
 80079d0:	40014800 	.word	0x40014800
 80079d4:	40015000 	.word	0x40015000

080079d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	021b      	lsls	r3, r3, #8
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007a1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	051b      	lsls	r3, r3, #20
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007a98 <TIM_OC6_SetConfig+0xc0>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d013      	beq.n	8007a5c <TIM_OC6_SetConfig+0x84>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a19      	ldr	r2, [pc, #100]	@ (8007a9c <TIM_OC6_SetConfig+0xc4>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d00f      	beq.n	8007a5c <TIM_OC6_SetConfig+0x84>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a18      	ldr	r2, [pc, #96]	@ (8007aa0 <TIM_OC6_SetConfig+0xc8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00b      	beq.n	8007a5c <TIM_OC6_SetConfig+0x84>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a17      	ldr	r2, [pc, #92]	@ (8007aa4 <TIM_OC6_SetConfig+0xcc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d007      	beq.n	8007a5c <TIM_OC6_SetConfig+0x84>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a16      	ldr	r2, [pc, #88]	@ (8007aa8 <TIM_OC6_SetConfig+0xd0>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d003      	beq.n	8007a5c <TIM_OC6_SetConfig+0x84>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a15      	ldr	r2, [pc, #84]	@ (8007aac <TIM_OC6_SetConfig+0xd4>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d109      	bne.n	8007a70 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	695b      	ldr	r3, [r3, #20]
 8007a68:	029b      	lsls	r3, r3, #10
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	621a      	str	r2, [r3, #32]
}
 8007a8a:	bf00      	nop
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	40012c00 	.word	0x40012c00
 8007a9c:	40013400 	.word	0x40013400
 8007aa0:	40014000 	.word	0x40014000
 8007aa4:	40014400 	.word	0x40014400
 8007aa8:	40014800 	.word	0x40014800
 8007aac:	40015000 	.word	0x40015000

08007ab0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
 8007abc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6a1b      	ldr	r3, [r3, #32]
 8007ac8:	f023 0201 	bic.w	r2, r3, #1
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	4a28      	ldr	r2, [pc, #160]	@ (8007b7c <TIM_TI1_SetConfig+0xcc>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d01b      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ae4:	d017      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	4a25      	ldr	r2, [pc, #148]	@ (8007b80 <TIM_TI1_SetConfig+0xd0>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d013      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	4a24      	ldr	r2, [pc, #144]	@ (8007b84 <TIM_TI1_SetConfig+0xd4>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d00f      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	4a23      	ldr	r2, [pc, #140]	@ (8007b88 <TIM_TI1_SetConfig+0xd8>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d00b      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4a22      	ldr	r2, [pc, #136]	@ (8007b8c <TIM_TI1_SetConfig+0xdc>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d007      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	4a21      	ldr	r2, [pc, #132]	@ (8007b90 <TIM_TI1_SetConfig+0xe0>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d003      	beq.n	8007b16 <TIM_TI1_SetConfig+0x66>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	4a20      	ldr	r2, [pc, #128]	@ (8007b94 <TIM_TI1_SetConfig+0xe4>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d101      	bne.n	8007b1a <TIM_TI1_SetConfig+0x6a>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e000      	b.n	8007b1c <TIM_TI1_SetConfig+0x6c>
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d008      	beq.n	8007b32 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f023 0303 	bic.w	r3, r3, #3
 8007b26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	617b      	str	r3, [r7, #20]
 8007b30:	e003      	b.n	8007b3a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f043 0301 	orr.w	r3, r3, #1
 8007b38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	f023 030a 	bic.w	r3, r3, #10
 8007b54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	f003 030a 	and.w	r3, r3, #10
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	621a      	str	r2, [r3, #32]
}
 8007b6e:	bf00      	nop
 8007b70:	371c      	adds	r7, #28
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	40012c00 	.word	0x40012c00
 8007b80:	40000400 	.word	0x40000400
 8007b84:	40000800 	.word	0x40000800
 8007b88:	40000c00 	.word	0x40000c00
 8007b8c:	40013400 	.word	0x40013400
 8007b90:	40014000 	.word	0x40014000
 8007b94:	40015000 	.word	0x40015000

08007b98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b087      	sub	sp, #28
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
 8007ba8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	f023 0201 	bic.w	r2, r3, #1
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	011b      	lsls	r3, r3, #4
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	f023 030a 	bic.w	r3, r3, #10
 8007bd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b087      	sub	sp, #28
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	607a      	str	r2, [r7, #4]
 8007c02:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6a1b      	ldr	r3, [r3, #32]
 8007c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	f023 0210 	bic.w	r2, r3, #16
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	021b      	lsls	r3, r3, #8
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	031b      	lsls	r3, r3, #12
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c48:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	621a      	str	r2, [r3, #32]
}
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a1b      	ldr	r3, [r3, #32]
 8007c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	f023 0210 	bic.w	r2, r3, #16
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	031b      	lsls	r3, r3, #12
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	621a      	str	r2, [r3, #32]
}
 8007cc4:	bf00      	nop
 8007cc6:	371c      	adds	r7, #28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b087      	sub	sp, #28
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6a1b      	ldr	r3, [r3, #32]
 8007ce8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	69db      	ldr	r3, [r3, #28]
 8007cf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d0c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	011b      	lsls	r3, r3, #4
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007d20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	021b      	lsls	r3, r3, #8
 8007d26:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	621a      	str	r2, [r3, #32]
}
 8007d3c:	bf00      	nop
 8007d3e:	371c      	adds	r7, #28
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr

08007d48 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6a1b      	ldr	r3, [r3, #32]
 8007d60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	69db      	ldr	r3, [r3, #28]
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	021b      	lsls	r3, r3, #8
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	031b      	lsls	r3, r3, #12
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007d9a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	031b      	lsls	r3, r3, #12
 8007da0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	693a      	ldr	r2, [r7, #16]
 8007dae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	621a      	str	r2, [r3, #32]
}
 8007db6:	bf00      	nop
 8007db8:	371c      	adds	r7, #28
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dc2:	b480      	push	{r7}
 8007dc4:	b085      	sub	sp, #20
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
 8007dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007dd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ddc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007dde:	683a      	ldr	r2, [r7, #0]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	f043 0307 	orr.w	r3, r3, #7
 8007de8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	609a      	str	r2, [r3, #8]
}
 8007df0:	bf00      	nop
 8007df2:	3714      	adds	r7, #20
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
 8007e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	021a      	lsls	r2, r3, #8
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	431a      	orrs	r2, r3
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	609a      	str	r2, [r3, #8]
}
 8007e30:	bf00      	nop
 8007e32:	371c      	adds	r7, #28
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b087      	sub	sp, #28
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f003 031f 	and.w	r3, r3, #31
 8007e4e:	2201      	movs	r2, #1
 8007e50:	fa02 f303 	lsl.w	r3, r2, r3
 8007e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	6a1a      	ldr	r2, [r3, #32]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	43db      	mvns	r3, r3
 8007e5e:	401a      	ands	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6a1a      	ldr	r2, [r3, #32]
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	f003 031f 	and.w	r3, r3, #31
 8007e6e:	6879      	ldr	r1, [r7, #4]
 8007e70:	fa01 f303 	lsl.w	r3, r1, r3
 8007e74:	431a      	orrs	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	621a      	str	r2, [r3, #32]
}
 8007e7a:	bf00      	nop
 8007e7c:	371c      	adds	r7, #28
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
	...

08007e88 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d109      	bne.n	8007eac <HAL_TIMEx_PWMN_Start+0x24>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	bf14      	ite	ne
 8007ea4:	2301      	movne	r3, #1
 8007ea6:	2300      	moveq	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	e022      	b.n	8007ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	2b04      	cmp	r3, #4
 8007eb0:	d109      	bne.n	8007ec6 <HAL_TIMEx_PWMN_Start+0x3e>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	bf14      	ite	ne
 8007ebe:	2301      	movne	r3, #1
 8007ec0:	2300      	moveq	r3, #0
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	e015      	b.n	8007ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d109      	bne.n	8007ee0 <HAL_TIMEx_PWMN_Start+0x58>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	bf14      	ite	ne
 8007ed8:	2301      	movne	r3, #1
 8007eda:	2300      	moveq	r3, #0
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	e008      	b.n	8007ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	bf14      	ite	ne
 8007eec:	2301      	movne	r3, #1
 8007eee:	2300      	moveq	r3, #0
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d001      	beq.n	8007efa <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e073      	b.n	8007fe2 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d104      	bne.n	8007f0a <HAL_TIMEx_PWMN_Start+0x82>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f08:	e013      	b.n	8007f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b04      	cmp	r3, #4
 8007f0e:	d104      	bne.n	8007f1a <HAL_TIMEx_PWMN_Start+0x92>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2202      	movs	r2, #2
 8007f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f18:	e00b      	b.n	8007f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	2b08      	cmp	r3, #8
 8007f1e:	d104      	bne.n	8007f2a <HAL_TIMEx_PWMN_Start+0xa2>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2202      	movs	r2, #2
 8007f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f28:	e003      	b.n	8007f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2204      	movs	r2, #4
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f000 f9d6 	bl	80082ec <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f4e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a25      	ldr	r2, [pc, #148]	@ (8007fec <HAL_TIMEx_PWMN_Start+0x164>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d022      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f62:	d01d      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a21      	ldr	r2, [pc, #132]	@ (8007ff0 <HAL_TIMEx_PWMN_Start+0x168>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d018      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a20      	ldr	r2, [pc, #128]	@ (8007ff4 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d013      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff8 <HAL_TIMEx_PWMN_Start+0x170>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d00e      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a1d      	ldr	r2, [pc, #116]	@ (8007ffc <HAL_TIMEx_PWMN_Start+0x174>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d009      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a1b      	ldr	r2, [pc, #108]	@ (8008000 <HAL_TIMEx_PWMN_Start+0x178>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d004      	beq.n	8007fa0 <HAL_TIMEx_PWMN_Start+0x118>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a1a      	ldr	r2, [pc, #104]	@ (8008004 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d115      	bne.n	8007fcc <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	689a      	ldr	r2, [r3, #8]
 8007fa6:	4b18      	ldr	r3, [pc, #96]	@ (8008008 <HAL_TIMEx_PWMN_Start+0x180>)
 8007fa8:	4013      	ands	r3, r2
 8007faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2b06      	cmp	r3, #6
 8007fb0:	d015      	beq.n	8007fde <HAL_TIMEx_PWMN_Start+0x156>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fb8:	d011      	beq.n	8007fde <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f042 0201 	orr.w	r2, r2, #1
 8007fc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fca:	e008      	b.n	8007fde <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f042 0201 	orr.w	r2, r2, #1
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	e000      	b.n	8007fe0 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3710      	adds	r7, #16
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	40012c00 	.word	0x40012c00
 8007ff0:	40000400 	.word	0x40000400
 8007ff4:	40000800 	.word	0x40000800
 8007ff8:	40000c00 	.word	0x40000c00
 8007ffc:	40013400 	.word	0x40013400
 8008000:	40014000 	.word	0x40014000
 8008004:	40015000 	.word	0x40015000
 8008008:	00010007 	.word	0x00010007

0800800c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800801c:	2b01      	cmp	r3, #1
 800801e:	d101      	bne.n	8008024 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008020:	2302      	movs	r3, #2
 8008022:	e074      	b.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2202      	movs	r2, #2
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a34      	ldr	r2, [pc, #208]	@ (800811c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d009      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a33      	ldr	r2, [pc, #204]	@ (8008120 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d004      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a31      	ldr	r2, [pc, #196]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d108      	bne.n	8008074 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008068:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	4313      	orrs	r3, r2
 8008072:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800807a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800807e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	4313      	orrs	r3, r2
 8008088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a21      	ldr	r2, [pc, #132]	@ (800811c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d022      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080a4:	d01d      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d018      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a1d      	ldr	r2, [pc, #116]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d013      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a1c      	ldr	r2, [pc, #112]	@ (8008130 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d00e      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a15      	ldr	r2, [pc, #84]	@ (8008120 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d009      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a18      	ldr	r2, [pc, #96]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d004      	beq.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a11      	ldr	r2, [pc, #68]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d10c      	bne.n	80080fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68ba      	ldr	r2, [r7, #8]
 80080fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3714      	adds	r7, #20
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	40012c00 	.word	0x40012c00
 8008120:	40013400 	.word	0x40013400
 8008124:	40015000 	.word	0x40015000
 8008128:	40000400 	.word	0x40000400
 800812c:	40000800 	.word	0x40000800
 8008130:	40000c00 	.word	0x40000c00
 8008134:	40014000 	.word	0x40014000

08008138 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800814c:	2b01      	cmp	r3, #1
 800814e:	d101      	bne.n	8008154 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008150:	2302      	movs	r3, #2
 8008152:	e078      	b.n	8008246 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	4313      	orrs	r3, r2
 8008176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	4313      	orrs	r3, r2
 8008184:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4313      	orrs	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	4313      	orrs	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	695b      	ldr	r3, [r3, #20]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	041b      	lsls	r3, r3, #16
 80081ca:	4313      	orrs	r3, r2
 80081cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	69db      	ldr	r3, [r3, #28]
 80081d8:	4313      	orrs	r3, r2
 80081da:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008254 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d009      	beq.n	80081fa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008258 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d004      	beq.n	80081fa <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a19      	ldr	r2, [pc, #100]	@ (800825c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d11c      	bne.n	8008234 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008204:	051b      	lsls	r3, r3, #20
 8008206:	4313      	orrs	r3, r2
 8008208:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	6a1b      	ldr	r3, [r3, #32]
 8008214:	4313      	orrs	r3, r2
 8008216:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008222:	4313      	orrs	r3, r2
 8008224:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008230:	4313      	orrs	r3, r2
 8008232:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3714      	adds	r7, #20
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	40012c00 	.word	0x40012c00
 8008258:	40013400 	.word	0x40013400
 800825c:	40015000 	.word	0x40015000

08008260 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008290:	bf00      	nop
 8008292:	370c      	adds	r7, #12
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80082a4:	bf00      	nop
 80082a6:	370c      	adds	r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80082b8:	bf00      	nop
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80082cc:	bf00      	nop
 80082ce:	370c      	adds	r7, #12
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b087      	sub	sp, #28
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	f003 030f 	and.w	r3, r3, #15
 80082fe:	2204      	movs	r2, #4
 8008300:	fa02 f303 	lsl.w	r3, r2, r3
 8008304:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6a1a      	ldr	r2, [r3, #32]
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	43db      	mvns	r3, r3
 800830e:	401a      	ands	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a1a      	ldr	r2, [r3, #32]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	f003 030f 	and.w	r3, r3, #15
 800831e:	6879      	ldr	r1, [r7, #4]
 8008320:	fa01 f303 	lsl.w	r3, r1, r3
 8008324:	431a      	orrs	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	621a      	str	r2, [r3, #32]
}
 800832a:	bf00      	nop
 800832c:	371c      	adds	r7, #28
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b082      	sub	sp, #8
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d101      	bne.n	8008348 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	e042      	b.n	80083ce <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800834e:	2b00      	cmp	r3, #0
 8008350:	d106      	bne.n	8008360 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f83b 	bl	80083d6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2224      	movs	r2, #36	@ 0x24
 8008364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f022 0201 	bic.w	r2, r2, #1
 8008376:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837c:	2b00      	cmp	r3, #0
 800837e:	d002      	beq.n	8008386 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fb2f 	bl	80089e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f830 	bl	80083ec <UART_SetConfig>
 800838c:	4603      	mov	r3, r0
 800838e:	2b01      	cmp	r3, #1
 8008390:	d101      	bne.n	8008396 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e01b      	b.n	80083ce <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	685a      	ldr	r2, [r3, #4]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80083b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f042 0201 	orr.w	r2, r2, #1
 80083c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fbae 	bl	8008b28 <UART_CheckIdleState>
 80083cc:	4603      	mov	r3, r0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3708      	adds	r7, #8
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80083d6:	b480      	push	{r7}
 80083d8:	b083      	sub	sp, #12
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80083de:	bf00      	nop
 80083e0:	370c      	adds	r7, #12
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
	...

080083ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083f0:	b08c      	sub	sp, #48	@ 0x30
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083f6:	2300      	movs	r3, #0
 80083f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	431a      	orrs	r2, r3
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	431a      	orrs	r2, r3
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	69db      	ldr	r3, [r3, #28]
 8008410:	4313      	orrs	r3, r2
 8008412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	4baa      	ldr	r3, [pc, #680]	@ (80086c4 <UART_SetConfig+0x2d8>)
 800841c:	4013      	ands	r3, r2
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008424:	430b      	orrs	r3, r1
 8008426:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	68da      	ldr	r2, [r3, #12]
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	430a      	orrs	r2, r1
 800843c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a9f      	ldr	r2, [pc, #636]	@ (80086c8 <UART_SetConfig+0x2dc>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d004      	beq.n	8008458 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008454:	4313      	orrs	r3, r2
 8008456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008462:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	6812      	ldr	r2, [r2, #0]
 800846a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800846c:	430b      	orrs	r3, r1
 800846e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008476:	f023 010f 	bic.w	r1, r3, #15
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a90      	ldr	r2, [pc, #576]	@ (80086cc <UART_SetConfig+0x2e0>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d125      	bne.n	80084dc <UART_SetConfig+0xf0>
 8008490:	4b8f      	ldr	r3, [pc, #572]	@ (80086d0 <UART_SetConfig+0x2e4>)
 8008492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008496:	f003 0303 	and.w	r3, r3, #3
 800849a:	2b03      	cmp	r3, #3
 800849c:	d81a      	bhi.n	80084d4 <UART_SetConfig+0xe8>
 800849e:	a201      	add	r2, pc, #4	@ (adr r2, 80084a4 <UART_SetConfig+0xb8>)
 80084a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a4:	080084b5 	.word	0x080084b5
 80084a8:	080084c5 	.word	0x080084c5
 80084ac:	080084bd 	.word	0x080084bd
 80084b0:	080084cd 	.word	0x080084cd
 80084b4:	2301      	movs	r3, #1
 80084b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ba:	e116      	b.n	80086ea <UART_SetConfig+0x2fe>
 80084bc:	2302      	movs	r3, #2
 80084be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084c2:	e112      	b.n	80086ea <UART_SetConfig+0x2fe>
 80084c4:	2304      	movs	r3, #4
 80084c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ca:	e10e      	b.n	80086ea <UART_SetConfig+0x2fe>
 80084cc:	2308      	movs	r3, #8
 80084ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084d2:	e10a      	b.n	80086ea <UART_SetConfig+0x2fe>
 80084d4:	2310      	movs	r3, #16
 80084d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084da:	e106      	b.n	80086ea <UART_SetConfig+0x2fe>
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a7c      	ldr	r2, [pc, #496]	@ (80086d4 <UART_SetConfig+0x2e8>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d138      	bne.n	8008558 <UART_SetConfig+0x16c>
 80084e6:	4b7a      	ldr	r3, [pc, #488]	@ (80086d0 <UART_SetConfig+0x2e4>)
 80084e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ec:	f003 030c 	and.w	r3, r3, #12
 80084f0:	2b0c      	cmp	r3, #12
 80084f2:	d82d      	bhi.n	8008550 <UART_SetConfig+0x164>
 80084f4:	a201      	add	r2, pc, #4	@ (adr r2, 80084fc <UART_SetConfig+0x110>)
 80084f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084fa:	bf00      	nop
 80084fc:	08008531 	.word	0x08008531
 8008500:	08008551 	.word	0x08008551
 8008504:	08008551 	.word	0x08008551
 8008508:	08008551 	.word	0x08008551
 800850c:	08008541 	.word	0x08008541
 8008510:	08008551 	.word	0x08008551
 8008514:	08008551 	.word	0x08008551
 8008518:	08008551 	.word	0x08008551
 800851c:	08008539 	.word	0x08008539
 8008520:	08008551 	.word	0x08008551
 8008524:	08008551 	.word	0x08008551
 8008528:	08008551 	.word	0x08008551
 800852c:	08008549 	.word	0x08008549
 8008530:	2300      	movs	r3, #0
 8008532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008536:	e0d8      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008538:	2302      	movs	r3, #2
 800853a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800853e:	e0d4      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008540:	2304      	movs	r3, #4
 8008542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008546:	e0d0      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008548:	2308      	movs	r3, #8
 800854a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800854e:	e0cc      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008550:	2310      	movs	r3, #16
 8008552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008556:	e0c8      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a5e      	ldr	r2, [pc, #376]	@ (80086d8 <UART_SetConfig+0x2ec>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d125      	bne.n	80085ae <UART_SetConfig+0x1c2>
 8008562:	4b5b      	ldr	r3, [pc, #364]	@ (80086d0 <UART_SetConfig+0x2e4>)
 8008564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008568:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800856c:	2b30      	cmp	r3, #48	@ 0x30
 800856e:	d016      	beq.n	800859e <UART_SetConfig+0x1b2>
 8008570:	2b30      	cmp	r3, #48	@ 0x30
 8008572:	d818      	bhi.n	80085a6 <UART_SetConfig+0x1ba>
 8008574:	2b20      	cmp	r3, #32
 8008576:	d00a      	beq.n	800858e <UART_SetConfig+0x1a2>
 8008578:	2b20      	cmp	r3, #32
 800857a:	d814      	bhi.n	80085a6 <UART_SetConfig+0x1ba>
 800857c:	2b00      	cmp	r3, #0
 800857e:	d002      	beq.n	8008586 <UART_SetConfig+0x19a>
 8008580:	2b10      	cmp	r3, #16
 8008582:	d008      	beq.n	8008596 <UART_SetConfig+0x1aa>
 8008584:	e00f      	b.n	80085a6 <UART_SetConfig+0x1ba>
 8008586:	2300      	movs	r3, #0
 8008588:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800858c:	e0ad      	b.n	80086ea <UART_SetConfig+0x2fe>
 800858e:	2302      	movs	r3, #2
 8008590:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008594:	e0a9      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008596:	2304      	movs	r3, #4
 8008598:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800859c:	e0a5      	b.n	80086ea <UART_SetConfig+0x2fe>
 800859e:	2308      	movs	r3, #8
 80085a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085a4:	e0a1      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085a6:	2310      	movs	r3, #16
 80085a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085ac:	e09d      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a4a      	ldr	r2, [pc, #296]	@ (80086dc <UART_SetConfig+0x2f0>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d125      	bne.n	8008604 <UART_SetConfig+0x218>
 80085b8:	4b45      	ldr	r3, [pc, #276]	@ (80086d0 <UART_SetConfig+0x2e4>)
 80085ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80085c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80085c4:	d016      	beq.n	80085f4 <UART_SetConfig+0x208>
 80085c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80085c8:	d818      	bhi.n	80085fc <UART_SetConfig+0x210>
 80085ca:	2b80      	cmp	r3, #128	@ 0x80
 80085cc:	d00a      	beq.n	80085e4 <UART_SetConfig+0x1f8>
 80085ce:	2b80      	cmp	r3, #128	@ 0x80
 80085d0:	d814      	bhi.n	80085fc <UART_SetConfig+0x210>
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <UART_SetConfig+0x1f0>
 80085d6:	2b40      	cmp	r3, #64	@ 0x40
 80085d8:	d008      	beq.n	80085ec <UART_SetConfig+0x200>
 80085da:	e00f      	b.n	80085fc <UART_SetConfig+0x210>
 80085dc:	2300      	movs	r3, #0
 80085de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085e2:	e082      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085e4:	2302      	movs	r3, #2
 80085e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085ea:	e07e      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085ec:	2304      	movs	r3, #4
 80085ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085f2:	e07a      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085f4:	2308      	movs	r3, #8
 80085f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085fa:	e076      	b.n	80086ea <UART_SetConfig+0x2fe>
 80085fc:	2310      	movs	r3, #16
 80085fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008602:	e072      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a35      	ldr	r2, [pc, #212]	@ (80086e0 <UART_SetConfig+0x2f4>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d12a      	bne.n	8008664 <UART_SetConfig+0x278>
 800860e:	4b30      	ldr	r3, [pc, #192]	@ (80086d0 <UART_SetConfig+0x2e4>)
 8008610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008614:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008618:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800861c:	d01a      	beq.n	8008654 <UART_SetConfig+0x268>
 800861e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008622:	d81b      	bhi.n	800865c <UART_SetConfig+0x270>
 8008624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008628:	d00c      	beq.n	8008644 <UART_SetConfig+0x258>
 800862a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800862e:	d815      	bhi.n	800865c <UART_SetConfig+0x270>
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <UART_SetConfig+0x250>
 8008634:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008638:	d008      	beq.n	800864c <UART_SetConfig+0x260>
 800863a:	e00f      	b.n	800865c <UART_SetConfig+0x270>
 800863c:	2300      	movs	r3, #0
 800863e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008642:	e052      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008644:	2302      	movs	r3, #2
 8008646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800864a:	e04e      	b.n	80086ea <UART_SetConfig+0x2fe>
 800864c:	2304      	movs	r3, #4
 800864e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008652:	e04a      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008654:	2308      	movs	r3, #8
 8008656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800865a:	e046      	b.n	80086ea <UART_SetConfig+0x2fe>
 800865c:	2310      	movs	r3, #16
 800865e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008662:	e042      	b.n	80086ea <UART_SetConfig+0x2fe>
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a17      	ldr	r2, [pc, #92]	@ (80086c8 <UART_SetConfig+0x2dc>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d13a      	bne.n	80086e4 <UART_SetConfig+0x2f8>
 800866e:	4b18      	ldr	r3, [pc, #96]	@ (80086d0 <UART_SetConfig+0x2e4>)
 8008670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008674:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008678:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800867c:	d01a      	beq.n	80086b4 <UART_SetConfig+0x2c8>
 800867e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008682:	d81b      	bhi.n	80086bc <UART_SetConfig+0x2d0>
 8008684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008688:	d00c      	beq.n	80086a4 <UART_SetConfig+0x2b8>
 800868a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800868e:	d815      	bhi.n	80086bc <UART_SetConfig+0x2d0>
 8008690:	2b00      	cmp	r3, #0
 8008692:	d003      	beq.n	800869c <UART_SetConfig+0x2b0>
 8008694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008698:	d008      	beq.n	80086ac <UART_SetConfig+0x2c0>
 800869a:	e00f      	b.n	80086bc <UART_SetConfig+0x2d0>
 800869c:	2300      	movs	r3, #0
 800869e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086a2:	e022      	b.n	80086ea <UART_SetConfig+0x2fe>
 80086a4:	2302      	movs	r3, #2
 80086a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086aa:	e01e      	b.n	80086ea <UART_SetConfig+0x2fe>
 80086ac:	2304      	movs	r3, #4
 80086ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086b2:	e01a      	b.n	80086ea <UART_SetConfig+0x2fe>
 80086b4:	2308      	movs	r3, #8
 80086b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086ba:	e016      	b.n	80086ea <UART_SetConfig+0x2fe>
 80086bc:	2310      	movs	r3, #16
 80086be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086c2:	e012      	b.n	80086ea <UART_SetConfig+0x2fe>
 80086c4:	cfff69f3 	.word	0xcfff69f3
 80086c8:	40008000 	.word	0x40008000
 80086cc:	40013800 	.word	0x40013800
 80086d0:	40021000 	.word	0x40021000
 80086d4:	40004400 	.word	0x40004400
 80086d8:	40004800 	.word	0x40004800
 80086dc:	40004c00 	.word	0x40004c00
 80086e0:	40005000 	.word	0x40005000
 80086e4:	2310      	movs	r3, #16
 80086e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4aae      	ldr	r2, [pc, #696]	@ (80089a8 <UART_SetConfig+0x5bc>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	f040 8097 	bne.w	8008824 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80086f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086fa:	2b08      	cmp	r3, #8
 80086fc:	d823      	bhi.n	8008746 <UART_SetConfig+0x35a>
 80086fe:	a201      	add	r2, pc, #4	@ (adr r2, 8008704 <UART_SetConfig+0x318>)
 8008700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008704:	08008729 	.word	0x08008729
 8008708:	08008747 	.word	0x08008747
 800870c:	08008731 	.word	0x08008731
 8008710:	08008747 	.word	0x08008747
 8008714:	08008737 	.word	0x08008737
 8008718:	08008747 	.word	0x08008747
 800871c:	08008747 	.word	0x08008747
 8008720:	08008747 	.word	0x08008747
 8008724:	0800873f 	.word	0x0800873f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008728:	f7fd fbaa 	bl	8005e80 <HAL_RCC_GetPCLK1Freq>
 800872c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800872e:	e010      	b.n	8008752 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008730:	4b9e      	ldr	r3, [pc, #632]	@ (80089ac <UART_SetConfig+0x5c0>)
 8008732:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008734:	e00d      	b.n	8008752 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008736:	f7fd fb35 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 800873a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800873c:	e009      	b.n	8008752 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800873e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008742:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008744:	e005      	b.n	8008752 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008746:	2300      	movs	r3, #0
 8008748:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008750:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008754:	2b00      	cmp	r3, #0
 8008756:	f000 8130 	beq.w	80089ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800875e:	4a94      	ldr	r2, [pc, #592]	@ (80089b0 <UART_SetConfig+0x5c4>)
 8008760:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008764:	461a      	mov	r2, r3
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	fbb3 f3f2 	udiv	r3, r3, r2
 800876c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	4613      	mov	r3, r2
 8008774:	005b      	lsls	r3, r3, #1
 8008776:	4413      	add	r3, r2
 8008778:	69ba      	ldr	r2, [r7, #24]
 800877a:	429a      	cmp	r2, r3
 800877c:	d305      	bcc.n	800878a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008784:	69ba      	ldr	r2, [r7, #24]
 8008786:	429a      	cmp	r2, r3
 8008788:	d903      	bls.n	8008792 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008790:	e113      	b.n	80089ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	2200      	movs	r2, #0
 8008796:	60bb      	str	r3, [r7, #8]
 8008798:	60fa      	str	r2, [r7, #12]
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879e:	4a84      	ldr	r2, [pc, #528]	@ (80089b0 <UART_SetConfig+0x5c4>)
 80087a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2200      	movs	r2, #0
 80087a8:	603b      	str	r3, [r7, #0]
 80087aa:	607a      	str	r2, [r7, #4]
 80087ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80087b4:	f7f8 f952 	bl	8000a5c <__aeabi_uldivmod>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4610      	mov	r0, r2
 80087be:	4619      	mov	r1, r3
 80087c0:	f04f 0200 	mov.w	r2, #0
 80087c4:	f04f 0300 	mov.w	r3, #0
 80087c8:	020b      	lsls	r3, r1, #8
 80087ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80087ce:	0202      	lsls	r2, r0, #8
 80087d0:	6979      	ldr	r1, [r7, #20]
 80087d2:	6849      	ldr	r1, [r1, #4]
 80087d4:	0849      	lsrs	r1, r1, #1
 80087d6:	2000      	movs	r0, #0
 80087d8:	460c      	mov	r4, r1
 80087da:	4605      	mov	r5, r0
 80087dc:	eb12 0804 	adds.w	r8, r2, r4
 80087e0:	eb43 0905 	adc.w	r9, r3, r5
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	469a      	mov	sl, r3
 80087ec:	4693      	mov	fp, r2
 80087ee:	4652      	mov	r2, sl
 80087f0:	465b      	mov	r3, fp
 80087f2:	4640      	mov	r0, r8
 80087f4:	4649      	mov	r1, r9
 80087f6:	f7f8 f931 	bl	8000a5c <__aeabi_uldivmod>
 80087fa:	4602      	mov	r2, r0
 80087fc:	460b      	mov	r3, r1
 80087fe:	4613      	mov	r3, r2
 8008800:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008802:	6a3b      	ldr	r3, [r7, #32]
 8008804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008808:	d308      	bcc.n	800881c <UART_SetConfig+0x430>
 800880a:	6a3b      	ldr	r3, [r7, #32]
 800880c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008810:	d204      	bcs.n	800881c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	6a3a      	ldr	r2, [r7, #32]
 8008818:	60da      	str	r2, [r3, #12]
 800881a:	e0ce      	b.n	80089ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008822:	e0ca      	b.n	80089ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800882c:	d166      	bne.n	80088fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800882e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008832:	2b08      	cmp	r3, #8
 8008834:	d827      	bhi.n	8008886 <UART_SetConfig+0x49a>
 8008836:	a201      	add	r2, pc, #4	@ (adr r2, 800883c <UART_SetConfig+0x450>)
 8008838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800883c:	08008861 	.word	0x08008861
 8008840:	08008869 	.word	0x08008869
 8008844:	08008871 	.word	0x08008871
 8008848:	08008887 	.word	0x08008887
 800884c:	08008877 	.word	0x08008877
 8008850:	08008887 	.word	0x08008887
 8008854:	08008887 	.word	0x08008887
 8008858:	08008887 	.word	0x08008887
 800885c:	0800887f 	.word	0x0800887f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008860:	f7fd fb0e 	bl	8005e80 <HAL_RCC_GetPCLK1Freq>
 8008864:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008866:	e014      	b.n	8008892 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008868:	f7fd fb20 	bl	8005eac <HAL_RCC_GetPCLK2Freq>
 800886c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800886e:	e010      	b.n	8008892 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008870:	4b4e      	ldr	r3, [pc, #312]	@ (80089ac <UART_SetConfig+0x5c0>)
 8008872:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008874:	e00d      	b.n	8008892 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008876:	f7fd fa95 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 800887a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800887c:	e009      	b.n	8008892 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800887e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008882:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008884:	e005      	b.n	8008892 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008886:	2300      	movs	r3, #0
 8008888:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008890:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 8090 	beq.w	80089ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889e:	4a44      	ldr	r2, [pc, #272]	@ (80089b0 <UART_SetConfig+0x5c4>)
 80088a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088a4:	461a      	mov	r2, r3
 80088a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80088ac:	005a      	lsls	r2, r3, #1
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	085b      	lsrs	r3, r3, #1
 80088b4:	441a      	add	r2, r3
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80088be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088c0:	6a3b      	ldr	r3, [r7, #32]
 80088c2:	2b0f      	cmp	r3, #15
 80088c4:	d916      	bls.n	80088f4 <UART_SetConfig+0x508>
 80088c6:	6a3b      	ldr	r3, [r7, #32]
 80088c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088cc:	d212      	bcs.n	80088f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80088ce:	6a3b      	ldr	r3, [r7, #32]
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	f023 030f 	bic.w	r3, r3, #15
 80088d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	085b      	lsrs	r3, r3, #1
 80088dc:	b29b      	uxth	r3, r3
 80088de:	f003 0307 	and.w	r3, r3, #7
 80088e2:	b29a      	uxth	r2, r3
 80088e4:	8bfb      	ldrh	r3, [r7, #30]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	8bfa      	ldrh	r2, [r7, #30]
 80088f0:	60da      	str	r2, [r3, #12]
 80088f2:	e062      	b.n	80089ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80088fa:	e05e      	b.n	80089ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80088fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008900:	2b08      	cmp	r3, #8
 8008902:	d828      	bhi.n	8008956 <UART_SetConfig+0x56a>
 8008904:	a201      	add	r2, pc, #4	@ (adr r2, 800890c <UART_SetConfig+0x520>)
 8008906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800890a:	bf00      	nop
 800890c:	08008931 	.word	0x08008931
 8008910:	08008939 	.word	0x08008939
 8008914:	08008941 	.word	0x08008941
 8008918:	08008957 	.word	0x08008957
 800891c:	08008947 	.word	0x08008947
 8008920:	08008957 	.word	0x08008957
 8008924:	08008957 	.word	0x08008957
 8008928:	08008957 	.word	0x08008957
 800892c:	0800894f 	.word	0x0800894f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008930:	f7fd faa6 	bl	8005e80 <HAL_RCC_GetPCLK1Freq>
 8008934:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008936:	e014      	b.n	8008962 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008938:	f7fd fab8 	bl	8005eac <HAL_RCC_GetPCLK2Freq>
 800893c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800893e:	e010      	b.n	8008962 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008940:	4b1a      	ldr	r3, [pc, #104]	@ (80089ac <UART_SetConfig+0x5c0>)
 8008942:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008944:	e00d      	b.n	8008962 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008946:	f7fd fa2d 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 800894a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800894c:	e009      	b.n	8008962 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800894e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008952:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008954:	e005      	b.n	8008962 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008956:	2300      	movs	r3, #0
 8008958:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008960:	bf00      	nop
    }

    if (pclk != 0U)
 8008962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008964:	2b00      	cmp	r3, #0
 8008966:	d028      	beq.n	80089ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896c:	4a10      	ldr	r2, [pc, #64]	@ (80089b0 <UART_SetConfig+0x5c4>)
 800896e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008972:	461a      	mov	r2, r3
 8008974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008976:	fbb3 f2f2 	udiv	r2, r3, r2
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	085b      	lsrs	r3, r3, #1
 8008980:	441a      	add	r2, r3
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	fbb2 f3f3 	udiv	r3, r2, r3
 800898a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	2b0f      	cmp	r3, #15
 8008990:	d910      	bls.n	80089b4 <UART_SetConfig+0x5c8>
 8008992:	6a3b      	ldr	r3, [r7, #32]
 8008994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008998:	d20c      	bcs.n	80089b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	b29a      	uxth	r2, r3
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	60da      	str	r2, [r3, #12]
 80089a4:	e009      	b.n	80089ba <UART_SetConfig+0x5ce>
 80089a6:	bf00      	nop
 80089a8:	40008000 	.word	0x40008000
 80089ac:	00f42400 	.word	0x00f42400
 80089b0:	0800c4ec 	.word	0x0800c4ec
      }
      else
      {
        ret = HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	2201      	movs	r2, #1
 80089be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	2200      	movs	r2, #0
 80089ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	2200      	movs	r2, #0
 80089d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80089d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3730      	adds	r7, #48	@ 0x30
 80089de:	46bd      	mov	sp, r7
 80089e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080089e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f0:	f003 0308 	and.w	r3, r3, #8
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00a      	beq.n	8008a0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	430a      	orrs	r2, r1
 8008a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a12:	f003 0301 	and.w	r3, r3, #1
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00a      	beq.n	8008a30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a34:	f003 0302 	and.w	r3, r3, #2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d00a      	beq.n	8008a52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a56:	f003 0304 	and.w	r3, r3, #4
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00a      	beq.n	8008a74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	430a      	orrs	r2, r1
 8008a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a78:	f003 0310 	and.w	r3, r3, #16
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00a      	beq.n	8008a96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a9a:	f003 0320 	and.w	r3, r3, #32
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00a      	beq.n	8008ab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	430a      	orrs	r2, r1
 8008ab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d01a      	beq.n	8008afa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ae2:	d10a      	bne.n	8008afa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	430a      	orrs	r2, r1
 8008af8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00a      	beq.n	8008b1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	430a      	orrs	r2, r1
 8008b1a:	605a      	str	r2, [r3, #4]
  }
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b098      	sub	sp, #96	@ 0x60
 8008b2c:	af02      	add	r7, sp, #8
 8008b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008b38:	f7f9 ff5e 	bl	80029f8 <HAL_GetTick>
 8008b3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f003 0308 	and.w	r3, r3, #8
 8008b48:	2b08      	cmp	r3, #8
 8008b4a:	d12f      	bne.n	8008bac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b54:	2200      	movs	r2, #0
 8008b56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f88e 	bl	8008c7c <UART_WaitOnFlagUntilTimeout>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d022      	beq.n	8008bac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b6e:	e853 3f00 	ldrex	r3, [r3]
 8008b72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b86:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b8c:	e841 2300 	strex	r3, r2, [r1]
 8008b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1e6      	bne.n	8008b66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2220      	movs	r2, #32
 8008b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	e063      	b.n	8008c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f003 0304 	and.w	r3, r3, #4
 8008bb6:	2b04      	cmp	r3, #4
 8008bb8:	d149      	bne.n	8008c4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 f857 	bl	8008c7c <UART_WaitOnFlagUntilTimeout>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d03c      	beq.n	8008c4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bdc:	e853 3f00 	ldrex	r3, [r3]
 8008be0:	623b      	str	r3, [r7, #32]
   return(result);
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bfa:	e841 2300 	strex	r3, r2, [r1]
 8008bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1e6      	bne.n	8008bd4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	3308      	adds	r3, #8
 8008c0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	e853 3f00 	ldrex	r3, [r3]
 8008c14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f023 0301 	bic.w	r3, r3, #1
 8008c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3308      	adds	r3, #8
 8008c24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c26:	61fa      	str	r2, [r7, #28]
 8008c28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	69b9      	ldr	r1, [r7, #24]
 8008c2c:	69fa      	ldr	r2, [r7, #28]
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	617b      	str	r3, [r7, #20]
   return(result);
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e5      	bne.n	8008c06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c4a:	2303      	movs	r3, #3
 8008c4c:	e012      	b.n	8008c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2220      	movs	r2, #32
 8008c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2220      	movs	r2, #32
 8008c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3758      	adds	r7, #88	@ 0x58
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	603b      	str	r3, [r7, #0]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c8c:	e04f      	b.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c94:	d04b      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c96:	f7f9 feaf 	bl	80029f8 <HAL_GetTick>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	1ad3      	subs	r3, r2, r3
 8008ca0:	69ba      	ldr	r2, [r7, #24]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d302      	bcc.n	8008cac <UART_WaitOnFlagUntilTimeout+0x30>
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d101      	bne.n	8008cb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008cac:	2303      	movs	r3, #3
 8008cae:	e04e      	b.n	8008d4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f003 0304 	and.w	r3, r3, #4
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d037      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	2b80      	cmp	r3, #128	@ 0x80
 8008cc2:	d034      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	2b40      	cmp	r3, #64	@ 0x40
 8008cc8:	d031      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	f003 0308 	and.w	r3, r3, #8
 8008cd4:	2b08      	cmp	r3, #8
 8008cd6:	d110      	bne.n	8008cfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2208      	movs	r2, #8
 8008cde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f000 f838 	bl	8008d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2208      	movs	r2, #8
 8008cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e029      	b.n	8008d4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	69db      	ldr	r3, [r3, #28]
 8008d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d08:	d111      	bne.n	8008d2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d14:	68f8      	ldr	r0, [r7, #12]
 8008d16:	f000 f81e 	bl	8008d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2220      	movs	r2, #32
 8008d1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e00f      	b.n	8008d4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	69da      	ldr	r2, [r3, #28]
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	4013      	ands	r3, r2
 8008d38:	68ba      	ldr	r2, [r7, #8]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	bf0c      	ite	eq
 8008d3e:	2301      	moveq	r3, #1
 8008d40:	2300      	movne	r3, #0
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	461a      	mov	r2, r3
 8008d46:	79fb      	ldrb	r3, [r7, #7]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d0a0      	beq.n	8008c8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d56:	b480      	push	{r7}
 8008d58:	b095      	sub	sp, #84	@ 0x54
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d66:	e853 3f00 	ldrex	r3, [r3]
 8008d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	461a      	mov	r2, r3
 8008d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d84:	e841 2300 	strex	r3, r2, [r1]
 8008d88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d1e6      	bne.n	8008d5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	3308      	adds	r3, #8
 8008d96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	6a3b      	ldr	r3, [r7, #32]
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008da6:	f023 0301 	bic.w	r3, r3, #1
 8008daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	3308      	adds	r3, #8
 8008db2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008db4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008db6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dbc:	e841 2300 	strex	r3, r2, [r1]
 8008dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1e3      	bne.n	8008d90 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d118      	bne.n	8008e02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	f023 0310 	bic.w	r3, r3, #16
 8008de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	461a      	mov	r2, r3
 8008dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dee:	61bb      	str	r3, [r7, #24]
 8008df0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6979      	ldr	r1, [r7, #20]
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	e841 2300 	strex	r3, r2, [r1]
 8008dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1e6      	bne.n	8008dd0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2220      	movs	r2, #32
 8008e06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008e16:	bf00      	nop
 8008e18:	3754      	adds	r7, #84	@ 0x54
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
	...

08008e24 <__NVIC_SetPriority>:
{
 8008e24:	b480      	push	{r7}
 8008e26:	b083      	sub	sp, #12
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	6039      	str	r1, [r7, #0]
 8008e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	db0a      	blt.n	8008e4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	490c      	ldr	r1, [pc, #48]	@ (8008e70 <__NVIC_SetPriority+0x4c>)
 8008e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e42:	0112      	lsls	r2, r2, #4
 8008e44:	b2d2      	uxtb	r2, r2
 8008e46:	440b      	add	r3, r1
 8008e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008e4c:	e00a      	b.n	8008e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	4908      	ldr	r1, [pc, #32]	@ (8008e74 <__NVIC_SetPriority+0x50>)
 8008e54:	79fb      	ldrb	r3, [r7, #7]
 8008e56:	f003 030f 	and.w	r3, r3, #15
 8008e5a:	3b04      	subs	r3, #4
 8008e5c:	0112      	lsls	r2, r2, #4
 8008e5e:	b2d2      	uxtb	r2, r2
 8008e60:	440b      	add	r3, r1
 8008e62:	761a      	strb	r2, [r3, #24]
}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr
 8008e70:	e000e100 	.word	0xe000e100
 8008e74:	e000ed00 	.word	0xe000ed00

08008e78 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008e7c:	4b05      	ldr	r3, [pc, #20]	@ (8008e94 <SysTick_Handler+0x1c>)
 8008e7e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008e80:	f001 fd46 	bl	800a910 <xTaskGetSchedulerState>
 8008e84:	4603      	mov	r3, r0
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d001      	beq.n	8008e8e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008e8a:	f002 fb3d 	bl	800b508 <xPortSysTickHandler>
  }
}
 8008e8e:	bf00      	nop
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	e000e010 	.word	0xe000e010

08008e98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	f06f 0004 	mvn.w	r0, #4
 8008ea2:	f7ff ffbf 	bl	8008e24 <__NVIC_SetPriority>
#endif
}
 8008ea6:	bf00      	nop
 8008ea8:	bd80      	pop	{r7, pc}
	...

08008eac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eb2:	f3ef 8305 	mrs	r3, IPSR
 8008eb6:	603b      	str	r3, [r7, #0]
  return(result);
 8008eb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d003      	beq.n	8008ec6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008ebe:	f06f 0305 	mvn.w	r3, #5
 8008ec2:	607b      	str	r3, [r7, #4]
 8008ec4:	e00c      	b.n	8008ee0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ef0 <osKernelInitialize+0x44>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d105      	bne.n	8008eda <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ece:	4b08      	ldr	r3, [pc, #32]	@ (8008ef0 <osKernelInitialize+0x44>)
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	607b      	str	r3, [r7, #4]
 8008ed8:	e002      	b.n	8008ee0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008eda:	f04f 33ff 	mov.w	r3, #4294967295
 8008ede:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ee0:	687b      	ldr	r3, [r7, #4]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	370c      	adds	r7, #12
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	200003b4 	.word	0x200003b4

08008ef4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008efa:	f3ef 8305 	mrs	r3, IPSR
 8008efe:	603b      	str	r3, [r7, #0]
  return(result);
 8008f00:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d003      	beq.n	8008f0e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008f06:	f06f 0305 	mvn.w	r3, #5
 8008f0a:	607b      	str	r3, [r7, #4]
 8008f0c:	e010      	b.n	8008f30 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8008f3c <osKernelStart+0x48>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d109      	bne.n	8008f2a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008f16:	f7ff ffbf 	bl	8008e98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008f1a:	4b08      	ldr	r3, [pc, #32]	@ (8008f3c <osKernelStart+0x48>)
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008f20:	f001 f892 	bl	800a048 <vTaskStartScheduler>
      stat = osOK;
 8008f24:	2300      	movs	r3, #0
 8008f26:	607b      	str	r3, [r7, #4]
 8008f28:	e002      	b.n	8008f30 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008f30:	687b      	ldr	r3, [r7, #4]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
 8008f3a:	bf00      	nop
 8008f3c:	200003b4 	.word	0x200003b4

08008f40 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08e      	sub	sp, #56	@ 0x38
 8008f44:	af04      	add	r7, sp, #16
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f50:	f3ef 8305 	mrs	r3, IPSR
 8008f54:	617b      	str	r3, [r7, #20]
  return(result);
 8008f56:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d17e      	bne.n	800905a <osThreadNew+0x11a>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d07b      	beq.n	800905a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008f62:	2380      	movs	r3, #128	@ 0x80
 8008f64:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008f66:	2318      	movs	r3, #24
 8008f68:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008f72:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d045      	beq.n	8009006 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d002      	beq.n	8008f88 <osThreadNew+0x48>
        name = attr->name;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	699b      	ldr	r3, [r3, #24]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d002      	beq.n	8008f96 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d008      	beq.n	8008fae <osThreadNew+0x6e>
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	2b38      	cmp	r3, #56	@ 0x38
 8008fa0:	d805      	bhi.n	8008fae <osThreadNew+0x6e>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	f003 0301 	and.w	r3, r3, #1
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d001      	beq.n	8008fb2 <osThreadNew+0x72>
        return (NULL);
 8008fae:	2300      	movs	r3, #0
 8008fb0:	e054      	b.n	800905c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	695b      	ldr	r3, [r3, #20]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d003      	beq.n	8008fc2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	089b      	lsrs	r3, r3, #2
 8008fc0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00e      	beq.n	8008fe8 <osThreadNew+0xa8>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	2ba7      	cmp	r3, #167	@ 0xa7
 8008fd0:	d90a      	bls.n	8008fe8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d006      	beq.n	8008fe8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	695b      	ldr	r3, [r3, #20]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d002      	beq.n	8008fe8 <osThreadNew+0xa8>
        mem = 1;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	61bb      	str	r3, [r7, #24]
 8008fe6:	e010      	b.n	800900a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10c      	bne.n	800900a <osThreadNew+0xca>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d108      	bne.n	800900a <osThreadNew+0xca>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	691b      	ldr	r3, [r3, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d104      	bne.n	800900a <osThreadNew+0xca>
          mem = 0;
 8009000:	2300      	movs	r3, #0
 8009002:	61bb      	str	r3, [r7, #24]
 8009004:	e001      	b.n	800900a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009006:	2300      	movs	r3, #0
 8009008:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	2b01      	cmp	r3, #1
 800900e:	d110      	bne.n	8009032 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009018:	9202      	str	r2, [sp, #8]
 800901a:	9301      	str	r3, [sp, #4]
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	6a3a      	ldr	r2, [r7, #32]
 8009024:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f000 fe1a 	bl	8009c60 <xTaskCreateStatic>
 800902c:	4603      	mov	r3, r0
 800902e:	613b      	str	r3, [r7, #16]
 8009030:	e013      	b.n	800905a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d110      	bne.n	800905a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009038:	6a3b      	ldr	r3, [r7, #32]
 800903a:	b29a      	uxth	r2, r3
 800903c:	f107 0310 	add.w	r3, r7, #16
 8009040:	9301      	str	r3, [sp, #4]
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fe68 	bl	8009d20 <xTaskCreate>
 8009050:	4603      	mov	r3, r0
 8009052:	2b01      	cmp	r3, #1
 8009054:	d001      	beq.n	800905a <osThreadNew+0x11a>
            hTask = NULL;
 8009056:	2300      	movs	r3, #0
 8009058:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800905a:	693b      	ldr	r3, [r7, #16]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3728      	adds	r7, #40	@ 0x28
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800906c:	f3ef 8305 	mrs	r3, IPSR
 8009070:	60bb      	str	r3, [r7, #8]
  return(result);
 8009072:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009074:	2b00      	cmp	r3, #0
 8009076:	d003      	beq.n	8009080 <osDelay+0x1c>
    stat = osErrorISR;
 8009078:	f06f 0305 	mvn.w	r3, #5
 800907c:	60fb      	str	r3, [r7, #12]
 800907e:	e007      	b.n	8009090 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009080:	2300      	movs	r3, #0
 8009082:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d002      	beq.n	8009090 <osDelay+0x2c>
      vTaskDelay(ticks);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 ffa6 	bl	8009fdc <vTaskDelay>
    }
  }

  return (stat);
 8009090:	68fb      	ldr	r3, [r7, #12]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
	...

0800909c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4a07      	ldr	r2, [pc, #28]	@ (80090c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80090ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	4a06      	ldr	r2, [pc, #24]	@ (80090cc <vApplicationGetIdleTaskMemory+0x30>)
 80090b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2280      	movs	r2, #128	@ 0x80
 80090b8:	601a      	str	r2, [r3, #0]
}
 80090ba:	bf00      	nop
 80090bc:	3714      	adds	r7, #20
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	200003b8 	.word	0x200003b8
 80090cc:	20000460 	.word	0x20000460

080090d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	4a07      	ldr	r2, [pc, #28]	@ (80090fc <vApplicationGetTimerTaskMemory+0x2c>)
 80090e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	4a06      	ldr	r2, [pc, #24]	@ (8009100 <vApplicationGetTimerTaskMemory+0x30>)
 80090e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090ee:	601a      	str	r2, [r3, #0]
}
 80090f0:	bf00      	nop
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr
 80090fc:	20000660 	.word	0x20000660
 8009100:	20000708 	.word	0x20000708

08009104 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f103 0208 	add.w	r2, r3, #8
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f04f 32ff 	mov.w	r2, #4294967295
 800911c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f103 0208 	add.w	r2, r3, #8
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f103 0208 	add.w	r2, r3, #8
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009152:	bf00      	nop
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800915e:	b480      	push	{r7}
 8009160:	b085      	sub	sp, #20
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	68fa      	ldr	r2, [r7, #12]
 8009172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	689a      	ldr	r2, [r3, #8]
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	683a      	ldr	r2, [r7, #0]
 8009182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	601a      	str	r2, [r3, #0]
}
 800919a:	bf00      	nop
 800919c:	3714      	adds	r7, #20
 800919e:	46bd      	mov	sp, r7
 80091a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a4:	4770      	bx	lr

080091a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091a6:	b480      	push	{r7}
 80091a8:	b085      	sub	sp, #20
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091bc:	d103      	bne.n	80091c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	e00c      	b.n	80091e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	3308      	adds	r3, #8
 80091ca:	60fb      	str	r3, [r7, #12]
 80091cc:	e002      	b.n	80091d4 <vListInsert+0x2e>
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	60fb      	str	r3, [r7, #12]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d2f6      	bcs.n	80091ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	685a      	ldr	r2, [r3, #4]
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	683a      	ldr	r2, [r7, #0]
 80091ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	683a      	ldr	r2, [r7, #0]
 80091fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	1c5a      	adds	r2, r3, #1
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	601a      	str	r2, [r3, #0]
}
 800920c:	bf00      	nop
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	6892      	ldr	r2, [r2, #8]
 800922e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	6852      	ldr	r2, [r2, #4]
 8009238:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	429a      	cmp	r2, r3
 8009242:	d103      	bne.n	800924c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	1e5a      	subs	r2, r3, #1
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d10b      	bne.n	8009298 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009292:	bf00      	nop
 8009294:	bf00      	nop
 8009296:	e7fd      	b.n	8009294 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009298:	f002 f8a6 	bl	800b3e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092a4:	68f9      	ldr	r1, [r7, #12]
 80092a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092a8:	fb01 f303 	mul.w	r3, r1, r3
 80092ac:	441a      	add	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2200      	movs	r2, #0
 80092b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c8:	3b01      	subs	r3, #1
 80092ca:	68f9      	ldr	r1, [r7, #12]
 80092cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092ce:	fb01 f303 	mul.w	r3, r1, r3
 80092d2:	441a      	add	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	22ff      	movs	r2, #255	@ 0xff
 80092dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	22ff      	movs	r2, #255	@ 0xff
 80092e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d114      	bne.n	8009318 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d01a      	beq.n	800932c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3310      	adds	r3, #16
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 f942 	bl	800a584 <xTaskRemoveFromEventList>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d012      	beq.n	800932c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009306:	4b0d      	ldr	r3, [pc, #52]	@ (800933c <xQueueGenericReset+0xd0>)
 8009308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800930c:	601a      	str	r2, [r3, #0]
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	e009      	b.n	800932c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	3310      	adds	r3, #16
 800931c:	4618      	mov	r0, r3
 800931e:	f7ff fef1 	bl	8009104 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	3324      	adds	r3, #36	@ 0x24
 8009326:	4618      	mov	r0, r3
 8009328:	f7ff feec 	bl	8009104 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800932c:	f002 f88e 	bl	800b44c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009330:	2301      	movs	r3, #1
}
 8009332:	4618      	mov	r0, r3
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	e000ed04 	.word	0xe000ed04

08009340 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08e      	sub	sp, #56	@ 0x38
 8009344:	af02      	add	r7, sp, #8
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
 800934c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10b      	bne.n	800936c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009366:	bf00      	nop
 8009368:	bf00      	nop
 800936a:	e7fd      	b.n	8009368 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10b      	bne.n	800938a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop
 8009388:	e7fd      	b.n	8009386 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <xQueueGenericCreateStatic+0x56>
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <xQueueGenericCreateStatic+0x5a>
 8009396:	2301      	movs	r3, #1
 8009398:	e000      	b.n	800939c <xQueueGenericCreateStatic+0x5c>
 800939a:	2300      	movs	r3, #0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d10b      	bne.n	80093b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80093a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	623b      	str	r3, [r7, #32]
}
 80093b2:	bf00      	nop
 80093b4:	bf00      	nop
 80093b6:	e7fd      	b.n	80093b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <xQueueGenericCreateStatic+0x84>
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <xQueueGenericCreateStatic+0x88>
 80093c4:	2301      	movs	r3, #1
 80093c6:	e000      	b.n	80093ca <xQueueGenericCreateStatic+0x8a>
 80093c8:	2300      	movs	r3, #0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10b      	bne.n	80093e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	61fb      	str	r3, [r7, #28]
}
 80093e0:	bf00      	nop
 80093e2:	bf00      	nop
 80093e4:	e7fd      	b.n	80093e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80093e6:	2350      	movs	r3, #80	@ 0x50
 80093e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	2b50      	cmp	r3, #80	@ 0x50
 80093ee:	d00b      	beq.n	8009408 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f4:	f383 8811 	msr	BASEPRI, r3
 80093f8:	f3bf 8f6f 	isb	sy
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	61bb      	str	r3, [r7, #24]
}
 8009402:	bf00      	nop
 8009404:	bf00      	nop
 8009406:	e7fd      	b.n	8009404 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009408:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800940e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00d      	beq.n	8009430 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800941c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	4613      	mov	r3, r2
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	68b9      	ldr	r1, [r7, #8]
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 f805 	bl	800943a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009432:	4618      	mov	r0, r3
 8009434:	3730      	adds	r7, #48	@ 0x30
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b084      	sub	sp, #16
 800943e:	af00      	add	r7, sp, #0
 8009440:	60f8      	str	r0, [r7, #12]
 8009442:	60b9      	str	r1, [r7, #8]
 8009444:	607a      	str	r2, [r7, #4]
 8009446:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d103      	bne.n	8009456 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	69ba      	ldr	r2, [r7, #24]
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	e002      	b.n	800945c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	68fa      	ldr	r2, [r7, #12]
 8009460:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009468:	2101      	movs	r1, #1
 800946a:	69b8      	ldr	r0, [r7, #24]
 800946c:	f7ff fefe 	bl	800926c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08e      	sub	sp, #56	@ 0x38
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800948e:	2300      	movs	r3, #0
 8009490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10b      	bne.n	80094b4 <xQueueGenericSend+0x34>
	__asm volatile
 800949c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a0:	f383 8811 	msr	BASEPRI, r3
 80094a4:	f3bf 8f6f 	isb	sy
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094ae:	bf00      	nop
 80094b0:	bf00      	nop
 80094b2:	e7fd      	b.n	80094b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d103      	bne.n	80094c2 <xQueueGenericSend+0x42>
 80094ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <xQueueGenericSend+0x46>
 80094c2:	2301      	movs	r3, #1
 80094c4:	e000      	b.n	80094c8 <xQueueGenericSend+0x48>
 80094c6:	2300      	movs	r3, #0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10b      	bne.n	80094e4 <xQueueGenericSend+0x64>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094de:	bf00      	nop
 80094e0:	bf00      	nop
 80094e2:	e7fd      	b.n	80094e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d103      	bne.n	80094f2 <xQueueGenericSend+0x72>
 80094ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d101      	bne.n	80094f6 <xQueueGenericSend+0x76>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <xQueueGenericSend+0x78>
 80094f6:	2300      	movs	r3, #0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10b      	bne.n	8009514 <xQueueGenericSend+0x94>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	623b      	str	r3, [r7, #32]
}
 800950e:	bf00      	nop
 8009510:	bf00      	nop
 8009512:	e7fd      	b.n	8009510 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009514:	f001 f9fc 	bl	800a910 <xTaskGetSchedulerState>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d102      	bne.n	8009524 <xQueueGenericSend+0xa4>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <xQueueGenericSend+0xa8>
 8009524:	2301      	movs	r3, #1
 8009526:	e000      	b.n	800952a <xQueueGenericSend+0xaa>
 8009528:	2300      	movs	r3, #0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d10b      	bne.n	8009546 <xQueueGenericSend+0xc6>
	__asm volatile
 800952e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009532:	f383 8811 	msr	BASEPRI, r3
 8009536:	f3bf 8f6f 	isb	sy
 800953a:	f3bf 8f4f 	dsb	sy
 800953e:	61fb      	str	r3, [r7, #28]
}
 8009540:	bf00      	nop
 8009542:	bf00      	nop
 8009544:	e7fd      	b.n	8009542 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009546:	f001 ff4f 	bl	800b3e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800954a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800954e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009552:	429a      	cmp	r2, r3
 8009554:	d302      	bcc.n	800955c <xQueueGenericSend+0xdc>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b02      	cmp	r3, #2
 800955a:	d129      	bne.n	80095b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	68b9      	ldr	r1, [r7, #8]
 8009560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009562:	f000 fa0f 	bl	8009984 <prvCopyDataToQueue>
 8009566:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956c:	2b00      	cmp	r3, #0
 800956e:	d010      	beq.n	8009592 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009572:	3324      	adds	r3, #36	@ 0x24
 8009574:	4618      	mov	r0, r3
 8009576:	f001 f805 	bl	800a584 <xTaskRemoveFromEventList>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d013      	beq.n	80095a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009580:	4b3f      	ldr	r3, [pc, #252]	@ (8009680 <xQueueGenericSend+0x200>)
 8009582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	e00a      	b.n	80095a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009594:	2b00      	cmp	r3, #0
 8009596:	d007      	beq.n	80095a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009598:	4b39      	ldr	r3, [pc, #228]	@ (8009680 <xQueueGenericSend+0x200>)
 800959a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800959e:	601a      	str	r2, [r3, #0]
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80095a8:	f001 ff50 	bl	800b44c <vPortExitCritical>
				return pdPASS;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e063      	b.n	8009678 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d103      	bne.n	80095be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095b6:	f001 ff49 	bl	800b44c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80095ba:	2300      	movs	r3, #0
 80095bc:	e05c      	b.n	8009678 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d106      	bne.n	80095d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	4618      	mov	r0, r3
 80095ca:	f001 f83f 	bl	800a64c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095ce:	2301      	movs	r3, #1
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095d2:	f001 ff3b 	bl	800b44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095d6:	f000 fda7 	bl	800a128 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095da:	f001 ff05 	bl	800b3e8 <vPortEnterCritical>
 80095de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095e4:	b25b      	sxtb	r3, r3
 80095e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ea:	d103      	bne.n	80095f4 <xQueueGenericSend+0x174>
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095fa:	b25b      	sxtb	r3, r3
 80095fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009600:	d103      	bne.n	800960a <xQueueGenericSend+0x18a>
 8009602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009604:	2200      	movs	r2, #0
 8009606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800960a:	f001 ff1f 	bl	800b44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800960e:	1d3a      	adds	r2, r7, #4
 8009610:	f107 0314 	add.w	r3, r7, #20
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f001 f82e 	bl	800a678 <xTaskCheckForTimeOut>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d124      	bne.n	800966c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009622:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009624:	f000 faa6 	bl	8009b74 <prvIsQueueFull>
 8009628:	4603      	mov	r3, r0
 800962a:	2b00      	cmp	r3, #0
 800962c:	d018      	beq.n	8009660 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	3310      	adds	r3, #16
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	4611      	mov	r1, r2
 8009636:	4618      	mov	r0, r3
 8009638:	f000 ff52 	bl	800a4e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800963c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800963e:	f000 fa31 	bl	8009aa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009642:	f000 fd7f 	bl	800a144 <xTaskResumeAll>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	f47f af7c 	bne.w	8009546 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800964e:	4b0c      	ldr	r3, [pc, #48]	@ (8009680 <xQueueGenericSend+0x200>)
 8009650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009654:	601a      	str	r2, [r3, #0]
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	f3bf 8f6f 	isb	sy
 800965e:	e772      	b.n	8009546 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009660:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009662:	f000 fa1f 	bl	8009aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009666:	f000 fd6d 	bl	800a144 <xTaskResumeAll>
 800966a:	e76c      	b.n	8009546 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800966c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800966e:	f000 fa19 	bl	8009aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009672:	f000 fd67 	bl	800a144 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009678:	4618      	mov	r0, r3
 800967a:	3738      	adds	r7, #56	@ 0x38
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	e000ed04 	.word	0xe000ed04

08009684 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b090      	sub	sp, #64	@ 0x40
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	607a      	str	r2, [r7, #4]
 8009690:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	d10b      	bne.n	80096b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800969c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a0:	f383 8811 	msr	BASEPRI, r3
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80096ae:	bf00      	nop
 80096b0:	bf00      	nop
 80096b2:	e7fd      	b.n	80096b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d103      	bne.n	80096c2 <xQueueGenericSendFromISR+0x3e>
 80096ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <xQueueGenericSendFromISR+0x42>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e000      	b.n	80096c8 <xQueueGenericSendFromISR+0x44>
 80096c6:	2300      	movs	r3, #0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10b      	bne.n	80096e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096de:	bf00      	nop
 80096e0:	bf00      	nop
 80096e2:	e7fd      	b.n	80096e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	2b02      	cmp	r3, #2
 80096e8:	d103      	bne.n	80096f2 <xQueueGenericSendFromISR+0x6e>
 80096ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d101      	bne.n	80096f6 <xQueueGenericSendFromISR+0x72>
 80096f2:	2301      	movs	r3, #1
 80096f4:	e000      	b.n	80096f8 <xQueueGenericSendFromISR+0x74>
 80096f6:	2300      	movs	r3, #0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d10b      	bne.n	8009714 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80096fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009700:	f383 8811 	msr	BASEPRI, r3
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	623b      	str	r3, [r7, #32]
}
 800970e:	bf00      	nop
 8009710:	bf00      	nop
 8009712:	e7fd      	b.n	8009710 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009714:	f001 ff48 	bl	800b5a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009718:	f3ef 8211 	mrs	r2, BASEPRI
 800971c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009720:	f383 8811 	msr	BASEPRI, r3
 8009724:	f3bf 8f6f 	isb	sy
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	61fa      	str	r2, [r7, #28]
 800972e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009730:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009732:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973c:	429a      	cmp	r2, r3
 800973e:	d302      	bcc.n	8009746 <xQueueGenericSendFromISR+0xc2>
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	2b02      	cmp	r3, #2
 8009744:	d12f      	bne.n	80097a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800974c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009754:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800975c:	f000 f912 	bl	8009984 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009760:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009768:	d112      	bne.n	8009790 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800976a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800976c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976e:	2b00      	cmp	r3, #0
 8009770:	d016      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	3324      	adds	r3, #36	@ 0x24
 8009776:	4618      	mov	r0, r3
 8009778:	f000 ff04 	bl	800a584 <xTaskRemoveFromEventList>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00e      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00b      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	e007      	b.n	80097a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009790:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009794:	3301      	adds	r3, #1
 8009796:	b2db      	uxtb	r3, r3
 8009798:	b25a      	sxtb	r2, r3
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80097a0:	2301      	movs	r3, #1
 80097a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80097a4:	e001      	b.n	80097aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80097b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80097b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3740      	adds	r7, #64	@ 0x40
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08c      	sub	sp, #48	@ 0x30
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80097cc:	2300      	movs	r3, #0
 80097ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80097d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10b      	bne.n	80097f2 <xQueueReceive+0x32>
	__asm volatile
 80097da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	623b      	str	r3, [r7, #32]
}
 80097ec:	bf00      	nop
 80097ee:	bf00      	nop
 80097f0:	e7fd      	b.n	80097ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d103      	bne.n	8009800 <xQueueReceive+0x40>
 80097f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <xQueueReceive+0x44>
 8009800:	2301      	movs	r3, #1
 8009802:	e000      	b.n	8009806 <xQueueReceive+0x46>
 8009804:	2300      	movs	r3, #0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d10b      	bne.n	8009822 <xQueueReceive+0x62>
	__asm volatile
 800980a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980e:	f383 8811 	msr	BASEPRI, r3
 8009812:	f3bf 8f6f 	isb	sy
 8009816:	f3bf 8f4f 	dsb	sy
 800981a:	61fb      	str	r3, [r7, #28]
}
 800981c:	bf00      	nop
 800981e:	bf00      	nop
 8009820:	e7fd      	b.n	800981e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009822:	f001 f875 	bl	800a910 <xTaskGetSchedulerState>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d102      	bne.n	8009832 <xQueueReceive+0x72>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d101      	bne.n	8009836 <xQueueReceive+0x76>
 8009832:	2301      	movs	r3, #1
 8009834:	e000      	b.n	8009838 <xQueueReceive+0x78>
 8009836:	2300      	movs	r3, #0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d10b      	bne.n	8009854 <xQueueReceive+0x94>
	__asm volatile
 800983c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009840:	f383 8811 	msr	BASEPRI, r3
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	61bb      	str	r3, [r7, #24]
}
 800984e:	bf00      	nop
 8009850:	bf00      	nop
 8009852:	e7fd      	b.n	8009850 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009854:	f001 fdc8 	bl	800b3e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800985c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800985e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009860:	2b00      	cmp	r3, #0
 8009862:	d01f      	beq.n	80098a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009864:	68b9      	ldr	r1, [r7, #8]
 8009866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009868:	f000 f8f6 	bl	8009a58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800986c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009872:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d00f      	beq.n	800989c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800987c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987e:	3310      	adds	r3, #16
 8009880:	4618      	mov	r0, r3
 8009882:	f000 fe7f 	bl	800a584 <xTaskRemoveFromEventList>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d007      	beq.n	800989c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800988c:	4b3c      	ldr	r3, [pc, #240]	@ (8009980 <xQueueReceive+0x1c0>)
 800988e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009892:	601a      	str	r2, [r3, #0]
 8009894:	f3bf 8f4f 	dsb	sy
 8009898:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800989c:	f001 fdd6 	bl	800b44c <vPortExitCritical>
				return pdPASS;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e069      	b.n	8009978 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80098aa:	f001 fdcf 	bl	800b44c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e062      	b.n	8009978 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d106      	bne.n	80098c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098b8:	f107 0310 	add.w	r3, r7, #16
 80098bc:	4618      	mov	r0, r3
 80098be:	f000 fec5 	bl	800a64c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098c2:	2301      	movs	r3, #1
 80098c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098c6:	f001 fdc1 	bl	800b44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098ca:	f000 fc2d 	bl	800a128 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098ce:	f001 fd8b 	bl	800b3e8 <vPortEnterCritical>
 80098d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098d8:	b25b      	sxtb	r3, r3
 80098da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098de:	d103      	bne.n	80098e8 <xQueueReceive+0x128>
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098ee:	b25b      	sxtb	r3, r3
 80098f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098f4:	d103      	bne.n	80098fe <xQueueReceive+0x13e>
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098fe:	f001 fda5 	bl	800b44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009902:	1d3a      	adds	r2, r7, #4
 8009904:	f107 0310 	add.w	r3, r7, #16
 8009908:	4611      	mov	r1, r2
 800990a:	4618      	mov	r0, r3
 800990c:	f000 feb4 	bl	800a678 <xTaskCheckForTimeOut>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	d123      	bne.n	800995e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009918:	f000 f916 	bl	8009b48 <prvIsQueueEmpty>
 800991c:	4603      	mov	r3, r0
 800991e:	2b00      	cmp	r3, #0
 8009920:	d017      	beq.n	8009952 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009924:	3324      	adds	r3, #36	@ 0x24
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	4611      	mov	r1, r2
 800992a:	4618      	mov	r0, r3
 800992c:	f000 fdd8 	bl	800a4e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009932:	f000 f8b7 	bl	8009aa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009936:	f000 fc05 	bl	800a144 <xTaskResumeAll>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d189      	bne.n	8009854 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009940:	4b0f      	ldr	r3, [pc, #60]	@ (8009980 <xQueueReceive+0x1c0>)
 8009942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	e780      	b.n	8009854 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009954:	f000 f8a6 	bl	8009aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009958:	f000 fbf4 	bl	800a144 <xTaskResumeAll>
 800995c:	e77a      	b.n	8009854 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800995e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009960:	f000 f8a0 	bl	8009aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009964:	f000 fbee 	bl	800a144 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800996a:	f000 f8ed 	bl	8009b48 <prvIsQueueEmpty>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	f43f af6f 	beq.w	8009854 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009976:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009978:	4618      	mov	r0, r3
 800997a:	3730      	adds	r7, #48	@ 0x30
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	e000ed04 	.word	0xe000ed04

08009984 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009990:	2300      	movs	r3, #0
 8009992:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009998:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10d      	bne.n	80099be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d14d      	bne.n	8009a46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	4618      	mov	r0, r3
 80099b0:	f000 ffcc 	bl	800a94c <xTaskPriorityDisinherit>
 80099b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	609a      	str	r2, [r3, #8]
 80099bc:	e043      	b.n	8009a46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d119      	bne.n	80099f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6858      	ldr	r0, [r3, #4]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099cc:	461a      	mov	r2, r3
 80099ce:	68b9      	ldr	r1, [r7, #8]
 80099d0:	f002 f8a6 	bl	800bb20 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	685a      	ldr	r2, [r3, #4]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099dc:	441a      	add	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d32b      	bcc.n	8009a46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	e026      	b.n	8009a46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	68d8      	ldr	r0, [r3, #12]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a00:	461a      	mov	r2, r3
 8009a02:	68b9      	ldr	r1, [r7, #8]
 8009a04:	f002 f88c 	bl	800bb20 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68da      	ldr	r2, [r3, #12]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a10:	425b      	negs	r3, r3
 8009a12:	441a      	add	r2, r3
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	68da      	ldr	r2, [r3, #12]
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d207      	bcs.n	8009a34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	689a      	ldr	r2, [r3, #8]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a2c:	425b      	negs	r3, r3
 8009a2e:	441a      	add	r2, r3
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2b02      	cmp	r3, #2
 8009a38:	d105      	bne.n	8009a46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d002      	beq.n	8009a46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	3b01      	subs	r3, #1
 8009a44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1c5a      	adds	r2, r3, #1
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009a4e:	697b      	ldr	r3, [r7, #20]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d018      	beq.n	8009a9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	68da      	ldr	r2, [r3, #12]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a72:	441a      	add	r2, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	68da      	ldr	r2, [r3, #12]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d303      	bcc.n	8009a8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	68d9      	ldr	r1, [r3, #12]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a94:	461a      	mov	r2, r3
 8009a96:	6838      	ldr	r0, [r7, #0]
 8009a98:	f002 f842 	bl	800bb20 <memcpy>
	}
}
 8009a9c:	bf00      	nop
 8009a9e:	3708      	adds	r7, #8
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b084      	sub	sp, #16
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009aac:	f001 fc9c 	bl	800b3e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ab6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ab8:	e011      	b.n	8009ade <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d012      	beq.n	8009ae8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	3324      	adds	r3, #36	@ 0x24
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fd5c 	bl	800a584 <xTaskRemoveFromEventList>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009ad2:	f000 fe35 	bl	800a740 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	dce9      	bgt.n	8009aba <prvUnlockQueue+0x16>
 8009ae6:	e000      	b.n	8009aea <prvUnlockQueue+0x46>
					break;
 8009ae8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	22ff      	movs	r2, #255	@ 0xff
 8009aee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009af2:	f001 fcab 	bl	800b44c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009af6:	f001 fc77 	bl	800b3e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b02:	e011      	b.n	8009b28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d012      	beq.n	8009b32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	3310      	adds	r3, #16
 8009b10:	4618      	mov	r0, r3
 8009b12:	f000 fd37 	bl	800a584 <xTaskRemoveFromEventList>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d001      	beq.n	8009b20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009b1c:	f000 fe10 	bl	800a740 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009b20:	7bbb      	ldrb	r3, [r7, #14]
 8009b22:	3b01      	subs	r3, #1
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	dce9      	bgt.n	8009b04 <prvUnlockQueue+0x60>
 8009b30:	e000      	b.n	8009b34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009b32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	22ff      	movs	r2, #255	@ 0xff
 8009b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009b3c:	f001 fc86 	bl	800b44c <vPortExitCritical>
}
 8009b40:	bf00      	nop
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b50:	f001 fc4a 	bl	800b3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d102      	bne.n	8009b62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	e001      	b.n	8009b66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009b62:	2300      	movs	r3, #0
 8009b64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b66:	f001 fc71 	bl	800b44c <vPortExitCritical>

	return xReturn;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b7c:	f001 fc34 	bl	800b3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d102      	bne.n	8009b92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	60fb      	str	r3, [r7, #12]
 8009b90:	e001      	b.n	8009b96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009b92:	2300      	movs	r3, #0
 8009b94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b96:	f001 fc59 	bl	800b44c <vPortExitCritical>

	return xReturn;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]
 8009bb2:	e014      	b.n	8009bde <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10b      	bne.n	8009bd8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009bc0:	490c      	ldr	r1, [pc, #48]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009bca:	4a0a      	ldr	r2, [pc, #40]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	00db      	lsls	r3, r3, #3
 8009bd0:	4413      	add	r3, r2
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009bd6:	e006      	b.n	8009be6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	60fb      	str	r3, [r7, #12]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b07      	cmp	r3, #7
 8009be2:	d9e7      	bls.n	8009bb4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	3714      	adds	r7, #20
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	20000b08 	.word	0x20000b08

08009bf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009c08:	f001 fbee 	bl	800b3e8 <vPortEnterCritical>
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c12:	b25b      	sxtb	r3, r3
 8009c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c18:	d103      	bne.n	8009c22 <vQueueWaitForMessageRestricted+0x2a>
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c28:	b25b      	sxtb	r3, r3
 8009c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2e:	d103      	bne.n	8009c38 <vQueueWaitForMessageRestricted+0x40>
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c38:	f001 fc08 	bl	800b44c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d106      	bne.n	8009c52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	3324      	adds	r3, #36	@ 0x24
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	68b9      	ldr	r1, [r7, #8]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f000 fc6d 	bl	800a52c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009c52:	6978      	ldr	r0, [r7, #20]
 8009c54:	f7ff ff26 	bl	8009aa4 <prvUnlockQueue>
	}
 8009c58:	bf00      	nop
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b08e      	sub	sp, #56	@ 0x38
 8009c64:	af04      	add	r7, sp, #16
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
 8009c6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d10b      	bne.n	8009c8c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c78:	f383 8811 	msr	BASEPRI, r3
 8009c7c:	f3bf 8f6f 	isb	sy
 8009c80:	f3bf 8f4f 	dsb	sy
 8009c84:	623b      	str	r3, [r7, #32]
}
 8009c86:	bf00      	nop
 8009c88:	bf00      	nop
 8009c8a:	e7fd      	b.n	8009c88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d10b      	bne.n	8009caa <xTaskCreateStatic+0x4a>
	__asm volatile
 8009c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	61fb      	str	r3, [r7, #28]
}
 8009ca4:	bf00      	nop
 8009ca6:	bf00      	nop
 8009ca8:	e7fd      	b.n	8009ca6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009caa:	23a8      	movs	r3, #168	@ 0xa8
 8009cac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	2ba8      	cmp	r3, #168	@ 0xa8
 8009cb2:	d00b      	beq.n	8009ccc <xTaskCreateStatic+0x6c>
	__asm volatile
 8009cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb8:	f383 8811 	msr	BASEPRI, r3
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f3bf 8f4f 	dsb	sy
 8009cc4:	61bb      	str	r3, [r7, #24]
}
 8009cc6:	bf00      	nop
 8009cc8:	bf00      	nop
 8009cca:	e7fd      	b.n	8009cc8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ccc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d01e      	beq.n	8009d12 <xTaskCreateStatic+0xb2>
 8009cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d01b      	beq.n	8009d12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cdc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ce2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce6:	2202      	movs	r2, #2
 8009ce8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009cec:	2300      	movs	r3, #0
 8009cee:	9303      	str	r3, [sp, #12]
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf2:	9302      	str	r3, [sp, #8]
 8009cf4:	f107 0314 	add.w	r3, r7, #20
 8009cf8:	9301      	str	r3, [sp, #4]
 8009cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	68b9      	ldr	r1, [r7, #8]
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f000 f851 	bl	8009dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d0c:	f000 f8f6 	bl	8009efc <prvAddNewTaskToReadyList>
 8009d10:	e001      	b.n	8009d16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009d12:	2300      	movs	r3, #0
 8009d14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d16:	697b      	ldr	r3, [r7, #20]
	}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3728      	adds	r7, #40	@ 0x28
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b08c      	sub	sp, #48	@ 0x30
 8009d24:	af04      	add	r7, sp, #16
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	603b      	str	r3, [r7, #0]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009d30:	88fb      	ldrh	r3, [r7, #6]
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4618      	mov	r0, r3
 8009d36:	f001 fc79 	bl	800b62c <pvPortMalloc>
 8009d3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d00e      	beq.n	8009d60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009d42:	20a8      	movs	r0, #168	@ 0xa8
 8009d44:	f001 fc72 	bl	800b62c <pvPortMalloc>
 8009d48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d003      	beq.n	8009d58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	697a      	ldr	r2, [r7, #20]
 8009d54:	631a      	str	r2, [r3, #48]	@ 0x30
 8009d56:	e005      	b.n	8009d64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009d58:	6978      	ldr	r0, [r7, #20]
 8009d5a:	f001 fd35 	bl	800b7c8 <vPortFree>
 8009d5e:	e001      	b.n	8009d64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d60:	2300      	movs	r3, #0
 8009d62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d64:	69fb      	ldr	r3, [r7, #28]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d017      	beq.n	8009d9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d72:	88fa      	ldrh	r2, [r7, #6]
 8009d74:	2300      	movs	r3, #0
 8009d76:	9303      	str	r3, [sp, #12]
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	9302      	str	r3, [sp, #8]
 8009d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7e:	9301      	str	r3, [sp, #4]
 8009d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	68b9      	ldr	r1, [r7, #8]
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f000 f80f 	bl	8009dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d8e:	69f8      	ldr	r0, [r7, #28]
 8009d90:	f000 f8b4 	bl	8009efc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d94:	2301      	movs	r3, #1
 8009d96:	61bb      	str	r3, [r7, #24]
 8009d98:	e002      	b.n	8009da0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009da0:	69bb      	ldr	r3, [r7, #24]
	}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3720      	adds	r7, #32
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
	...

08009dac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b088      	sub	sp, #32
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]
 8009db8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dbc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	21a5      	movs	r1, #165	@ 0xa5
 8009dc6:	f001 fe1f 	bl	800ba08 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	4413      	add	r3, r2
 8009dda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009ddc:	69bb      	ldr	r3, [r7, #24]
 8009dde:	f023 0307 	bic.w	r3, r3, #7
 8009de2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009de4:	69bb      	ldr	r3, [r7, #24]
 8009de6:	f003 0307 	and.w	r3, r3, #7
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00b      	beq.n	8009e06 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	617b      	str	r3, [r7, #20]
}
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	e7fd      	b.n	8009e02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d01f      	beq.n	8009e4c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	61fb      	str	r3, [r7, #28]
 8009e10:	e012      	b.n	8009e38 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	69fb      	ldr	r3, [r7, #28]
 8009e16:	4413      	add	r3, r2
 8009e18:	7819      	ldrb	r1, [r3, #0]
 8009e1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	4413      	add	r3, r2
 8009e20:	3334      	adds	r3, #52	@ 0x34
 8009e22:	460a      	mov	r2, r1
 8009e24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009e26:	68ba      	ldr	r2, [r7, #8]
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d006      	beq.n	8009e40 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	3301      	adds	r3, #1
 8009e36:	61fb      	str	r3, [r7, #28]
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	2b0f      	cmp	r3, #15
 8009e3c:	d9e9      	bls.n	8009e12 <prvInitialiseNewTask+0x66>
 8009e3e:	e000      	b.n	8009e42 <prvInitialiseNewTask+0x96>
			{
				break;
 8009e40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009e4a:	e003      	b.n	8009e54 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e56:	2b37      	cmp	r3, #55	@ 0x37
 8009e58:	d901      	bls.n	8009e5e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009e5a:	2337      	movs	r3, #55	@ 0x37
 8009e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e72:	3304      	adds	r3, #4
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7ff f965 	bl	8009144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7c:	3318      	adds	r3, #24
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7ff f960 	bl	8009144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eac:	3354      	adds	r3, #84	@ 0x54
 8009eae:	224c      	movs	r2, #76	@ 0x4c
 8009eb0:	2100      	movs	r1, #0
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f001 fda8 	bl	800ba08 <memset>
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eba:	4a0d      	ldr	r2, [pc, #52]	@ (8009ef0 <prvInitialiseNewTask+0x144>)
 8009ebc:	659a      	str	r2, [r3, #88]	@ 0x58
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8009ef4 <prvInitialiseNewTask+0x148>)
 8009ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8009ef8 <prvInitialiseNewTask+0x14c>)
 8009ec8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009eca:	683a      	ldr	r2, [r7, #0]
 8009ecc:	68f9      	ldr	r1, [r7, #12]
 8009ece:	69b8      	ldr	r0, [r7, #24]
 8009ed0:	f001 f95a 	bl	800b188 <pxPortInitialiseStack>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d002      	beq.n	8009ee6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ee4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ee6:	bf00      	nop
 8009ee8:	3720      	adds	r7, #32
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	20001d9c 	.word	0x20001d9c
 8009ef4:	20001e04 	.word	0x20001e04
 8009ef8:	20001e6c 	.word	0x20001e6c

08009efc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f04:	f001 fa70 	bl	800b3e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f08:	4b2d      	ldr	r3, [pc, #180]	@ (8009fc0 <prvAddNewTaskToReadyList+0xc4>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8009fc0 <prvAddNewTaskToReadyList+0xc4>)
 8009f10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f12:	4b2c      	ldr	r3, [pc, #176]	@ (8009fc4 <prvAddNewTaskToReadyList+0xc8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d109      	bne.n	8009f2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f1a:	4a2a      	ldr	r2, [pc, #168]	@ (8009fc4 <prvAddNewTaskToReadyList+0xc8>)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f20:	4b27      	ldr	r3, [pc, #156]	@ (8009fc0 <prvAddNewTaskToReadyList+0xc4>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d110      	bne.n	8009f4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f28:	f000 fc2e 	bl	800a788 <prvInitialiseTaskLists>
 8009f2c:	e00d      	b.n	8009f4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f2e:	4b26      	ldr	r3, [pc, #152]	@ (8009fc8 <prvAddNewTaskToReadyList+0xcc>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d109      	bne.n	8009f4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f36:	4b23      	ldr	r3, [pc, #140]	@ (8009fc4 <prvAddNewTaskToReadyList+0xc8>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d802      	bhi.n	8009f4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009f44:	4a1f      	ldr	r2, [pc, #124]	@ (8009fc4 <prvAddNewTaskToReadyList+0xc8>)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009f4a:	4b20      	ldr	r3, [pc, #128]	@ (8009fcc <prvAddNewTaskToReadyList+0xd0>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	4a1e      	ldr	r2, [pc, #120]	@ (8009fcc <prvAddNewTaskToReadyList+0xd0>)
 8009f52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009f54:	4b1d      	ldr	r3, [pc, #116]	@ (8009fcc <prvAddNewTaskToReadyList+0xd0>)
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f60:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd0 <prvAddNewTaskToReadyList+0xd4>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d903      	bls.n	8009f70 <prvAddNewTaskToReadyList+0x74>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6c:	4a18      	ldr	r2, [pc, #96]	@ (8009fd0 <prvAddNewTaskToReadyList+0xd4>)
 8009f6e:	6013      	str	r3, [r2, #0]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f74:	4613      	mov	r3, r2
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	4413      	add	r3, r2
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	4a15      	ldr	r2, [pc, #84]	@ (8009fd4 <prvAddNewTaskToReadyList+0xd8>)
 8009f7e:	441a      	add	r2, r3
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	3304      	adds	r3, #4
 8009f84:	4619      	mov	r1, r3
 8009f86:	4610      	mov	r0, r2
 8009f88:	f7ff f8e9 	bl	800915e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f8c:	f001 fa5e 	bl	800b44c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f90:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc8 <prvAddNewTaskToReadyList+0xcc>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00e      	beq.n	8009fb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f98:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc4 <prvAddNewTaskToReadyList+0xc8>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d207      	bcs.n	8009fb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8009fd8 <prvAddNewTaskToReadyList+0xdc>)
 8009fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fac:	601a      	str	r2, [r3, #0]
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fb6:	bf00      	nop
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	2000101c 	.word	0x2000101c
 8009fc4:	20000b48 	.word	0x20000b48
 8009fc8:	20001028 	.word	0x20001028
 8009fcc:	20001038 	.word	0x20001038
 8009fd0:	20001024 	.word	0x20001024
 8009fd4:	20000b4c 	.word	0x20000b4c
 8009fd8:	e000ed04 	.word	0xe000ed04

08009fdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d018      	beq.n	800a020 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009fee:	4b14      	ldr	r3, [pc, #80]	@ (800a040 <vTaskDelay+0x64>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d00b      	beq.n	800a00e <vTaskDelay+0x32>
	__asm volatile
 8009ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffa:	f383 8811 	msr	BASEPRI, r3
 8009ffe:	f3bf 8f6f 	isb	sy
 800a002:	f3bf 8f4f 	dsb	sy
 800a006:	60bb      	str	r3, [r7, #8]
}
 800a008:	bf00      	nop
 800a00a:	bf00      	nop
 800a00c:	e7fd      	b.n	800a00a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a00e:	f000 f88b 	bl	800a128 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a012:	2100      	movs	r1, #0
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fd09 	bl	800aa2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a01a:	f000 f893 	bl	800a144 <xTaskResumeAll>
 800a01e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d107      	bne.n	800a036 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a026:	4b07      	ldr	r3, [pc, #28]	@ (800a044 <vTaskDelay+0x68>)
 800a028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a02c:	601a      	str	r2, [r3, #0]
 800a02e:	f3bf 8f4f 	dsb	sy
 800a032:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a036:	bf00      	nop
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	20001044 	.word	0x20001044
 800a044:	e000ed04 	.word	0xe000ed04

0800a048 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b08a      	sub	sp, #40	@ 0x28
 800a04c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a04e:	2300      	movs	r3, #0
 800a050:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a052:	2300      	movs	r3, #0
 800a054:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a056:	463a      	mov	r2, r7
 800a058:	1d39      	adds	r1, r7, #4
 800a05a:	f107 0308 	add.w	r3, r7, #8
 800a05e:	4618      	mov	r0, r3
 800a060:	f7ff f81c 	bl	800909c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	68ba      	ldr	r2, [r7, #8]
 800a06a:	9202      	str	r2, [sp, #8]
 800a06c:	9301      	str	r3, [sp, #4]
 800a06e:	2300      	movs	r3, #0
 800a070:	9300      	str	r3, [sp, #0]
 800a072:	2300      	movs	r3, #0
 800a074:	460a      	mov	r2, r1
 800a076:	4924      	ldr	r1, [pc, #144]	@ (800a108 <vTaskStartScheduler+0xc0>)
 800a078:	4824      	ldr	r0, [pc, #144]	@ (800a10c <vTaskStartScheduler+0xc4>)
 800a07a:	f7ff fdf1 	bl	8009c60 <xTaskCreateStatic>
 800a07e:	4603      	mov	r3, r0
 800a080:	4a23      	ldr	r2, [pc, #140]	@ (800a110 <vTaskStartScheduler+0xc8>)
 800a082:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a084:	4b22      	ldr	r3, [pc, #136]	@ (800a110 <vTaskStartScheduler+0xc8>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d002      	beq.n	800a092 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a08c:	2301      	movs	r3, #1
 800a08e:	617b      	str	r3, [r7, #20]
 800a090:	e001      	b.n	800a096 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a092:	2300      	movs	r3, #0
 800a094:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d102      	bne.n	800a0a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a09c:	f000 fd1a 	bl	800aad4 <xTimerCreateTimerTask>
 800a0a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d11b      	bne.n	800a0e0 <vTaskStartScheduler+0x98>
	__asm volatile
 800a0a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ac:	f383 8811 	msr	BASEPRI, r3
 800a0b0:	f3bf 8f6f 	isb	sy
 800a0b4:	f3bf 8f4f 	dsb	sy
 800a0b8:	613b      	str	r3, [r7, #16]
}
 800a0ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a0bc:	4b15      	ldr	r3, [pc, #84]	@ (800a114 <vTaskStartScheduler+0xcc>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	3354      	adds	r3, #84	@ 0x54
 800a0c2:	4a15      	ldr	r2, [pc, #84]	@ (800a118 <vTaskStartScheduler+0xd0>)
 800a0c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a0c6:	4b15      	ldr	r3, [pc, #84]	@ (800a11c <vTaskStartScheduler+0xd4>)
 800a0c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a0ce:	4b14      	ldr	r3, [pc, #80]	@ (800a120 <vTaskStartScheduler+0xd8>)
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a0d4:	4b13      	ldr	r3, [pc, #76]	@ (800a124 <vTaskStartScheduler+0xdc>)
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a0da:	f001 f8e1 	bl	800b2a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a0de:	e00f      	b.n	800a100 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a0e0:	697b      	ldr	r3, [r7, #20]
 800a0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0e6:	d10b      	bne.n	800a100 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a0e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ec:	f383 8811 	msr	BASEPRI, r3
 800a0f0:	f3bf 8f6f 	isb	sy
 800a0f4:	f3bf 8f4f 	dsb	sy
 800a0f8:	60fb      	str	r3, [r7, #12]
}
 800a0fa:	bf00      	nop
 800a0fc:	bf00      	nop
 800a0fe:	e7fd      	b.n	800a0fc <vTaskStartScheduler+0xb4>
}
 800a100:	bf00      	nop
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	0800bc24 	.word	0x0800bc24
 800a10c:	0800a759 	.word	0x0800a759
 800a110:	20001040 	.word	0x20001040
 800a114:	20000b48 	.word	0x20000b48
 800a118:	2000003c 	.word	0x2000003c
 800a11c:	2000103c 	.word	0x2000103c
 800a120:	20001028 	.word	0x20001028
 800a124:	20001020 	.word	0x20001020

0800a128 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a128:	b480      	push	{r7}
 800a12a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a12c:	4b04      	ldr	r3, [pc, #16]	@ (800a140 <vTaskSuspendAll+0x18>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	3301      	adds	r3, #1
 800a132:	4a03      	ldr	r2, [pc, #12]	@ (800a140 <vTaskSuspendAll+0x18>)
 800a134:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a136:	bf00      	nop
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr
 800a140:	20001044 	.word	0x20001044

0800a144 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a14a:	2300      	movs	r3, #0
 800a14c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a14e:	2300      	movs	r3, #0
 800a150:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a152:	4b42      	ldr	r3, [pc, #264]	@ (800a25c <xTaskResumeAll+0x118>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10b      	bne.n	800a172 <xTaskResumeAll+0x2e>
	__asm volatile
 800a15a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15e:	f383 8811 	msr	BASEPRI, r3
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	603b      	str	r3, [r7, #0]
}
 800a16c:	bf00      	nop
 800a16e:	bf00      	nop
 800a170:	e7fd      	b.n	800a16e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a172:	f001 f939 	bl	800b3e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a176:	4b39      	ldr	r3, [pc, #228]	@ (800a25c <xTaskResumeAll+0x118>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3b01      	subs	r3, #1
 800a17c:	4a37      	ldr	r2, [pc, #220]	@ (800a25c <xTaskResumeAll+0x118>)
 800a17e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a180:	4b36      	ldr	r3, [pc, #216]	@ (800a25c <xTaskResumeAll+0x118>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d162      	bne.n	800a24e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a188:	4b35      	ldr	r3, [pc, #212]	@ (800a260 <xTaskResumeAll+0x11c>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d05e      	beq.n	800a24e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a190:	e02f      	b.n	800a1f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a192:	4b34      	ldr	r3, [pc, #208]	@ (800a264 <xTaskResumeAll+0x120>)
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	68db      	ldr	r3, [r3, #12]
 800a198:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	3318      	adds	r3, #24
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7ff f83a 	bl	8009218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	3304      	adds	r3, #4
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f7ff f835 	bl	8009218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1b2:	4b2d      	ldr	r3, [pc, #180]	@ (800a268 <xTaskResumeAll+0x124>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d903      	bls.n	800a1c2 <xTaskResumeAll+0x7e>
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1be:	4a2a      	ldr	r2, [pc, #168]	@ (800a268 <xTaskResumeAll+0x124>)
 800a1c0:	6013      	str	r3, [r2, #0]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	4413      	add	r3, r2
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	4a27      	ldr	r2, [pc, #156]	@ (800a26c <xTaskResumeAll+0x128>)
 800a1d0:	441a      	add	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	3304      	adds	r3, #4
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	4610      	mov	r0, r2
 800a1da:	f7fe ffc0 	bl	800915e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e2:	4b23      	ldr	r3, [pc, #140]	@ (800a270 <xTaskResumeAll+0x12c>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d302      	bcc.n	800a1f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a1ec:	4b21      	ldr	r3, [pc, #132]	@ (800a274 <xTaskResumeAll+0x130>)
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1f2:	4b1c      	ldr	r3, [pc, #112]	@ (800a264 <xTaskResumeAll+0x120>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1cb      	bne.n	800a192 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d001      	beq.n	800a204 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a200:	f000 fb66 	bl	800a8d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a204:	4b1c      	ldr	r3, [pc, #112]	@ (800a278 <xTaskResumeAll+0x134>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d010      	beq.n	800a232 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a210:	f000 f846 	bl	800a2a0 <xTaskIncrementTick>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d002      	beq.n	800a220 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a21a:	4b16      	ldr	r3, [pc, #88]	@ (800a274 <xTaskResumeAll+0x130>)
 800a21c:	2201      	movs	r2, #1
 800a21e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	3b01      	subs	r3, #1
 800a224:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d1f1      	bne.n	800a210 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a22c:	4b12      	ldr	r3, [pc, #72]	@ (800a278 <xTaskResumeAll+0x134>)
 800a22e:	2200      	movs	r2, #0
 800a230:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a232:	4b10      	ldr	r3, [pc, #64]	@ (800a274 <xTaskResumeAll+0x130>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d009      	beq.n	800a24e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a23a:	2301      	movs	r3, #1
 800a23c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a23e:	4b0f      	ldr	r3, [pc, #60]	@ (800a27c <xTaskResumeAll+0x138>)
 800a240:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	f3bf 8f4f 	dsb	sy
 800a24a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a24e:	f001 f8fd 	bl	800b44c <vPortExitCritical>

	return xAlreadyYielded;
 800a252:	68bb      	ldr	r3, [r7, #8]
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	20001044 	.word	0x20001044
 800a260:	2000101c 	.word	0x2000101c
 800a264:	20000fdc 	.word	0x20000fdc
 800a268:	20001024 	.word	0x20001024
 800a26c:	20000b4c 	.word	0x20000b4c
 800a270:	20000b48 	.word	0x20000b48
 800a274:	20001030 	.word	0x20001030
 800a278:	2000102c 	.word	0x2000102c
 800a27c:	e000ed04 	.word	0xe000ed04

0800a280 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a286:	4b05      	ldr	r3, [pc, #20]	@ (800a29c <xTaskGetTickCount+0x1c>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a28c:	687b      	ldr	r3, [r7, #4]
}
 800a28e:	4618      	mov	r0, r3
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
 800a29a:	bf00      	nop
 800a29c:	20001020 	.word	0x20001020

0800a2a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2aa:	4b4f      	ldr	r3, [pc, #316]	@ (800a3e8 <xTaskIncrementTick+0x148>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f040 8090 	bne.w	800a3d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a2b4:	4b4d      	ldr	r3, [pc, #308]	@ (800a3ec <xTaskIncrementTick+0x14c>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a2bc:	4a4b      	ldr	r2, [pc, #300]	@ (800a3ec <xTaskIncrementTick+0x14c>)
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d121      	bne.n	800a30c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a2c8:	4b49      	ldr	r3, [pc, #292]	@ (800a3f0 <xTaskIncrementTick+0x150>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00b      	beq.n	800a2ea <xTaskIncrementTick+0x4a>
	__asm volatile
 800a2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	603b      	str	r3, [r7, #0]
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop
 800a2e8:	e7fd      	b.n	800a2e6 <xTaskIncrementTick+0x46>
 800a2ea:	4b41      	ldr	r3, [pc, #260]	@ (800a3f0 <xTaskIncrementTick+0x150>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	60fb      	str	r3, [r7, #12]
 800a2f0:	4b40      	ldr	r3, [pc, #256]	@ (800a3f4 <xTaskIncrementTick+0x154>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a3e      	ldr	r2, [pc, #248]	@ (800a3f0 <xTaskIncrementTick+0x150>)
 800a2f6:	6013      	str	r3, [r2, #0]
 800a2f8:	4a3e      	ldr	r2, [pc, #248]	@ (800a3f4 <xTaskIncrementTick+0x154>)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	6013      	str	r3, [r2, #0]
 800a2fe:	4b3e      	ldr	r3, [pc, #248]	@ (800a3f8 <xTaskIncrementTick+0x158>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	3301      	adds	r3, #1
 800a304:	4a3c      	ldr	r2, [pc, #240]	@ (800a3f8 <xTaskIncrementTick+0x158>)
 800a306:	6013      	str	r3, [r2, #0]
 800a308:	f000 fae2 	bl	800a8d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a30c:	4b3b      	ldr	r3, [pc, #236]	@ (800a3fc <xTaskIncrementTick+0x15c>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	693a      	ldr	r2, [r7, #16]
 800a312:	429a      	cmp	r2, r3
 800a314:	d349      	bcc.n	800a3aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a316:	4b36      	ldr	r3, [pc, #216]	@ (800a3f0 <xTaskIncrementTick+0x150>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d104      	bne.n	800a32a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a320:	4b36      	ldr	r3, [pc, #216]	@ (800a3fc <xTaskIncrementTick+0x15c>)
 800a322:	f04f 32ff 	mov.w	r2, #4294967295
 800a326:	601a      	str	r2, [r3, #0]
					break;
 800a328:	e03f      	b.n	800a3aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a32a:	4b31      	ldr	r3, [pc, #196]	@ (800a3f0 <xTaskIncrementTick+0x150>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a33a:	693a      	ldr	r2, [r7, #16]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	429a      	cmp	r2, r3
 800a340:	d203      	bcs.n	800a34a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a342:	4a2e      	ldr	r2, [pc, #184]	@ (800a3fc <xTaskIncrementTick+0x15c>)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a348:	e02f      	b.n	800a3aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	3304      	adds	r3, #4
 800a34e:	4618      	mov	r0, r3
 800a350:	f7fe ff62 	bl	8009218 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d004      	beq.n	800a366 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	3318      	adds	r3, #24
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe ff59 	bl	8009218 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a36a:	4b25      	ldr	r3, [pc, #148]	@ (800a400 <xTaskIncrementTick+0x160>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d903      	bls.n	800a37a <xTaskIncrementTick+0xda>
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a376:	4a22      	ldr	r2, [pc, #136]	@ (800a400 <xTaskIncrementTick+0x160>)
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	4613      	mov	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	4a1f      	ldr	r2, [pc, #124]	@ (800a404 <xTaskIncrementTick+0x164>)
 800a388:	441a      	add	r2, r3
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	3304      	adds	r3, #4
 800a38e:	4619      	mov	r1, r3
 800a390:	4610      	mov	r0, r2
 800a392:	f7fe fee4 	bl	800915e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a39a:	4b1b      	ldr	r3, [pc, #108]	@ (800a408 <xTaskIncrementTick+0x168>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a0:	429a      	cmp	r2, r3
 800a3a2:	d3b8      	bcc.n	800a316 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3a8:	e7b5      	b.n	800a316 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a3aa:	4b17      	ldr	r3, [pc, #92]	@ (800a408 <xTaskIncrementTick+0x168>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b0:	4914      	ldr	r1, [pc, #80]	@ (800a404 <xTaskIncrementTick+0x164>)
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	4413      	add	r3, r2
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	440b      	add	r3, r1
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d901      	bls.n	800a3c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a3c6:	4b11      	ldr	r3, [pc, #68]	@ (800a40c <xTaskIncrementTick+0x16c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d007      	beq.n	800a3de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	617b      	str	r3, [r7, #20]
 800a3d2:	e004      	b.n	800a3de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a3d4:	4b0e      	ldr	r3, [pc, #56]	@ (800a410 <xTaskIncrementTick+0x170>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	4a0d      	ldr	r2, [pc, #52]	@ (800a410 <xTaskIncrementTick+0x170>)
 800a3dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a3de:	697b      	ldr	r3, [r7, #20]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3718      	adds	r7, #24
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	20001044 	.word	0x20001044
 800a3ec:	20001020 	.word	0x20001020
 800a3f0:	20000fd4 	.word	0x20000fd4
 800a3f4:	20000fd8 	.word	0x20000fd8
 800a3f8:	20001034 	.word	0x20001034
 800a3fc:	2000103c 	.word	0x2000103c
 800a400:	20001024 	.word	0x20001024
 800a404:	20000b4c 	.word	0x20000b4c
 800a408:	20000b48 	.word	0x20000b48
 800a40c:	20001030 	.word	0x20001030
 800a410:	2000102c 	.word	0x2000102c

0800a414 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a414:	b480      	push	{r7}
 800a416:	b085      	sub	sp, #20
 800a418:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a41a:	4b2b      	ldr	r3, [pc, #172]	@ (800a4c8 <vTaskSwitchContext+0xb4>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d003      	beq.n	800a42a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a422:	4b2a      	ldr	r3, [pc, #168]	@ (800a4cc <vTaskSwitchContext+0xb8>)
 800a424:	2201      	movs	r2, #1
 800a426:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a428:	e047      	b.n	800a4ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a42a:	4b28      	ldr	r3, [pc, #160]	@ (800a4cc <vTaskSwitchContext+0xb8>)
 800a42c:	2200      	movs	r2, #0
 800a42e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a430:	4b27      	ldr	r3, [pc, #156]	@ (800a4d0 <vTaskSwitchContext+0xbc>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	60fb      	str	r3, [r7, #12]
 800a436:	e011      	b.n	800a45c <vTaskSwitchContext+0x48>
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d10b      	bne.n	800a456 <vTaskSwitchContext+0x42>
	__asm volatile
 800a43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a442:	f383 8811 	msr	BASEPRI, r3
 800a446:	f3bf 8f6f 	isb	sy
 800a44a:	f3bf 8f4f 	dsb	sy
 800a44e:	607b      	str	r3, [r7, #4]
}
 800a450:	bf00      	nop
 800a452:	bf00      	nop
 800a454:	e7fd      	b.n	800a452 <vTaskSwitchContext+0x3e>
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	3b01      	subs	r3, #1
 800a45a:	60fb      	str	r3, [r7, #12]
 800a45c:	491d      	ldr	r1, [pc, #116]	@ (800a4d4 <vTaskSwitchContext+0xc0>)
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4613      	mov	r3, r2
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	4413      	add	r3, r2
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	440b      	add	r3, r1
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d0e3      	beq.n	800a438 <vTaskSwitchContext+0x24>
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	4613      	mov	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	4a16      	ldr	r2, [pc, #88]	@ (800a4d4 <vTaskSwitchContext+0xc0>)
 800a47c:	4413      	add	r3, r2
 800a47e:	60bb      	str	r3, [r7, #8]
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	605a      	str	r2, [r3, #4]
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	685a      	ldr	r2, [r3, #4]
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	3308      	adds	r3, #8
 800a492:	429a      	cmp	r2, r3
 800a494:	d104      	bne.n	800a4a0 <vTaskSwitchContext+0x8c>
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	685a      	ldr	r2, [r3, #4]
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	605a      	str	r2, [r3, #4]
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a4d8 <vTaskSwitchContext+0xc4>)
 800a4a8:	6013      	str	r3, [r2, #0]
 800a4aa:	4a09      	ldr	r2, [pc, #36]	@ (800a4d0 <vTaskSwitchContext+0xbc>)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a4b0:	4b09      	ldr	r3, [pc, #36]	@ (800a4d8 <vTaskSwitchContext+0xc4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	3354      	adds	r3, #84	@ 0x54
 800a4b6:	4a09      	ldr	r2, [pc, #36]	@ (800a4dc <vTaskSwitchContext+0xc8>)
 800a4b8:	6013      	str	r3, [r2, #0]
}
 800a4ba:	bf00      	nop
 800a4bc:	3714      	adds	r7, #20
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr
 800a4c6:	bf00      	nop
 800a4c8:	20001044 	.word	0x20001044
 800a4cc:	20001030 	.word	0x20001030
 800a4d0:	20001024 	.word	0x20001024
 800a4d4:	20000b4c 	.word	0x20000b4c
 800a4d8:	20000b48 	.word	0x20000b48
 800a4dc:	2000003c 	.word	0x2000003c

0800a4e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d10b      	bne.n	800a508 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f4:	f383 8811 	msr	BASEPRI, r3
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	60fb      	str	r3, [r7, #12]
}
 800a502:	bf00      	nop
 800a504:	bf00      	nop
 800a506:	e7fd      	b.n	800a504 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a508:	4b07      	ldr	r3, [pc, #28]	@ (800a528 <vTaskPlaceOnEventList+0x48>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3318      	adds	r3, #24
 800a50e:	4619      	mov	r1, r3
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f7fe fe48 	bl	80091a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a516:	2101      	movs	r1, #1
 800a518:	6838      	ldr	r0, [r7, #0]
 800a51a:	f000 fa87 	bl	800aa2c <prvAddCurrentTaskToDelayedList>
}
 800a51e:	bf00      	nop
 800a520:	3710      	adds	r7, #16
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	20000b48 	.word	0x20000b48

0800a52c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b086      	sub	sp, #24
 800a530:	af00      	add	r7, sp, #0
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d10b      	bne.n	800a556 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	617b      	str	r3, [r7, #20]
}
 800a550:	bf00      	nop
 800a552:	bf00      	nop
 800a554:	e7fd      	b.n	800a552 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a556:	4b0a      	ldr	r3, [pc, #40]	@ (800a580 <vTaskPlaceOnEventListRestricted+0x54>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	3318      	adds	r3, #24
 800a55c:	4619      	mov	r1, r3
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f7fe fdfd 	bl	800915e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d002      	beq.n	800a570 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a56a:	f04f 33ff 	mov.w	r3, #4294967295
 800a56e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a570:	6879      	ldr	r1, [r7, #4]
 800a572:	68b8      	ldr	r0, [r7, #8]
 800a574:	f000 fa5a 	bl	800aa2c <prvAddCurrentTaskToDelayedList>
	}
 800a578:	bf00      	nop
 800a57a:	3718      	adds	r7, #24
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	20000b48 	.word	0x20000b48

0800a584 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	68db      	ldr	r3, [r3, #12]
 800a590:	68db      	ldr	r3, [r3, #12]
 800a592:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10b      	bne.n	800a5b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	60fb      	str	r3, [r7, #12]
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	e7fd      	b.n	800a5ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	3318      	adds	r3, #24
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fe fe2e 	bl	8009218 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5bc:	4b1d      	ldr	r3, [pc, #116]	@ (800a634 <xTaskRemoveFromEventList+0xb0>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d11d      	bne.n	800a600 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	3304      	adds	r3, #4
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f7fe fe25 	bl	8009218 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d2:	4b19      	ldr	r3, [pc, #100]	@ (800a638 <xTaskRemoveFromEventList+0xb4>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d903      	bls.n	800a5e2 <xTaskRemoveFromEventList+0x5e>
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5de:	4a16      	ldr	r2, [pc, #88]	@ (800a638 <xTaskRemoveFromEventList+0xb4>)
 800a5e0:	6013      	str	r3, [r2, #0]
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	4413      	add	r3, r2
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	4a13      	ldr	r2, [pc, #76]	@ (800a63c <xTaskRemoveFromEventList+0xb8>)
 800a5f0:	441a      	add	r2, r3
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	3304      	adds	r3, #4
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	4610      	mov	r0, r2
 800a5fa:	f7fe fdb0 	bl	800915e <vListInsertEnd>
 800a5fe:	e005      	b.n	800a60c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	3318      	adds	r3, #24
 800a604:	4619      	mov	r1, r3
 800a606:	480e      	ldr	r0, [pc, #56]	@ (800a640 <xTaskRemoveFromEventList+0xbc>)
 800a608:	f7fe fda9 	bl	800915e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a610:	4b0c      	ldr	r3, [pc, #48]	@ (800a644 <xTaskRemoveFromEventList+0xc0>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a616:	429a      	cmp	r2, r3
 800a618:	d905      	bls.n	800a626 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a61a:	2301      	movs	r3, #1
 800a61c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a61e:	4b0a      	ldr	r3, [pc, #40]	@ (800a648 <xTaskRemoveFromEventList+0xc4>)
 800a620:	2201      	movs	r2, #1
 800a622:	601a      	str	r2, [r3, #0]
 800a624:	e001      	b.n	800a62a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a626:	2300      	movs	r3, #0
 800a628:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a62a:	697b      	ldr	r3, [r7, #20]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3718      	adds	r7, #24
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	20001044 	.word	0x20001044
 800a638:	20001024 	.word	0x20001024
 800a63c:	20000b4c 	.word	0x20000b4c
 800a640:	20000fdc 	.word	0x20000fdc
 800a644:	20000b48 	.word	0x20000b48
 800a648:	20001030 	.word	0x20001030

0800a64c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a654:	4b06      	ldr	r3, [pc, #24]	@ (800a670 <vTaskInternalSetTimeOutState+0x24>)
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a65c:	4b05      	ldr	r3, [pc, #20]	@ (800a674 <vTaskInternalSetTimeOutState+0x28>)
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	605a      	str	r2, [r3, #4]
}
 800a664:	bf00      	nop
 800a666:	370c      	adds	r7, #12
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr
 800a670:	20001034 	.word	0x20001034
 800a674:	20001020 	.word	0x20001020

0800a678 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b088      	sub	sp, #32
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d10b      	bne.n	800a6a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68c:	f383 8811 	msr	BASEPRI, r3
 800a690:	f3bf 8f6f 	isb	sy
 800a694:	f3bf 8f4f 	dsb	sy
 800a698:	613b      	str	r3, [r7, #16]
}
 800a69a:	bf00      	nop
 800a69c:	bf00      	nop
 800a69e:	e7fd      	b.n	800a69c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d10b      	bne.n	800a6be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6aa:	f383 8811 	msr	BASEPRI, r3
 800a6ae:	f3bf 8f6f 	isb	sy
 800a6b2:	f3bf 8f4f 	dsb	sy
 800a6b6:	60fb      	str	r3, [r7, #12]
}
 800a6b8:	bf00      	nop
 800a6ba:	bf00      	nop
 800a6bc:	e7fd      	b.n	800a6ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a6be:	f000 fe93 	bl	800b3e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a6c2:	4b1d      	ldr	r3, [pc, #116]	@ (800a738 <xTaskCheckForTimeOut+0xc0>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	69ba      	ldr	r2, [r7, #24]
 800a6ce:	1ad3      	subs	r3, r2, r3
 800a6d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6da:	d102      	bne.n	800a6e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	61fb      	str	r3, [r7, #28]
 800a6e0:	e023      	b.n	800a72a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	4b15      	ldr	r3, [pc, #84]	@ (800a73c <xTaskCheckForTimeOut+0xc4>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d007      	beq.n	800a6fe <xTaskCheckForTimeOut+0x86>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	69ba      	ldr	r2, [r7, #24]
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d302      	bcc.n	800a6fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	61fb      	str	r3, [r7, #28]
 800a6fc:	e015      	b.n	800a72a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	429a      	cmp	r2, r3
 800a706:	d20b      	bcs.n	800a720 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	1ad2      	subs	r2, r2, r3
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f7ff ff99 	bl	800a64c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a71a:	2300      	movs	r3, #0
 800a71c:	61fb      	str	r3, [r7, #28]
 800a71e:	e004      	b.n	800a72a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a726:	2301      	movs	r3, #1
 800a728:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a72a:	f000 fe8f 	bl	800b44c <vPortExitCritical>

	return xReturn;
 800a72e:	69fb      	ldr	r3, [r7, #28]
}
 800a730:	4618      	mov	r0, r3
 800a732:	3720      	adds	r7, #32
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	20001020 	.word	0x20001020
 800a73c:	20001034 	.word	0x20001034

0800a740 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a740:	b480      	push	{r7}
 800a742:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a744:	4b03      	ldr	r3, [pc, #12]	@ (800a754 <vTaskMissedYield+0x14>)
 800a746:	2201      	movs	r2, #1
 800a748:	601a      	str	r2, [r3, #0]
}
 800a74a:	bf00      	nop
 800a74c:	46bd      	mov	sp, r7
 800a74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a752:	4770      	bx	lr
 800a754:	20001030 	.word	0x20001030

0800a758 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a760:	f000 f852 	bl	800a808 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a764:	4b06      	ldr	r3, [pc, #24]	@ (800a780 <prvIdleTask+0x28>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d9f9      	bls.n	800a760 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a76c:	4b05      	ldr	r3, [pc, #20]	@ (800a784 <prvIdleTask+0x2c>)
 800a76e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a772:	601a      	str	r2, [r3, #0]
 800a774:	f3bf 8f4f 	dsb	sy
 800a778:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a77c:	e7f0      	b.n	800a760 <prvIdleTask+0x8>
 800a77e:	bf00      	nop
 800a780:	20000b4c 	.word	0x20000b4c
 800a784:	e000ed04 	.word	0xe000ed04

0800a788 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a78e:	2300      	movs	r3, #0
 800a790:	607b      	str	r3, [r7, #4]
 800a792:	e00c      	b.n	800a7ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	4613      	mov	r3, r2
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	4413      	add	r3, r2
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	4a12      	ldr	r2, [pc, #72]	@ (800a7e8 <prvInitialiseTaskLists+0x60>)
 800a7a0:	4413      	add	r3, r2
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f7fe fcae 	bl	8009104 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	607b      	str	r3, [r7, #4]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2b37      	cmp	r3, #55	@ 0x37
 800a7b2:	d9ef      	bls.n	800a794 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a7b4:	480d      	ldr	r0, [pc, #52]	@ (800a7ec <prvInitialiseTaskLists+0x64>)
 800a7b6:	f7fe fca5 	bl	8009104 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a7ba:	480d      	ldr	r0, [pc, #52]	@ (800a7f0 <prvInitialiseTaskLists+0x68>)
 800a7bc:	f7fe fca2 	bl	8009104 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a7c0:	480c      	ldr	r0, [pc, #48]	@ (800a7f4 <prvInitialiseTaskLists+0x6c>)
 800a7c2:	f7fe fc9f 	bl	8009104 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a7c6:	480c      	ldr	r0, [pc, #48]	@ (800a7f8 <prvInitialiseTaskLists+0x70>)
 800a7c8:	f7fe fc9c 	bl	8009104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a7cc:	480b      	ldr	r0, [pc, #44]	@ (800a7fc <prvInitialiseTaskLists+0x74>)
 800a7ce:	f7fe fc99 	bl	8009104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a7d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a800 <prvInitialiseTaskLists+0x78>)
 800a7d4:	4a05      	ldr	r2, [pc, #20]	@ (800a7ec <prvInitialiseTaskLists+0x64>)
 800a7d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a7d8:	4b0a      	ldr	r3, [pc, #40]	@ (800a804 <prvInitialiseTaskLists+0x7c>)
 800a7da:	4a05      	ldr	r2, [pc, #20]	@ (800a7f0 <prvInitialiseTaskLists+0x68>)
 800a7dc:	601a      	str	r2, [r3, #0]
}
 800a7de:	bf00      	nop
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	20000b4c 	.word	0x20000b4c
 800a7ec:	20000fac 	.word	0x20000fac
 800a7f0:	20000fc0 	.word	0x20000fc0
 800a7f4:	20000fdc 	.word	0x20000fdc
 800a7f8:	20000ff0 	.word	0x20000ff0
 800a7fc:	20001008 	.word	0x20001008
 800a800:	20000fd4 	.word	0x20000fd4
 800a804:	20000fd8 	.word	0x20000fd8

0800a808 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b082      	sub	sp, #8
 800a80c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a80e:	e019      	b.n	800a844 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a810:	f000 fdea 	bl	800b3e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a814:	4b10      	ldr	r3, [pc, #64]	@ (800a858 <prvCheckTasksWaitingTermination+0x50>)
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	3304      	adds	r3, #4
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fcf9 	bl	8009218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a826:	4b0d      	ldr	r3, [pc, #52]	@ (800a85c <prvCheckTasksWaitingTermination+0x54>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	4a0b      	ldr	r2, [pc, #44]	@ (800a85c <prvCheckTasksWaitingTermination+0x54>)
 800a82e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a830:	4b0b      	ldr	r3, [pc, #44]	@ (800a860 <prvCheckTasksWaitingTermination+0x58>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	3b01      	subs	r3, #1
 800a836:	4a0a      	ldr	r2, [pc, #40]	@ (800a860 <prvCheckTasksWaitingTermination+0x58>)
 800a838:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a83a:	f000 fe07 	bl	800b44c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f810 	bl	800a864 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a844:	4b06      	ldr	r3, [pc, #24]	@ (800a860 <prvCheckTasksWaitingTermination+0x58>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1e1      	bne.n	800a810 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a84c:	bf00      	nop
 800a84e:	bf00      	nop
 800a850:	3708      	adds	r7, #8
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	20000ff0 	.word	0x20000ff0
 800a85c:	2000101c 	.word	0x2000101c
 800a860:	20001004 	.word	0x20001004

0800a864 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a864:	b580      	push	{r7, lr}
 800a866:	b084      	sub	sp, #16
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	3354      	adds	r3, #84	@ 0x54
 800a870:	4618      	mov	r0, r3
 800a872:	f001 f8d1 	bl	800ba18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d108      	bne.n	800a892 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a884:	4618      	mov	r0, r3
 800a886:	f000 ff9f 	bl	800b7c8 <vPortFree>
				vPortFree( pxTCB );
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 ff9c 	bl	800b7c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a890:	e019      	b.n	800a8c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d103      	bne.n	800a8a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 ff93 	bl	800b7c8 <vPortFree>
	}
 800a8a2:	e010      	b.n	800a8c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a8aa:	2b02      	cmp	r3, #2
 800a8ac:	d00b      	beq.n	800a8c6 <prvDeleteTCB+0x62>
	__asm volatile
 800a8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b2:	f383 8811 	msr	BASEPRI, r3
 800a8b6:	f3bf 8f6f 	isb	sy
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	60fb      	str	r3, [r7, #12]
}
 800a8c0:	bf00      	nop
 800a8c2:	bf00      	nop
 800a8c4:	e7fd      	b.n	800a8c2 <prvDeleteTCB+0x5e>
	}
 800a8c6:	bf00      	nop
 800a8c8:	3710      	adds	r7, #16
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
	...

0800a8d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a908 <prvResetNextTaskUnblockTime+0x38>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d104      	bne.n	800a8ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a8e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a90c <prvResetNextTaskUnblockTime+0x3c>)
 800a8e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a8e8:	e008      	b.n	800a8fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8ea:	4b07      	ldr	r3, [pc, #28]	@ (800a908 <prvResetNextTaskUnblockTime+0x38>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68db      	ldr	r3, [r3, #12]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	685b      	ldr	r3, [r3, #4]
 800a8f8:	4a04      	ldr	r2, [pc, #16]	@ (800a90c <prvResetNextTaskUnblockTime+0x3c>)
 800a8fa:	6013      	str	r3, [r2, #0]
}
 800a8fc:	bf00      	nop
 800a8fe:	370c      	adds	r7, #12
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	20000fd4 	.word	0x20000fd4
 800a90c:	2000103c 	.word	0x2000103c

0800a910 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a910:	b480      	push	{r7}
 800a912:	b083      	sub	sp, #12
 800a914:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a916:	4b0b      	ldr	r3, [pc, #44]	@ (800a944 <xTaskGetSchedulerState+0x34>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d102      	bne.n	800a924 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a91e:	2301      	movs	r3, #1
 800a920:	607b      	str	r3, [r7, #4]
 800a922:	e008      	b.n	800a936 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a924:	4b08      	ldr	r3, [pc, #32]	@ (800a948 <xTaskGetSchedulerState+0x38>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d102      	bne.n	800a932 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a92c:	2302      	movs	r3, #2
 800a92e:	607b      	str	r3, [r7, #4]
 800a930:	e001      	b.n	800a936 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a932:	2300      	movs	r3, #0
 800a934:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a936:	687b      	ldr	r3, [r7, #4]
	}
 800a938:	4618      	mov	r0, r3
 800a93a:	370c      	adds	r7, #12
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr
 800a944:	20001028 	.word	0x20001028
 800a948:	20001044 	.word	0x20001044

0800a94c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a958:	2300      	movs	r3, #0
 800a95a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d058      	beq.n	800aa14 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a962:	4b2f      	ldr	r3, [pc, #188]	@ (800aa20 <xTaskPriorityDisinherit+0xd4>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	693a      	ldr	r2, [r7, #16]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d00b      	beq.n	800a984 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a96c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a970:	f383 8811 	msr	BASEPRI, r3
 800a974:	f3bf 8f6f 	isb	sy
 800a978:	f3bf 8f4f 	dsb	sy
 800a97c:	60fb      	str	r3, [r7, #12]
}
 800a97e:	bf00      	nop
 800a980:	bf00      	nop
 800a982:	e7fd      	b.n	800a980 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d10b      	bne.n	800a9a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a98c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a990:	f383 8811 	msr	BASEPRI, r3
 800a994:	f3bf 8f6f 	isb	sy
 800a998:	f3bf 8f4f 	dsb	sy
 800a99c:	60bb      	str	r3, [r7, #8]
}
 800a99e:	bf00      	nop
 800a9a0:	bf00      	nop
 800a9a2:	e7fd      	b.n	800a9a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9a8:	1e5a      	subs	r2, r3, #1
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9b6:	429a      	cmp	r2, r3
 800a9b8:	d02c      	beq.n	800aa14 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d128      	bne.n	800aa14 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	3304      	adds	r3, #4
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7fe fc26 	bl	8009218 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9e4:	4b0f      	ldr	r3, [pc, #60]	@ (800aa24 <xTaskPriorityDisinherit+0xd8>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d903      	bls.n	800a9f4 <xTaskPriorityDisinherit+0xa8>
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f0:	4a0c      	ldr	r2, [pc, #48]	@ (800aa24 <xTaskPriorityDisinherit+0xd8>)
 800a9f2:	6013      	str	r3, [r2, #0]
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4413      	add	r3, r2
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4a09      	ldr	r2, [pc, #36]	@ (800aa28 <xTaskPriorityDisinherit+0xdc>)
 800aa02:	441a      	add	r2, r3
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	3304      	adds	r3, #4
 800aa08:	4619      	mov	r1, r3
 800aa0a:	4610      	mov	r0, r2
 800aa0c:	f7fe fba7 	bl	800915e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aa10:	2301      	movs	r3, #1
 800aa12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aa14:	697b      	ldr	r3, [r7, #20]
	}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	20000b48 	.word	0x20000b48
 800aa24:	20001024 	.word	0x20001024
 800aa28:	20000b4c 	.word	0x20000b4c

0800aa2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b084      	sub	sp, #16
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aa36:	4b21      	ldr	r3, [pc, #132]	@ (800aabc <prvAddCurrentTaskToDelayedList+0x90>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa3c:	4b20      	ldr	r3, [pc, #128]	@ (800aac0 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	3304      	adds	r3, #4
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7fe fbe8 	bl	8009218 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa4e:	d10a      	bne.n	800aa66 <prvAddCurrentTaskToDelayedList+0x3a>
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d007      	beq.n	800aa66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa56:	4b1a      	ldr	r3, [pc, #104]	@ (800aac0 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	4819      	ldr	r0, [pc, #100]	@ (800aac4 <prvAddCurrentTaskToDelayedList+0x98>)
 800aa60:	f7fe fb7d 	bl	800915e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800aa64:	e026      	b.n	800aab4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800aa66:	68fa      	ldr	r2, [r7, #12]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800aa6e:	4b14      	ldr	r3, [pc, #80]	@ (800aac0 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800aa76:	68ba      	ldr	r2, [r7, #8]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d209      	bcs.n	800aa92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa7e:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	4b0f      	ldr	r3, [pc, #60]	@ (800aac0 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	3304      	adds	r3, #4
 800aa88:	4619      	mov	r1, r3
 800aa8a:	4610      	mov	r0, r2
 800aa8c:	f7fe fb8b 	bl	80091a6 <vListInsert>
}
 800aa90:	e010      	b.n	800aab4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa92:	4b0e      	ldr	r3, [pc, #56]	@ (800aacc <prvAddCurrentTaskToDelayedList+0xa0>)
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	4b0a      	ldr	r3, [pc, #40]	@ (800aac0 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	3304      	adds	r3, #4
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4610      	mov	r0, r2
 800aaa0:	f7fe fb81 	bl	80091a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aaa4:	4b0a      	ldr	r3, [pc, #40]	@ (800aad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d202      	bcs.n	800aab4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aaae:	4a08      	ldr	r2, [pc, #32]	@ (800aad0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	6013      	str	r3, [r2, #0]
}
 800aab4:	bf00      	nop
 800aab6:	3710      	adds	r7, #16
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}
 800aabc:	20001020 	.word	0x20001020
 800aac0:	20000b48 	.word	0x20000b48
 800aac4:	20001008 	.word	0x20001008
 800aac8:	20000fd8 	.word	0x20000fd8
 800aacc:	20000fd4 	.word	0x20000fd4
 800aad0:	2000103c 	.word	0x2000103c

0800aad4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b08a      	sub	sp, #40	@ 0x28
 800aad8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aada:	2300      	movs	r3, #0
 800aadc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aade:	f000 fb13 	bl	800b108 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aae2:	4b1d      	ldr	r3, [pc, #116]	@ (800ab58 <xTimerCreateTimerTask+0x84>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d021      	beq.n	800ab2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aaea:	2300      	movs	r3, #0
 800aaec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aaf2:	1d3a      	adds	r2, r7, #4
 800aaf4:	f107 0108 	add.w	r1, r7, #8
 800aaf8:	f107 030c 	add.w	r3, r7, #12
 800aafc:	4618      	mov	r0, r3
 800aafe:	f7fe fae7 	bl	80090d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ab02:	6879      	ldr	r1, [r7, #4]
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	68fa      	ldr	r2, [r7, #12]
 800ab08:	9202      	str	r2, [sp, #8]
 800ab0a:	9301      	str	r3, [sp, #4]
 800ab0c:	2302      	movs	r3, #2
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	2300      	movs	r3, #0
 800ab12:	460a      	mov	r2, r1
 800ab14:	4911      	ldr	r1, [pc, #68]	@ (800ab5c <xTimerCreateTimerTask+0x88>)
 800ab16:	4812      	ldr	r0, [pc, #72]	@ (800ab60 <xTimerCreateTimerTask+0x8c>)
 800ab18:	f7ff f8a2 	bl	8009c60 <xTaskCreateStatic>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	4a11      	ldr	r2, [pc, #68]	@ (800ab64 <xTimerCreateTimerTask+0x90>)
 800ab20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ab22:	4b10      	ldr	r3, [pc, #64]	@ (800ab64 <xTimerCreateTimerTask+0x90>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d001      	beq.n	800ab2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10b      	bne.n	800ab4c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ab34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab38:	f383 8811 	msr	BASEPRI, r3
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	613b      	str	r3, [r7, #16]
}
 800ab46:	bf00      	nop
 800ab48:	bf00      	nop
 800ab4a:	e7fd      	b.n	800ab48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ab4c:	697b      	ldr	r3, [r7, #20]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3718      	adds	r7, #24
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	bf00      	nop
 800ab58:	20001078 	.word	0x20001078
 800ab5c:	0800bc2c 	.word	0x0800bc2c
 800ab60:	0800aca1 	.word	0x0800aca1
 800ab64:	2000107c 	.word	0x2000107c

0800ab68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b08a      	sub	sp, #40	@ 0x28
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	60b9      	str	r1, [r7, #8]
 800ab72:	607a      	str	r2, [r7, #4]
 800ab74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ab76:	2300      	movs	r3, #0
 800ab78:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d10b      	bne.n	800ab98 <xTimerGenericCommand+0x30>
	__asm volatile
 800ab80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab84:	f383 8811 	msr	BASEPRI, r3
 800ab88:	f3bf 8f6f 	isb	sy
 800ab8c:	f3bf 8f4f 	dsb	sy
 800ab90:	623b      	str	r3, [r7, #32]
}
 800ab92:	bf00      	nop
 800ab94:	bf00      	nop
 800ab96:	e7fd      	b.n	800ab94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ab98:	4b19      	ldr	r3, [pc, #100]	@ (800ac00 <xTimerGenericCommand+0x98>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d02a      	beq.n	800abf6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	2b05      	cmp	r3, #5
 800abb0:	dc18      	bgt.n	800abe4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800abb2:	f7ff fead 	bl	800a910 <xTaskGetSchedulerState>
 800abb6:	4603      	mov	r3, r0
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d109      	bne.n	800abd0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800abbc:	4b10      	ldr	r3, [pc, #64]	@ (800ac00 <xTimerGenericCommand+0x98>)
 800abbe:	6818      	ldr	r0, [r3, #0]
 800abc0:	f107 0110 	add.w	r1, r7, #16
 800abc4:	2300      	movs	r3, #0
 800abc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abc8:	f7fe fc5a 	bl	8009480 <xQueueGenericSend>
 800abcc:	6278      	str	r0, [r7, #36]	@ 0x24
 800abce:	e012      	b.n	800abf6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800abd0:	4b0b      	ldr	r3, [pc, #44]	@ (800ac00 <xTimerGenericCommand+0x98>)
 800abd2:	6818      	ldr	r0, [r3, #0]
 800abd4:	f107 0110 	add.w	r1, r7, #16
 800abd8:	2300      	movs	r3, #0
 800abda:	2200      	movs	r2, #0
 800abdc:	f7fe fc50 	bl	8009480 <xQueueGenericSend>
 800abe0:	6278      	str	r0, [r7, #36]	@ 0x24
 800abe2:	e008      	b.n	800abf6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800abe4:	4b06      	ldr	r3, [pc, #24]	@ (800ac00 <xTimerGenericCommand+0x98>)
 800abe6:	6818      	ldr	r0, [r3, #0]
 800abe8:	f107 0110 	add.w	r1, r7, #16
 800abec:	2300      	movs	r3, #0
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	f7fe fd48 	bl	8009684 <xQueueGenericSendFromISR>
 800abf4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3728      	adds	r7, #40	@ 0x28
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}
 800ac00:	20001078 	.word	0x20001078

0800ac04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b088      	sub	sp, #32
 800ac08:	af02      	add	r7, sp, #8
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac0e:	4b23      	ldr	r3, [pc, #140]	@ (800ac9c <prvProcessExpiredTimer+0x98>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68db      	ldr	r3, [r3, #12]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	3304      	adds	r3, #4
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fe fafb 	bl	8009218 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac28:	f003 0304 	and.w	r3, r3, #4
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d023      	beq.n	800ac78 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	699a      	ldr	r2, [r3, #24]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	18d1      	adds	r1, r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	683a      	ldr	r2, [r7, #0]
 800ac3c:	6978      	ldr	r0, [r7, #20]
 800ac3e:	f000 f8d5 	bl	800adec <prvInsertTimerInActiveList>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d020      	beq.n	800ac8a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ac48:	2300      	movs	r3, #0
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	687a      	ldr	r2, [r7, #4]
 800ac50:	2100      	movs	r1, #0
 800ac52:	6978      	ldr	r0, [r7, #20]
 800ac54:	f7ff ff88 	bl	800ab68 <xTimerGenericCommand>
 800ac58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d114      	bne.n	800ac8a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ac60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac64:	f383 8811 	msr	BASEPRI, r3
 800ac68:	f3bf 8f6f 	isb	sy
 800ac6c:	f3bf 8f4f 	dsb	sy
 800ac70:	60fb      	str	r3, [r7, #12]
}
 800ac72:	bf00      	nop
 800ac74:	bf00      	nop
 800ac76:	e7fd      	b.n	800ac74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac7e:	f023 0301 	bic.w	r3, r3, #1
 800ac82:	b2da      	uxtb	r2, r3
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	6a1b      	ldr	r3, [r3, #32]
 800ac8e:	6978      	ldr	r0, [r7, #20]
 800ac90:	4798      	blx	r3
}
 800ac92:	bf00      	nop
 800ac94:	3718      	adds	r7, #24
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	20001070 	.word	0x20001070

0800aca0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aca8:	f107 0308 	add.w	r3, r7, #8
 800acac:	4618      	mov	r0, r3
 800acae:	f000 f859 	bl	800ad64 <prvGetNextExpireTime>
 800acb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	4619      	mov	r1, r3
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f000 f805 	bl	800acc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800acbe:	f000 f8d7 	bl	800ae70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800acc2:	bf00      	nop
 800acc4:	e7f0      	b.n	800aca8 <prvTimerTask+0x8>
	...

0800acc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b084      	sub	sp, #16
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800acd2:	f7ff fa29 	bl	800a128 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acd6:	f107 0308 	add.w	r3, r7, #8
 800acda:	4618      	mov	r0, r3
 800acdc:	f000 f866 	bl	800adac <prvSampleTimeNow>
 800ace0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d130      	bne.n	800ad4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d10a      	bne.n	800ad04 <prvProcessTimerOrBlockTask+0x3c>
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	429a      	cmp	r2, r3
 800acf4:	d806      	bhi.n	800ad04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800acf6:	f7ff fa25 	bl	800a144 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800acfa:	68f9      	ldr	r1, [r7, #12]
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f7ff ff81 	bl	800ac04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ad02:	e024      	b.n	800ad4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d008      	beq.n	800ad1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ad0a:	4b13      	ldr	r3, [pc, #76]	@ (800ad58 <prvProcessTimerOrBlockTask+0x90>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d101      	bne.n	800ad18 <prvProcessTimerOrBlockTask+0x50>
 800ad14:	2301      	movs	r3, #1
 800ad16:	e000      	b.n	800ad1a <prvProcessTimerOrBlockTask+0x52>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ad1c:	4b0f      	ldr	r3, [pc, #60]	@ (800ad5c <prvProcessTimerOrBlockTask+0x94>)
 800ad1e:	6818      	ldr	r0, [r3, #0]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	1ad3      	subs	r3, r2, r3
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	4619      	mov	r1, r3
 800ad2a:	f7fe ff65 	bl	8009bf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ad2e:	f7ff fa09 	bl	800a144 <xTaskResumeAll>
 800ad32:	4603      	mov	r3, r0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10a      	bne.n	800ad4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ad38:	4b09      	ldr	r3, [pc, #36]	@ (800ad60 <prvProcessTimerOrBlockTask+0x98>)
 800ad3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad3e:	601a      	str	r2, [r3, #0]
 800ad40:	f3bf 8f4f 	dsb	sy
 800ad44:	f3bf 8f6f 	isb	sy
}
 800ad48:	e001      	b.n	800ad4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ad4a:	f7ff f9fb 	bl	800a144 <xTaskResumeAll>
}
 800ad4e:	bf00      	nop
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	20001074 	.word	0x20001074
 800ad5c:	20001078 	.word	0x20001078
 800ad60:	e000ed04 	.word	0xe000ed04

0800ad64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ad64:	b480      	push	{r7}
 800ad66:	b085      	sub	sp, #20
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ad6c:	4b0e      	ldr	r3, [pc, #56]	@ (800ada8 <prvGetNextExpireTime+0x44>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d101      	bne.n	800ad7a <prvGetNextExpireTime+0x16>
 800ad76:	2201      	movs	r2, #1
 800ad78:	e000      	b.n	800ad7c <prvGetNextExpireTime+0x18>
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d105      	bne.n	800ad94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad88:	4b07      	ldr	r3, [pc, #28]	@ (800ada8 <prvGetNextExpireTime+0x44>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	68db      	ldr	r3, [r3, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	60fb      	str	r3, [r7, #12]
 800ad92:	e001      	b.n	800ad98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ad94:	2300      	movs	r3, #0
 800ad96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ad98:	68fb      	ldr	r3, [r7, #12]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3714      	adds	r7, #20
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr
 800ada6:	bf00      	nop
 800ada8:	20001070 	.word	0x20001070

0800adac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b084      	sub	sp, #16
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800adb4:	f7ff fa64 	bl	800a280 <xTaskGetTickCount>
 800adb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800adba:	4b0b      	ldr	r3, [pc, #44]	@ (800ade8 <prvSampleTimeNow+0x3c>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d205      	bcs.n	800add0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800adc4:	f000 f93a 	bl	800b03c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	601a      	str	r2, [r3, #0]
 800adce:	e002      	b.n	800add6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800add6:	4a04      	ldr	r2, [pc, #16]	@ (800ade8 <prvSampleTimeNow+0x3c>)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800addc:	68fb      	ldr	r3, [r7, #12]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3710      	adds	r7, #16
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop
 800ade8:	20001080 	.word	0x20001080

0800adec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b086      	sub	sp, #24
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	607a      	str	r2, [r7, #4]
 800adf8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800adfa:	2300      	movs	r3, #0
 800adfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	68ba      	ldr	r2, [r7, #8]
 800ae02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ae0a:	68ba      	ldr	r2, [r7, #8]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d812      	bhi.n	800ae38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	1ad2      	subs	r2, r2, r3
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	d302      	bcc.n	800ae26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ae20:	2301      	movs	r3, #1
 800ae22:	617b      	str	r3, [r7, #20]
 800ae24:	e01b      	b.n	800ae5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ae26:	4b10      	ldr	r3, [pc, #64]	@ (800ae68 <prvInsertTimerInActiveList+0x7c>)
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	3304      	adds	r3, #4
 800ae2e:	4619      	mov	r1, r3
 800ae30:	4610      	mov	r0, r2
 800ae32:	f7fe f9b8 	bl	80091a6 <vListInsert>
 800ae36:	e012      	b.n	800ae5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	429a      	cmp	r2, r3
 800ae3e:	d206      	bcs.n	800ae4e <prvInsertTimerInActiveList+0x62>
 800ae40:	68ba      	ldr	r2, [r7, #8]
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d302      	bcc.n	800ae4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	617b      	str	r3, [r7, #20]
 800ae4c:	e007      	b.n	800ae5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae4e:	4b07      	ldr	r3, [pc, #28]	@ (800ae6c <prvInsertTimerInActiveList+0x80>)
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	3304      	adds	r3, #4
 800ae56:	4619      	mov	r1, r3
 800ae58:	4610      	mov	r0, r2
 800ae5a:	f7fe f9a4 	bl	80091a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ae5e:	697b      	ldr	r3, [r7, #20]
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3718      	adds	r7, #24
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	20001074 	.word	0x20001074
 800ae6c:	20001070 	.word	0x20001070

0800ae70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b08e      	sub	sp, #56	@ 0x38
 800ae74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae76:	e0ce      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	da19      	bge.n	800aeb2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ae7e:	1d3b      	adds	r3, r7, #4
 800ae80:	3304      	adds	r3, #4
 800ae82:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ae84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d10b      	bne.n	800aea2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ae8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae8e:	f383 8811 	msr	BASEPRI, r3
 800ae92:	f3bf 8f6f 	isb	sy
 800ae96:	f3bf 8f4f 	dsb	sy
 800ae9a:	61fb      	str	r3, [r7, #28]
}
 800ae9c:	bf00      	nop
 800ae9e:	bf00      	nop
 800aea0:	e7fd      	b.n	800ae9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800aea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aea8:	6850      	ldr	r0, [r2, #4]
 800aeaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aeac:	6892      	ldr	r2, [r2, #8]
 800aeae:	4611      	mov	r1, r2
 800aeb0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f2c0 80ae 	blt.w	800b016 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec0:	695b      	ldr	r3, [r3, #20]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d004      	beq.n	800aed0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec8:	3304      	adds	r3, #4
 800aeca:	4618      	mov	r0, r3
 800aecc:	f7fe f9a4 	bl	8009218 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aed0:	463b      	mov	r3, r7
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7ff ff6a 	bl	800adac <prvSampleTimeNow>
 800aed8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2b09      	cmp	r3, #9
 800aede:	f200 8097 	bhi.w	800b010 <prvProcessReceivedCommands+0x1a0>
 800aee2:	a201      	add	r2, pc, #4	@ (adr r2, 800aee8 <prvProcessReceivedCommands+0x78>)
 800aee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee8:	0800af11 	.word	0x0800af11
 800aeec:	0800af11 	.word	0x0800af11
 800aef0:	0800af11 	.word	0x0800af11
 800aef4:	0800af87 	.word	0x0800af87
 800aef8:	0800af9b 	.word	0x0800af9b
 800aefc:	0800afe7 	.word	0x0800afe7
 800af00:	0800af11 	.word	0x0800af11
 800af04:	0800af11 	.word	0x0800af11
 800af08:	0800af87 	.word	0x0800af87
 800af0c:	0800af9b 	.word	0x0800af9b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af16:	f043 0301 	orr.w	r3, r3, #1
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800af22:	68ba      	ldr	r2, [r7, #8]
 800af24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af26:	699b      	ldr	r3, [r3, #24]
 800af28:	18d1      	adds	r1, r2, r3
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af30:	f7ff ff5c 	bl	800adec <prvInsertTimerInActiveList>
 800af34:	4603      	mov	r3, r0
 800af36:	2b00      	cmp	r3, #0
 800af38:	d06c      	beq.n	800b014 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af48:	f003 0304 	and.w	r3, r3, #4
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d061      	beq.n	800b014 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800af50:	68ba      	ldr	r2, [r7, #8]
 800af52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af54:	699b      	ldr	r3, [r3, #24]
 800af56:	441a      	add	r2, r3
 800af58:	2300      	movs	r3, #0
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	2300      	movs	r3, #0
 800af5e:	2100      	movs	r1, #0
 800af60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af62:	f7ff fe01 	bl	800ab68 <xTimerGenericCommand>
 800af66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800af68:	6a3b      	ldr	r3, [r7, #32]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d152      	bne.n	800b014 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800af6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	61bb      	str	r3, [r7, #24]
}
 800af80:	bf00      	nop
 800af82:	bf00      	nop
 800af84:	e7fd      	b.n	800af82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af8c:	f023 0301 	bic.w	r3, r3, #1
 800af90:	b2da      	uxtb	r2, r3
 800af92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800af98:	e03d      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afa0:	f043 0301 	orr.w	r3, r3, #1
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800afac:	68ba      	ldr	r2, [r7, #8]
 800afae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800afb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb4:	699b      	ldr	r3, [r3, #24]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d10b      	bne.n	800afd2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800afba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afbe:	f383 8811 	msr	BASEPRI, r3
 800afc2:	f3bf 8f6f 	isb	sy
 800afc6:	f3bf 8f4f 	dsb	sy
 800afca:	617b      	str	r3, [r7, #20]
}
 800afcc:	bf00      	nop
 800afce:	bf00      	nop
 800afd0:	e7fd      	b.n	800afce <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800afd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd4:	699a      	ldr	r2, [r3, #24]
 800afd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd8:	18d1      	adds	r1, r2, r3
 800afda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800afe0:	f7ff ff04 	bl	800adec <prvInsertTimerInActiveList>
					break;
 800afe4:	e017      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800afe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afe8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afec:	f003 0302 	and.w	r3, r3, #2
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d103      	bne.n	800affc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800aff4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aff6:	f000 fbe7 	bl	800b7c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800affa:	e00c      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800affc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800affe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b002:	f023 0301 	bic.w	r3, r3, #1
 800b006:	b2da      	uxtb	r2, r3
 800b008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b00a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b00e:	e002      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b010:	bf00      	nop
 800b012:	e000      	b.n	800b016 <prvProcessReceivedCommands+0x1a6>
					break;
 800b014:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b016:	4b08      	ldr	r3, [pc, #32]	@ (800b038 <prvProcessReceivedCommands+0x1c8>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	1d39      	adds	r1, r7, #4
 800b01c:	2200      	movs	r2, #0
 800b01e:	4618      	mov	r0, r3
 800b020:	f7fe fbce 	bl	80097c0 <xQueueReceive>
 800b024:	4603      	mov	r3, r0
 800b026:	2b00      	cmp	r3, #0
 800b028:	f47f af26 	bne.w	800ae78 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b02c:	bf00      	nop
 800b02e:	bf00      	nop
 800b030:	3730      	adds	r7, #48	@ 0x30
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	20001078 	.word	0x20001078

0800b03c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b088      	sub	sp, #32
 800b040:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b042:	e049      	b.n	800b0d8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b044:	4b2e      	ldr	r3, [pc, #184]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b04e:	4b2c      	ldr	r3, [pc, #176]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	68db      	ldr	r3, [r3, #12]
 800b056:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	3304      	adds	r3, #4
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fe f8db 	bl	8009218 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	6a1b      	ldr	r3, [r3, #32]
 800b066:	68f8      	ldr	r0, [r7, #12]
 800b068:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b070:	f003 0304 	and.w	r3, r3, #4
 800b074:	2b00      	cmp	r3, #0
 800b076:	d02f      	beq.n	800b0d8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	699b      	ldr	r3, [r3, #24]
 800b07c:	693a      	ldr	r2, [r7, #16]
 800b07e:	4413      	add	r3, r2
 800b080:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	429a      	cmp	r2, r3
 800b088:	d90e      	bls.n	800b0a8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	68fa      	ldr	r2, [r7, #12]
 800b094:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b096:	4b1a      	ldr	r3, [pc, #104]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	3304      	adds	r3, #4
 800b09e:	4619      	mov	r1, r3
 800b0a0:	4610      	mov	r0, r2
 800b0a2:	f7fe f880 	bl	80091a6 <vListInsert>
 800b0a6:	e017      	b.n	800b0d8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	9300      	str	r3, [sp, #0]
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	2100      	movs	r1, #0
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff fd58 	bl	800ab68 <xTimerGenericCommand>
 800b0b8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d10b      	bne.n	800b0d8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c4:	f383 8811 	msr	BASEPRI, r3
 800b0c8:	f3bf 8f6f 	isb	sy
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	603b      	str	r3, [r7, #0]
}
 800b0d2:	bf00      	nop
 800b0d4:	bf00      	nop
 800b0d6:	e7fd      	b.n	800b0d4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0d8:	4b09      	ldr	r3, [pc, #36]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d1b0      	bne.n	800b044 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b0e2:	4b07      	ldr	r3, [pc, #28]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b0e8:	4b06      	ldr	r3, [pc, #24]	@ (800b104 <prvSwitchTimerLists+0xc8>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a04      	ldr	r2, [pc, #16]	@ (800b100 <prvSwitchTimerLists+0xc4>)
 800b0ee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b0f0:	4a04      	ldr	r2, [pc, #16]	@ (800b104 <prvSwitchTimerLists+0xc8>)
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	6013      	str	r3, [r2, #0]
}
 800b0f6:	bf00      	nop
 800b0f8:	3718      	adds	r7, #24
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}
 800b0fe:	bf00      	nop
 800b100:	20001070 	.word	0x20001070
 800b104:	20001074 	.word	0x20001074

0800b108 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b10e:	f000 f96b 	bl	800b3e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b112:	4b15      	ldr	r3, [pc, #84]	@ (800b168 <prvCheckForValidListAndQueue+0x60>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d120      	bne.n	800b15c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b11a:	4814      	ldr	r0, [pc, #80]	@ (800b16c <prvCheckForValidListAndQueue+0x64>)
 800b11c:	f7fd fff2 	bl	8009104 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b120:	4813      	ldr	r0, [pc, #76]	@ (800b170 <prvCheckForValidListAndQueue+0x68>)
 800b122:	f7fd ffef 	bl	8009104 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b126:	4b13      	ldr	r3, [pc, #76]	@ (800b174 <prvCheckForValidListAndQueue+0x6c>)
 800b128:	4a10      	ldr	r2, [pc, #64]	@ (800b16c <prvCheckForValidListAndQueue+0x64>)
 800b12a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b12c:	4b12      	ldr	r3, [pc, #72]	@ (800b178 <prvCheckForValidListAndQueue+0x70>)
 800b12e:	4a10      	ldr	r2, [pc, #64]	@ (800b170 <prvCheckForValidListAndQueue+0x68>)
 800b130:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b132:	2300      	movs	r3, #0
 800b134:	9300      	str	r3, [sp, #0]
 800b136:	4b11      	ldr	r3, [pc, #68]	@ (800b17c <prvCheckForValidListAndQueue+0x74>)
 800b138:	4a11      	ldr	r2, [pc, #68]	@ (800b180 <prvCheckForValidListAndQueue+0x78>)
 800b13a:	2110      	movs	r1, #16
 800b13c:	200a      	movs	r0, #10
 800b13e:	f7fe f8ff 	bl	8009340 <xQueueGenericCreateStatic>
 800b142:	4603      	mov	r3, r0
 800b144:	4a08      	ldr	r2, [pc, #32]	@ (800b168 <prvCheckForValidListAndQueue+0x60>)
 800b146:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b148:	4b07      	ldr	r3, [pc, #28]	@ (800b168 <prvCheckForValidListAndQueue+0x60>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d005      	beq.n	800b15c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b150:	4b05      	ldr	r3, [pc, #20]	@ (800b168 <prvCheckForValidListAndQueue+0x60>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	490b      	ldr	r1, [pc, #44]	@ (800b184 <prvCheckForValidListAndQueue+0x7c>)
 800b156:	4618      	mov	r0, r3
 800b158:	f7fe fd24 	bl	8009ba4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b15c:	f000 f976 	bl	800b44c <vPortExitCritical>
}
 800b160:	bf00      	nop
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	20001078 	.word	0x20001078
 800b16c:	20001048 	.word	0x20001048
 800b170:	2000105c 	.word	0x2000105c
 800b174:	20001070 	.word	0x20001070
 800b178:	20001074 	.word	0x20001074
 800b17c:	20001124 	.word	0x20001124
 800b180:	20001084 	.word	0x20001084
 800b184:	0800bc34 	.word	0x0800bc34

0800b188 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b188:	b480      	push	{r7}
 800b18a:	b085      	sub	sp, #20
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	3b04      	subs	r3, #4
 800b198:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b1a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	3b04      	subs	r3, #4
 800b1a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	f023 0201 	bic.w	r2, r3, #1
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	3b04      	subs	r3, #4
 800b1b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b1b8:	4a0c      	ldr	r2, [pc, #48]	@ (800b1ec <pxPortInitialiseStack+0x64>)
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	3b14      	subs	r3, #20
 800b1c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	3b04      	subs	r3, #4
 800b1ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f06f 0202 	mvn.w	r2, #2
 800b1d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	3b20      	subs	r3, #32
 800b1dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b1de:	68fb      	ldr	r3, [r7, #12]
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3714      	adds	r7, #20
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr
 800b1ec:	0800b1f1 	.word	0x0800b1f1

0800b1f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b1fa:	4b13      	ldr	r3, [pc, #76]	@ (800b248 <prvTaskExitError+0x58>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b202:	d00b      	beq.n	800b21c <prvTaskExitError+0x2c>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	60fb      	str	r3, [r7, #12]
}
 800b216:	bf00      	nop
 800b218:	bf00      	nop
 800b21a:	e7fd      	b.n	800b218 <prvTaskExitError+0x28>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	60bb      	str	r3, [r7, #8]
}
 800b22e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b230:	bf00      	nop
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d0fc      	beq.n	800b232 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b238:	bf00      	nop
 800b23a:	bf00      	nop
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	20000038 	.word	0x20000038
 800b24c:	00000000 	.word	0x00000000

0800b250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b250:	4b07      	ldr	r3, [pc, #28]	@ (800b270 <pxCurrentTCBConst2>)
 800b252:	6819      	ldr	r1, [r3, #0]
 800b254:	6808      	ldr	r0, [r1, #0]
 800b256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25a:	f380 8809 	msr	PSP, r0
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f04f 0000 	mov.w	r0, #0
 800b266:	f380 8811 	msr	BASEPRI, r0
 800b26a:	4770      	bx	lr
 800b26c:	f3af 8000 	nop.w

0800b270 <pxCurrentTCBConst2>:
 800b270:	20000b48 	.word	0x20000b48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b274:	bf00      	nop
 800b276:	bf00      	nop

0800b278 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b278:	4808      	ldr	r0, [pc, #32]	@ (800b29c <prvPortStartFirstTask+0x24>)
 800b27a:	6800      	ldr	r0, [r0, #0]
 800b27c:	6800      	ldr	r0, [r0, #0]
 800b27e:	f380 8808 	msr	MSP, r0
 800b282:	f04f 0000 	mov.w	r0, #0
 800b286:	f380 8814 	msr	CONTROL, r0
 800b28a:	b662      	cpsie	i
 800b28c:	b661      	cpsie	f
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	f3bf 8f6f 	isb	sy
 800b296:	df00      	svc	0
 800b298:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b29a:	bf00      	nop
 800b29c:	e000ed08 	.word	0xe000ed08

0800b2a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b086      	sub	sp, #24
 800b2a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b2a6:	4b47      	ldr	r3, [pc, #284]	@ (800b3c4 <xPortStartScheduler+0x124>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	4a47      	ldr	r2, [pc, #284]	@ (800b3c8 <xPortStartScheduler+0x128>)
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d10b      	bne.n	800b2c8 <xPortStartScheduler+0x28>
	__asm volatile
 800b2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b4:	f383 8811 	msr	BASEPRI, r3
 800b2b8:	f3bf 8f6f 	isb	sy
 800b2bc:	f3bf 8f4f 	dsb	sy
 800b2c0:	60fb      	str	r3, [r7, #12]
}
 800b2c2:	bf00      	nop
 800b2c4:	bf00      	nop
 800b2c6:	e7fd      	b.n	800b2c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b2c8:	4b3e      	ldr	r3, [pc, #248]	@ (800b3c4 <xPortStartScheduler+0x124>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a3f      	ldr	r2, [pc, #252]	@ (800b3cc <xPortStartScheduler+0x12c>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d10b      	bne.n	800b2ea <xPortStartScheduler+0x4a>
	__asm volatile
 800b2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d6:	f383 8811 	msr	BASEPRI, r3
 800b2da:	f3bf 8f6f 	isb	sy
 800b2de:	f3bf 8f4f 	dsb	sy
 800b2e2:	613b      	str	r3, [r7, #16]
}
 800b2e4:	bf00      	nop
 800b2e6:	bf00      	nop
 800b2e8:	e7fd      	b.n	800b2e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b2ea:	4b39      	ldr	r3, [pc, #228]	@ (800b3d0 <xPortStartScheduler+0x130>)
 800b2ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	22ff      	movs	r2, #255	@ 0xff
 800b2fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	b2db      	uxtb	r3, r3
 800b302:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b304:	78fb      	ldrb	r3, [r7, #3]
 800b306:	b2db      	uxtb	r3, r3
 800b308:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b30c:	b2da      	uxtb	r2, r3
 800b30e:	4b31      	ldr	r3, [pc, #196]	@ (800b3d4 <xPortStartScheduler+0x134>)
 800b310:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b312:	4b31      	ldr	r3, [pc, #196]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b314:	2207      	movs	r2, #7
 800b316:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b318:	e009      	b.n	800b32e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b31a:	4b2f      	ldr	r3, [pc, #188]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	3b01      	subs	r3, #1
 800b320:	4a2d      	ldr	r2, [pc, #180]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b322:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b324:	78fb      	ldrb	r3, [r7, #3]
 800b326:	b2db      	uxtb	r3, r3
 800b328:	005b      	lsls	r3, r3, #1
 800b32a:	b2db      	uxtb	r3, r3
 800b32c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b32e:	78fb      	ldrb	r3, [r7, #3]
 800b330:	b2db      	uxtb	r3, r3
 800b332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b336:	2b80      	cmp	r3, #128	@ 0x80
 800b338:	d0ef      	beq.n	800b31a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b33a:	4b27      	ldr	r3, [pc, #156]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f1c3 0307 	rsb	r3, r3, #7
 800b342:	2b04      	cmp	r3, #4
 800b344:	d00b      	beq.n	800b35e <xPortStartScheduler+0xbe>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	60bb      	str	r3, [r7, #8]
}
 800b358:	bf00      	nop
 800b35a:	bf00      	nop
 800b35c:	e7fd      	b.n	800b35a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b35e:	4b1e      	ldr	r3, [pc, #120]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	021b      	lsls	r3, r3, #8
 800b364:	4a1c      	ldr	r2, [pc, #112]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b366:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b368:	4b1b      	ldr	r3, [pc, #108]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b370:	4a19      	ldr	r2, [pc, #100]	@ (800b3d8 <xPortStartScheduler+0x138>)
 800b372:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	b2da      	uxtb	r2, r3
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b37c:	4b17      	ldr	r3, [pc, #92]	@ (800b3dc <xPortStartScheduler+0x13c>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4a16      	ldr	r2, [pc, #88]	@ (800b3dc <xPortStartScheduler+0x13c>)
 800b382:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b386:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b388:	4b14      	ldr	r3, [pc, #80]	@ (800b3dc <xPortStartScheduler+0x13c>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	4a13      	ldr	r2, [pc, #76]	@ (800b3dc <xPortStartScheduler+0x13c>)
 800b38e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b392:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b394:	f000 f8da 	bl	800b54c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b398:	4b11      	ldr	r3, [pc, #68]	@ (800b3e0 <xPortStartScheduler+0x140>)
 800b39a:	2200      	movs	r2, #0
 800b39c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b39e:	f000 f8f9 	bl	800b594 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b3a2:	4b10      	ldr	r3, [pc, #64]	@ (800b3e4 <xPortStartScheduler+0x144>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4a0f      	ldr	r2, [pc, #60]	@ (800b3e4 <xPortStartScheduler+0x144>)
 800b3a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b3ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b3ae:	f7ff ff63 	bl	800b278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b3b2:	f7ff f82f 	bl	800a414 <vTaskSwitchContext>
	prvTaskExitError();
 800b3b6:	f7ff ff1b 	bl	800b1f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b3ba:	2300      	movs	r3, #0
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3718      	adds	r7, #24
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}
 800b3c4:	e000ed00 	.word	0xe000ed00
 800b3c8:	410fc271 	.word	0x410fc271
 800b3cc:	410fc270 	.word	0x410fc270
 800b3d0:	e000e400 	.word	0xe000e400
 800b3d4:	20001174 	.word	0x20001174
 800b3d8:	20001178 	.word	0x20001178
 800b3dc:	e000ed20 	.word	0xe000ed20
 800b3e0:	20000038 	.word	0x20000038
 800b3e4:	e000ef34 	.word	0xe000ef34

0800b3e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	607b      	str	r3, [r7, #4]
}
 800b400:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b402:	4b10      	ldr	r3, [pc, #64]	@ (800b444 <vPortEnterCritical+0x5c>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	3301      	adds	r3, #1
 800b408:	4a0e      	ldr	r2, [pc, #56]	@ (800b444 <vPortEnterCritical+0x5c>)
 800b40a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b40c:	4b0d      	ldr	r3, [pc, #52]	@ (800b444 <vPortEnterCritical+0x5c>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2b01      	cmp	r3, #1
 800b412:	d110      	bne.n	800b436 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b414:	4b0c      	ldr	r3, [pc, #48]	@ (800b448 <vPortEnterCritical+0x60>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d00b      	beq.n	800b436 <vPortEnterCritical+0x4e>
	__asm volatile
 800b41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b422:	f383 8811 	msr	BASEPRI, r3
 800b426:	f3bf 8f6f 	isb	sy
 800b42a:	f3bf 8f4f 	dsb	sy
 800b42e:	603b      	str	r3, [r7, #0]
}
 800b430:	bf00      	nop
 800b432:	bf00      	nop
 800b434:	e7fd      	b.n	800b432 <vPortEnterCritical+0x4a>
	}
}
 800b436:	bf00      	nop
 800b438:	370c      	adds	r7, #12
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
 800b442:	bf00      	nop
 800b444:	20000038 	.word	0x20000038
 800b448:	e000ed04 	.word	0xe000ed04

0800b44c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b452:	4b12      	ldr	r3, [pc, #72]	@ (800b49c <vPortExitCritical+0x50>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d10b      	bne.n	800b472 <vPortExitCritical+0x26>
	__asm volatile
 800b45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b45e:	f383 8811 	msr	BASEPRI, r3
 800b462:	f3bf 8f6f 	isb	sy
 800b466:	f3bf 8f4f 	dsb	sy
 800b46a:	607b      	str	r3, [r7, #4]
}
 800b46c:	bf00      	nop
 800b46e:	bf00      	nop
 800b470:	e7fd      	b.n	800b46e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b472:	4b0a      	ldr	r3, [pc, #40]	@ (800b49c <vPortExitCritical+0x50>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	3b01      	subs	r3, #1
 800b478:	4a08      	ldr	r2, [pc, #32]	@ (800b49c <vPortExitCritical+0x50>)
 800b47a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b47c:	4b07      	ldr	r3, [pc, #28]	@ (800b49c <vPortExitCritical+0x50>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d105      	bne.n	800b490 <vPortExitCritical+0x44>
 800b484:	2300      	movs	r3, #0
 800b486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	f383 8811 	msr	BASEPRI, r3
}
 800b48e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b490:	bf00      	nop
 800b492:	370c      	adds	r7, #12
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr
 800b49c:	20000038 	.word	0x20000038

0800b4a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b4a0:	f3ef 8009 	mrs	r0, PSP
 800b4a4:	f3bf 8f6f 	isb	sy
 800b4a8:	4b15      	ldr	r3, [pc, #84]	@ (800b500 <pxCurrentTCBConst>)
 800b4aa:	681a      	ldr	r2, [r3, #0]
 800b4ac:	f01e 0f10 	tst.w	lr, #16
 800b4b0:	bf08      	it	eq
 800b4b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b4b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ba:	6010      	str	r0, [r2, #0]
 800b4bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b4c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b4c4:	f380 8811 	msr	BASEPRI, r0
 800b4c8:	f3bf 8f4f 	dsb	sy
 800b4cc:	f3bf 8f6f 	isb	sy
 800b4d0:	f7fe ffa0 	bl	800a414 <vTaskSwitchContext>
 800b4d4:	f04f 0000 	mov.w	r0, #0
 800b4d8:	f380 8811 	msr	BASEPRI, r0
 800b4dc:	bc09      	pop	{r0, r3}
 800b4de:	6819      	ldr	r1, [r3, #0]
 800b4e0:	6808      	ldr	r0, [r1, #0]
 800b4e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e6:	f01e 0f10 	tst.w	lr, #16
 800b4ea:	bf08      	it	eq
 800b4ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b4f0:	f380 8809 	msr	PSP, r0
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	4770      	bx	lr
 800b4fa:	bf00      	nop
 800b4fc:	f3af 8000 	nop.w

0800b500 <pxCurrentTCBConst>:
 800b500:	20000b48 	.word	0x20000b48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b504:	bf00      	nop
 800b506:	bf00      	nop

0800b508 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b082      	sub	sp, #8
 800b50c:	af00      	add	r7, sp, #0
	__asm volatile
 800b50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b512:	f383 8811 	msr	BASEPRI, r3
 800b516:	f3bf 8f6f 	isb	sy
 800b51a:	f3bf 8f4f 	dsb	sy
 800b51e:	607b      	str	r3, [r7, #4]
}
 800b520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b522:	f7fe febd 	bl	800a2a0 <xTaskIncrementTick>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d003      	beq.n	800b534 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b52c:	4b06      	ldr	r3, [pc, #24]	@ (800b548 <xPortSysTickHandler+0x40>)
 800b52e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b532:	601a      	str	r2, [r3, #0]
 800b534:	2300      	movs	r3, #0
 800b536:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	f383 8811 	msr	BASEPRI, r3
}
 800b53e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b540:	bf00      	nop
 800b542:	3708      	adds	r7, #8
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	e000ed04 	.word	0xe000ed04

0800b54c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b54c:	b480      	push	{r7}
 800b54e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b550:	4b0b      	ldr	r3, [pc, #44]	@ (800b580 <vPortSetupTimerInterrupt+0x34>)
 800b552:	2200      	movs	r2, #0
 800b554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b556:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <vPortSetupTimerInterrupt+0x38>)
 800b558:	2200      	movs	r2, #0
 800b55a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b55c:	4b0a      	ldr	r3, [pc, #40]	@ (800b588 <vPortSetupTimerInterrupt+0x3c>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a0a      	ldr	r2, [pc, #40]	@ (800b58c <vPortSetupTimerInterrupt+0x40>)
 800b562:	fba2 2303 	umull	r2, r3, r2, r3
 800b566:	099b      	lsrs	r3, r3, #6
 800b568:	4a09      	ldr	r2, [pc, #36]	@ (800b590 <vPortSetupTimerInterrupt+0x44>)
 800b56a:	3b01      	subs	r3, #1
 800b56c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b56e:	4b04      	ldr	r3, [pc, #16]	@ (800b580 <vPortSetupTimerInterrupt+0x34>)
 800b570:	2207      	movs	r2, #7
 800b572:	601a      	str	r2, [r3, #0]
}
 800b574:	bf00      	nop
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr
 800b57e:	bf00      	nop
 800b580:	e000e010 	.word	0xe000e010
 800b584:	e000e018 	.word	0xe000e018
 800b588:	20000018 	.word	0x20000018
 800b58c:	10624dd3 	.word	0x10624dd3
 800b590:	e000e014 	.word	0xe000e014

0800b594 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b594:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b5a4 <vPortEnableVFP+0x10>
 800b598:	6801      	ldr	r1, [r0, #0]
 800b59a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b59e:	6001      	str	r1, [r0, #0]
 800b5a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b5a2:	bf00      	nop
 800b5a4:	e000ed88 	.word	0xe000ed88

0800b5a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b085      	sub	sp, #20
 800b5ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b5ae:	f3ef 8305 	mrs	r3, IPSR
 800b5b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2b0f      	cmp	r3, #15
 800b5b8:	d915      	bls.n	800b5e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b5ba:	4a18      	ldr	r2, [pc, #96]	@ (800b61c <vPortValidateInterruptPriority+0x74>)
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	4413      	add	r3, r2
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b5c4:	4b16      	ldr	r3, [pc, #88]	@ (800b620 <vPortValidateInterruptPriority+0x78>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	7afa      	ldrb	r2, [r7, #11]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d20b      	bcs.n	800b5e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d2:	f383 8811 	msr	BASEPRI, r3
 800b5d6:	f3bf 8f6f 	isb	sy
 800b5da:	f3bf 8f4f 	dsb	sy
 800b5de:	607b      	str	r3, [r7, #4]
}
 800b5e0:	bf00      	nop
 800b5e2:	bf00      	nop
 800b5e4:	e7fd      	b.n	800b5e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b5e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b624 <vPortValidateInterruptPriority+0x7c>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b5ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b628 <vPortValidateInterruptPriority+0x80>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d90b      	bls.n	800b60e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	603b      	str	r3, [r7, #0]
}
 800b608:	bf00      	nop
 800b60a:	bf00      	nop
 800b60c:	e7fd      	b.n	800b60a <vPortValidateInterruptPriority+0x62>
	}
 800b60e:	bf00      	nop
 800b610:	3714      	adds	r7, #20
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr
 800b61a:	bf00      	nop
 800b61c:	e000e3f0 	.word	0xe000e3f0
 800b620:	20001174 	.word	0x20001174
 800b624:	e000ed0c 	.word	0xe000ed0c
 800b628:	20001178 	.word	0x20001178

0800b62c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b08a      	sub	sp, #40	@ 0x28
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b634:	2300      	movs	r3, #0
 800b636:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b638:	f7fe fd76 	bl	800a128 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b63c:	4b5c      	ldr	r3, [pc, #368]	@ (800b7b0 <pvPortMalloc+0x184>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b644:	f000 f924 	bl	800b890 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b648:	4b5a      	ldr	r3, [pc, #360]	@ (800b7b4 <pvPortMalloc+0x188>)
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	4013      	ands	r3, r2
 800b650:	2b00      	cmp	r3, #0
 800b652:	f040 8095 	bne.w	800b780 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d01e      	beq.n	800b69a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b65c:	2208      	movs	r2, #8
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4413      	add	r3, r2
 800b662:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f003 0307 	and.w	r3, r3, #7
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d015      	beq.n	800b69a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f023 0307 	bic.w	r3, r3, #7
 800b674:	3308      	adds	r3, #8
 800b676:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f003 0307 	and.w	r3, r3, #7
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00b      	beq.n	800b69a <pvPortMalloc+0x6e>
	__asm volatile
 800b682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b686:	f383 8811 	msr	BASEPRI, r3
 800b68a:	f3bf 8f6f 	isb	sy
 800b68e:	f3bf 8f4f 	dsb	sy
 800b692:	617b      	str	r3, [r7, #20]
}
 800b694:	bf00      	nop
 800b696:	bf00      	nop
 800b698:	e7fd      	b.n	800b696 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d06f      	beq.n	800b780 <pvPortMalloc+0x154>
 800b6a0:	4b45      	ldr	r3, [pc, #276]	@ (800b7b8 <pvPortMalloc+0x18c>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	d86a      	bhi.n	800b780 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b6aa:	4b44      	ldr	r3, [pc, #272]	@ (800b7bc <pvPortMalloc+0x190>)
 800b6ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b6ae:	4b43      	ldr	r3, [pc, #268]	@ (800b7bc <pvPortMalloc+0x190>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6b4:	e004      	b.n	800b6c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	687a      	ldr	r2, [r7, #4]
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	d903      	bls.n	800b6d2 <pvPortMalloc+0xa6>
 800b6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d1f1      	bne.n	800b6b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b6d2:	4b37      	ldr	r3, [pc, #220]	@ (800b7b0 <pvPortMalloc+0x184>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d051      	beq.n	800b780 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b6dc:	6a3b      	ldr	r3, [r7, #32]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	2208      	movs	r2, #8
 800b6e2:	4413      	add	r3, r2
 800b6e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	6a3b      	ldr	r3, [r7, #32]
 800b6ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f0:	685a      	ldr	r2, [r3, #4]
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	1ad2      	subs	r2, r2, r3
 800b6f6:	2308      	movs	r3, #8
 800b6f8:	005b      	lsls	r3, r3, #1
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d920      	bls.n	800b740 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b6fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4413      	add	r3, r2
 800b704:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b706:	69bb      	ldr	r3, [r7, #24]
 800b708:	f003 0307 	and.w	r3, r3, #7
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d00b      	beq.n	800b728 <pvPortMalloc+0xfc>
	__asm volatile
 800b710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b714:	f383 8811 	msr	BASEPRI, r3
 800b718:	f3bf 8f6f 	isb	sy
 800b71c:	f3bf 8f4f 	dsb	sy
 800b720:	613b      	str	r3, [r7, #16]
}
 800b722:	bf00      	nop
 800b724:	bf00      	nop
 800b726:	e7fd      	b.n	800b724 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72a:	685a      	ldr	r2, [r3, #4]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	1ad2      	subs	r2, r2, r3
 800b730:	69bb      	ldr	r3, [r7, #24]
 800b732:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b73a:	69b8      	ldr	r0, [r7, #24]
 800b73c:	f000 f90a 	bl	800b954 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b740:	4b1d      	ldr	r3, [pc, #116]	@ (800b7b8 <pvPortMalloc+0x18c>)
 800b742:	681a      	ldr	r2, [r3, #0]
 800b744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b746:	685b      	ldr	r3, [r3, #4]
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7b8 <pvPortMalloc+0x18c>)
 800b74c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b74e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b8 <pvPortMalloc+0x18c>)
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	4b1b      	ldr	r3, [pc, #108]	@ (800b7c0 <pvPortMalloc+0x194>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	429a      	cmp	r2, r3
 800b758:	d203      	bcs.n	800b762 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b75a:	4b17      	ldr	r3, [pc, #92]	@ (800b7b8 <pvPortMalloc+0x18c>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	4a18      	ldr	r2, [pc, #96]	@ (800b7c0 <pvPortMalloc+0x194>)
 800b760:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b764:	685a      	ldr	r2, [r3, #4]
 800b766:	4b13      	ldr	r3, [pc, #76]	@ (800b7b4 <pvPortMalloc+0x188>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	431a      	orrs	r2, r3
 800b76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b772:	2200      	movs	r2, #0
 800b774:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b776:	4b13      	ldr	r3, [pc, #76]	@ (800b7c4 <pvPortMalloc+0x198>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	3301      	adds	r3, #1
 800b77c:	4a11      	ldr	r2, [pc, #68]	@ (800b7c4 <pvPortMalloc+0x198>)
 800b77e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b780:	f7fe fce0 	bl	800a144 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b784:	69fb      	ldr	r3, [r7, #28]
 800b786:	f003 0307 	and.w	r3, r3, #7
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d00b      	beq.n	800b7a6 <pvPortMalloc+0x17a>
	__asm volatile
 800b78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b792:	f383 8811 	msr	BASEPRI, r3
 800b796:	f3bf 8f6f 	isb	sy
 800b79a:	f3bf 8f4f 	dsb	sy
 800b79e:	60fb      	str	r3, [r7, #12]
}
 800b7a0:	bf00      	nop
 800b7a2:	bf00      	nop
 800b7a4:	e7fd      	b.n	800b7a2 <pvPortMalloc+0x176>
	return pvReturn;
 800b7a6:	69fb      	ldr	r3, [r7, #28]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3728      	adds	r7, #40	@ 0x28
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}
 800b7b0:	20001d84 	.word	0x20001d84
 800b7b4:	20001d98 	.word	0x20001d98
 800b7b8:	20001d88 	.word	0x20001d88
 800b7bc:	20001d7c 	.word	0x20001d7c
 800b7c0:	20001d8c 	.word	0x20001d8c
 800b7c4:	20001d90 	.word	0x20001d90

0800b7c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b086      	sub	sp, #24
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d04f      	beq.n	800b87a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b7da:	2308      	movs	r3, #8
 800b7dc:	425b      	negs	r3, r3
 800b7de:	697a      	ldr	r2, [r7, #20]
 800b7e0:	4413      	add	r3, r2
 800b7e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	685a      	ldr	r2, [r3, #4]
 800b7ec:	4b25      	ldr	r3, [pc, #148]	@ (800b884 <vPortFree+0xbc>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d10b      	bne.n	800b80e <vPortFree+0x46>
	__asm volatile
 800b7f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7fa:	f383 8811 	msr	BASEPRI, r3
 800b7fe:	f3bf 8f6f 	isb	sy
 800b802:	f3bf 8f4f 	dsb	sy
 800b806:	60fb      	str	r3, [r7, #12]
}
 800b808:	bf00      	nop
 800b80a:	bf00      	nop
 800b80c:	e7fd      	b.n	800b80a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d00b      	beq.n	800b82e <vPortFree+0x66>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	60bb      	str	r3, [r7, #8]
}
 800b828:	bf00      	nop
 800b82a:	bf00      	nop
 800b82c:	e7fd      	b.n	800b82a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	685a      	ldr	r2, [r3, #4]
 800b832:	4b14      	ldr	r3, [pc, #80]	@ (800b884 <vPortFree+0xbc>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4013      	ands	r3, r2
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01e      	beq.n	800b87a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d11a      	bne.n	800b87a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	685a      	ldr	r2, [r3, #4]
 800b848:	4b0e      	ldr	r3, [pc, #56]	@ (800b884 <vPortFree+0xbc>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	43db      	mvns	r3, r3
 800b84e:	401a      	ands	r2, r3
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b854:	f7fe fc68 	bl	800a128 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	685a      	ldr	r2, [r3, #4]
 800b85c:	4b0a      	ldr	r3, [pc, #40]	@ (800b888 <vPortFree+0xc0>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4413      	add	r3, r2
 800b862:	4a09      	ldr	r2, [pc, #36]	@ (800b888 <vPortFree+0xc0>)
 800b864:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b866:	6938      	ldr	r0, [r7, #16]
 800b868:	f000 f874 	bl	800b954 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b86c:	4b07      	ldr	r3, [pc, #28]	@ (800b88c <vPortFree+0xc4>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	3301      	adds	r3, #1
 800b872:	4a06      	ldr	r2, [pc, #24]	@ (800b88c <vPortFree+0xc4>)
 800b874:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b876:	f7fe fc65 	bl	800a144 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b87a:	bf00      	nop
 800b87c:	3718      	adds	r7, #24
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	20001d98 	.word	0x20001d98
 800b888:	20001d88 	.word	0x20001d88
 800b88c:	20001d94 	.word	0x20001d94

0800b890 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b890:	b480      	push	{r7}
 800b892:	b085      	sub	sp, #20
 800b894:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b896:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b89a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b89c:	4b27      	ldr	r3, [pc, #156]	@ (800b93c <prvHeapInit+0xac>)
 800b89e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	f003 0307 	and.w	r3, r3, #7
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d00c      	beq.n	800b8c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	3307      	adds	r3, #7
 800b8ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f023 0307 	bic.w	r3, r3, #7
 800b8b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b8b8:	68ba      	ldr	r2, [r7, #8]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	1ad3      	subs	r3, r2, r3
 800b8be:	4a1f      	ldr	r2, [pc, #124]	@ (800b93c <prvHeapInit+0xac>)
 800b8c0:	4413      	add	r3, r2
 800b8c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b940 <prvHeapInit+0xb0>)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b8ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b940 <prvHeapInit+0xb0>)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	68ba      	ldr	r2, [r7, #8]
 800b8d8:	4413      	add	r3, r2
 800b8da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b8dc:	2208      	movs	r2, #8
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	1a9b      	subs	r3, r3, r2
 800b8e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	f023 0307 	bic.w	r3, r3, #7
 800b8ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	4a15      	ldr	r2, [pc, #84]	@ (800b944 <prvHeapInit+0xb4>)
 800b8f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b8f2:	4b14      	ldr	r3, [pc, #80]	@ (800b944 <prvHeapInit+0xb4>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b8fa:	4b12      	ldr	r3, [pc, #72]	@ (800b944 <prvHeapInit+0xb4>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2200      	movs	r2, #0
 800b900:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	68fa      	ldr	r2, [r7, #12]
 800b90a:	1ad2      	subs	r2, r2, r3
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b910:	4b0c      	ldr	r3, [pc, #48]	@ (800b944 <prvHeapInit+0xb4>)
 800b912:	681a      	ldr	r2, [r3, #0]
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	4a0a      	ldr	r2, [pc, #40]	@ (800b948 <prvHeapInit+0xb8>)
 800b91e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	4a09      	ldr	r2, [pc, #36]	@ (800b94c <prvHeapInit+0xbc>)
 800b926:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b928:	4b09      	ldr	r3, [pc, #36]	@ (800b950 <prvHeapInit+0xc0>)
 800b92a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b92e:	601a      	str	r2, [r3, #0]
}
 800b930:	bf00      	nop
 800b932:	3714      	adds	r7, #20
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr
 800b93c:	2000117c 	.word	0x2000117c
 800b940:	20001d7c 	.word	0x20001d7c
 800b944:	20001d84 	.word	0x20001d84
 800b948:	20001d8c 	.word	0x20001d8c
 800b94c:	20001d88 	.word	0x20001d88
 800b950:	20001d98 	.word	0x20001d98

0800b954 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b954:	b480      	push	{r7}
 800b956:	b085      	sub	sp, #20
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b95c:	4b28      	ldr	r3, [pc, #160]	@ (800ba00 <prvInsertBlockIntoFreeList+0xac>)
 800b95e:	60fb      	str	r3, [r7, #12]
 800b960:	e002      	b.n	800b968 <prvInsertBlockIntoFreeList+0x14>
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	60fb      	str	r3, [r7, #12]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d8f7      	bhi.n	800b962 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	68ba      	ldr	r2, [r7, #8]
 800b97c:	4413      	add	r3, r2
 800b97e:	687a      	ldr	r2, [r7, #4]
 800b980:	429a      	cmp	r2, r3
 800b982:	d108      	bne.n	800b996 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	685a      	ldr	r2, [r3, #4]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	685b      	ldr	r3, [r3, #4]
 800b98c:	441a      	add	r2, r3
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	685b      	ldr	r3, [r3, #4]
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	441a      	add	r2, r3
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d118      	bne.n	800b9dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	4b15      	ldr	r3, [pc, #84]	@ (800ba04 <prvInsertBlockIntoFreeList+0xb0>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d00d      	beq.n	800b9d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	685a      	ldr	r2, [r3, #4]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	441a      	add	r2, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	601a      	str	r2, [r3, #0]
 800b9d0:	e008      	b.n	800b9e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b9d2:	4b0c      	ldr	r3, [pc, #48]	@ (800ba04 <prvInsertBlockIntoFreeList+0xb0>)
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	601a      	str	r2, [r3, #0]
 800b9da:	e003      	b.n	800b9e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681a      	ldr	r2, [r3, #0]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b9e4:	68fa      	ldr	r2, [r7, #12]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d002      	beq.n	800b9f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9f2:	bf00      	nop
 800b9f4:	3714      	adds	r7, #20
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fc:	4770      	bx	lr
 800b9fe:	bf00      	nop
 800ba00:	20001d7c 	.word	0x20001d7c
 800ba04:	20001d84 	.word	0x20001d84

0800ba08 <memset>:
 800ba08:	4402      	add	r2, r0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	4293      	cmp	r3, r2
 800ba0e:	d100      	bne.n	800ba12 <memset+0xa>
 800ba10:	4770      	bx	lr
 800ba12:	f803 1b01 	strb.w	r1, [r3], #1
 800ba16:	e7f9      	b.n	800ba0c <memset+0x4>

0800ba18 <_reclaim_reent>:
 800ba18:	4b2d      	ldr	r3, [pc, #180]	@ (800bad0 <_reclaim_reent+0xb8>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4283      	cmp	r3, r0
 800ba1e:	b570      	push	{r4, r5, r6, lr}
 800ba20:	4604      	mov	r4, r0
 800ba22:	d053      	beq.n	800bacc <_reclaim_reent+0xb4>
 800ba24:	69c3      	ldr	r3, [r0, #28]
 800ba26:	b31b      	cbz	r3, 800ba70 <_reclaim_reent+0x58>
 800ba28:	68db      	ldr	r3, [r3, #12]
 800ba2a:	b163      	cbz	r3, 800ba46 <_reclaim_reent+0x2e>
 800ba2c:	2500      	movs	r5, #0
 800ba2e:	69e3      	ldr	r3, [r4, #28]
 800ba30:	68db      	ldr	r3, [r3, #12]
 800ba32:	5959      	ldr	r1, [r3, r5]
 800ba34:	b9b1      	cbnz	r1, 800ba64 <_reclaim_reent+0x4c>
 800ba36:	3504      	adds	r5, #4
 800ba38:	2d80      	cmp	r5, #128	@ 0x80
 800ba3a:	d1f8      	bne.n	800ba2e <_reclaim_reent+0x16>
 800ba3c:	69e3      	ldr	r3, [r4, #28]
 800ba3e:	4620      	mov	r0, r4
 800ba40:	68d9      	ldr	r1, [r3, #12]
 800ba42:	f000 f87b 	bl	800bb3c <_free_r>
 800ba46:	69e3      	ldr	r3, [r4, #28]
 800ba48:	6819      	ldr	r1, [r3, #0]
 800ba4a:	b111      	cbz	r1, 800ba52 <_reclaim_reent+0x3a>
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	f000 f875 	bl	800bb3c <_free_r>
 800ba52:	69e3      	ldr	r3, [r4, #28]
 800ba54:	689d      	ldr	r5, [r3, #8]
 800ba56:	b15d      	cbz	r5, 800ba70 <_reclaim_reent+0x58>
 800ba58:	4629      	mov	r1, r5
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	682d      	ldr	r5, [r5, #0]
 800ba5e:	f000 f86d 	bl	800bb3c <_free_r>
 800ba62:	e7f8      	b.n	800ba56 <_reclaim_reent+0x3e>
 800ba64:	680e      	ldr	r6, [r1, #0]
 800ba66:	4620      	mov	r0, r4
 800ba68:	f000 f868 	bl	800bb3c <_free_r>
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	e7e1      	b.n	800ba34 <_reclaim_reent+0x1c>
 800ba70:	6961      	ldr	r1, [r4, #20]
 800ba72:	b111      	cbz	r1, 800ba7a <_reclaim_reent+0x62>
 800ba74:	4620      	mov	r0, r4
 800ba76:	f000 f861 	bl	800bb3c <_free_r>
 800ba7a:	69e1      	ldr	r1, [r4, #28]
 800ba7c:	b111      	cbz	r1, 800ba84 <_reclaim_reent+0x6c>
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f000 f85c 	bl	800bb3c <_free_r>
 800ba84:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ba86:	b111      	cbz	r1, 800ba8e <_reclaim_reent+0x76>
 800ba88:	4620      	mov	r0, r4
 800ba8a:	f000 f857 	bl	800bb3c <_free_r>
 800ba8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba90:	b111      	cbz	r1, 800ba98 <_reclaim_reent+0x80>
 800ba92:	4620      	mov	r0, r4
 800ba94:	f000 f852 	bl	800bb3c <_free_r>
 800ba98:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ba9a:	b111      	cbz	r1, 800baa2 <_reclaim_reent+0x8a>
 800ba9c:	4620      	mov	r0, r4
 800ba9e:	f000 f84d 	bl	800bb3c <_free_r>
 800baa2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800baa4:	b111      	cbz	r1, 800baac <_reclaim_reent+0x94>
 800baa6:	4620      	mov	r0, r4
 800baa8:	f000 f848 	bl	800bb3c <_free_r>
 800baac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800baae:	b111      	cbz	r1, 800bab6 <_reclaim_reent+0x9e>
 800bab0:	4620      	mov	r0, r4
 800bab2:	f000 f843 	bl	800bb3c <_free_r>
 800bab6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bab8:	b111      	cbz	r1, 800bac0 <_reclaim_reent+0xa8>
 800baba:	4620      	mov	r0, r4
 800babc:	f000 f83e 	bl	800bb3c <_free_r>
 800bac0:	6a23      	ldr	r3, [r4, #32]
 800bac2:	b11b      	cbz	r3, 800bacc <_reclaim_reent+0xb4>
 800bac4:	4620      	mov	r0, r4
 800bac6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800baca:	4718      	bx	r3
 800bacc:	bd70      	pop	{r4, r5, r6, pc}
 800bace:	bf00      	nop
 800bad0:	2000003c 	.word	0x2000003c

0800bad4 <__libc_init_array>:
 800bad4:	b570      	push	{r4, r5, r6, lr}
 800bad6:	4d0d      	ldr	r5, [pc, #52]	@ (800bb0c <__libc_init_array+0x38>)
 800bad8:	4c0d      	ldr	r4, [pc, #52]	@ (800bb10 <__libc_init_array+0x3c>)
 800bada:	1b64      	subs	r4, r4, r5
 800badc:	10a4      	asrs	r4, r4, #2
 800bade:	2600      	movs	r6, #0
 800bae0:	42a6      	cmp	r6, r4
 800bae2:	d109      	bne.n	800baf8 <__libc_init_array+0x24>
 800bae4:	4d0b      	ldr	r5, [pc, #44]	@ (800bb14 <__libc_init_array+0x40>)
 800bae6:	4c0c      	ldr	r4, [pc, #48]	@ (800bb18 <__libc_init_array+0x44>)
 800bae8:	f000 f87e 	bl	800bbe8 <_init>
 800baec:	1b64      	subs	r4, r4, r5
 800baee:	10a4      	asrs	r4, r4, #2
 800baf0:	2600      	movs	r6, #0
 800baf2:	42a6      	cmp	r6, r4
 800baf4:	d105      	bne.n	800bb02 <__libc_init_array+0x2e>
 800baf6:	bd70      	pop	{r4, r5, r6, pc}
 800baf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bafc:	4798      	blx	r3
 800bafe:	3601      	adds	r6, #1
 800bb00:	e7ee      	b.n	800bae0 <__libc_init_array+0xc>
 800bb02:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb06:	4798      	blx	r3
 800bb08:	3601      	adds	r6, #1
 800bb0a:	e7f2      	b.n	800baf2 <__libc_init_array+0x1e>
 800bb0c:	0800c50c 	.word	0x0800c50c
 800bb10:	0800c50c 	.word	0x0800c50c
 800bb14:	0800c50c 	.word	0x0800c50c
 800bb18:	0800c510 	.word	0x0800c510

0800bb1c <__retarget_lock_acquire_recursive>:
 800bb1c:	4770      	bx	lr

0800bb1e <__retarget_lock_release_recursive>:
 800bb1e:	4770      	bx	lr

0800bb20 <memcpy>:
 800bb20:	440a      	add	r2, r1
 800bb22:	4291      	cmp	r1, r2
 800bb24:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb28:	d100      	bne.n	800bb2c <memcpy+0xc>
 800bb2a:	4770      	bx	lr
 800bb2c:	b510      	push	{r4, lr}
 800bb2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb36:	4291      	cmp	r1, r2
 800bb38:	d1f9      	bne.n	800bb2e <memcpy+0xe>
 800bb3a:	bd10      	pop	{r4, pc}

0800bb3c <_free_r>:
 800bb3c:	b538      	push	{r3, r4, r5, lr}
 800bb3e:	4605      	mov	r5, r0
 800bb40:	2900      	cmp	r1, #0
 800bb42:	d041      	beq.n	800bbc8 <_free_r+0x8c>
 800bb44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb48:	1f0c      	subs	r4, r1, #4
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	bfb8      	it	lt
 800bb4e:	18e4      	addlt	r4, r4, r3
 800bb50:	f000 f83e 	bl	800bbd0 <__malloc_lock>
 800bb54:	4a1d      	ldr	r2, [pc, #116]	@ (800bbcc <_free_r+0x90>)
 800bb56:	6813      	ldr	r3, [r2, #0]
 800bb58:	b933      	cbnz	r3, 800bb68 <_free_r+0x2c>
 800bb5a:	6063      	str	r3, [r4, #4]
 800bb5c:	6014      	str	r4, [r2, #0]
 800bb5e:	4628      	mov	r0, r5
 800bb60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb64:	f000 b83a 	b.w	800bbdc <__malloc_unlock>
 800bb68:	42a3      	cmp	r3, r4
 800bb6a:	d908      	bls.n	800bb7e <_free_r+0x42>
 800bb6c:	6820      	ldr	r0, [r4, #0]
 800bb6e:	1821      	adds	r1, r4, r0
 800bb70:	428b      	cmp	r3, r1
 800bb72:	bf01      	itttt	eq
 800bb74:	6819      	ldreq	r1, [r3, #0]
 800bb76:	685b      	ldreq	r3, [r3, #4]
 800bb78:	1809      	addeq	r1, r1, r0
 800bb7a:	6021      	streq	r1, [r4, #0]
 800bb7c:	e7ed      	b.n	800bb5a <_free_r+0x1e>
 800bb7e:	461a      	mov	r2, r3
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	b10b      	cbz	r3, 800bb88 <_free_r+0x4c>
 800bb84:	42a3      	cmp	r3, r4
 800bb86:	d9fa      	bls.n	800bb7e <_free_r+0x42>
 800bb88:	6811      	ldr	r1, [r2, #0]
 800bb8a:	1850      	adds	r0, r2, r1
 800bb8c:	42a0      	cmp	r0, r4
 800bb8e:	d10b      	bne.n	800bba8 <_free_r+0x6c>
 800bb90:	6820      	ldr	r0, [r4, #0]
 800bb92:	4401      	add	r1, r0
 800bb94:	1850      	adds	r0, r2, r1
 800bb96:	4283      	cmp	r3, r0
 800bb98:	6011      	str	r1, [r2, #0]
 800bb9a:	d1e0      	bne.n	800bb5e <_free_r+0x22>
 800bb9c:	6818      	ldr	r0, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	6053      	str	r3, [r2, #4]
 800bba2:	4408      	add	r0, r1
 800bba4:	6010      	str	r0, [r2, #0]
 800bba6:	e7da      	b.n	800bb5e <_free_r+0x22>
 800bba8:	d902      	bls.n	800bbb0 <_free_r+0x74>
 800bbaa:	230c      	movs	r3, #12
 800bbac:	602b      	str	r3, [r5, #0]
 800bbae:	e7d6      	b.n	800bb5e <_free_r+0x22>
 800bbb0:	6820      	ldr	r0, [r4, #0]
 800bbb2:	1821      	adds	r1, r4, r0
 800bbb4:	428b      	cmp	r3, r1
 800bbb6:	bf04      	itt	eq
 800bbb8:	6819      	ldreq	r1, [r3, #0]
 800bbba:	685b      	ldreq	r3, [r3, #4]
 800bbbc:	6063      	str	r3, [r4, #4]
 800bbbe:	bf04      	itt	eq
 800bbc0:	1809      	addeq	r1, r1, r0
 800bbc2:	6021      	streq	r1, [r4, #0]
 800bbc4:	6054      	str	r4, [r2, #4]
 800bbc6:	e7ca      	b.n	800bb5e <_free_r+0x22>
 800bbc8:	bd38      	pop	{r3, r4, r5, pc}
 800bbca:	bf00      	nop
 800bbcc:	20001ed8 	.word	0x20001ed8

0800bbd0 <__malloc_lock>:
 800bbd0:	4801      	ldr	r0, [pc, #4]	@ (800bbd8 <__malloc_lock+0x8>)
 800bbd2:	f7ff bfa3 	b.w	800bb1c <__retarget_lock_acquire_recursive>
 800bbd6:	bf00      	nop
 800bbd8:	20001ed4 	.word	0x20001ed4

0800bbdc <__malloc_unlock>:
 800bbdc:	4801      	ldr	r0, [pc, #4]	@ (800bbe4 <__malloc_unlock+0x8>)
 800bbde:	f7ff bf9e 	b.w	800bb1e <__retarget_lock_release_recursive>
 800bbe2:	bf00      	nop
 800bbe4:	20001ed4 	.word	0x20001ed4

0800bbe8 <_init>:
 800bbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbea:	bf00      	nop
 800bbec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbee:	bc08      	pop	{r3}
 800bbf0:	469e      	mov	lr, r3
 800bbf2:	4770      	bx	lr

0800bbf4 <_fini>:
 800bbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf6:	bf00      	nop
 800bbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbfa:	bc08      	pop	{r3}
 800bbfc:	469e      	mov	lr, r3
 800bbfe:	4770      	bx	lr
