* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Aug 2 2023 08:20:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n827
T_7_14_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g0_1
T_6_15_wire_logic_cluster/lc_4/in_1

End 

Net : n3_adj_118
T_6_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_4/in_3

End 

Net : pulse_counter.internal_count_2
T_5_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : n781
T_7_13_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_3

End 

Net : n8
T_6_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_4/in_1

End 

Net : pulse_counter.internal_count_7
T_5_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g0_7
T_6_13_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_7/in_1

End 

Net : n829
T_11_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_7/in_3

End 

Net : n3
T_10_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_4/in_3

End 

Net : row_counter.internal_count_2
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_9
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_2/in_0

T_9_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_9
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_2/in_1

End 

Net : n803
T_11_13_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : n823_cascade_
T_7_14_wire_logic_cluster/lc_0/ltout
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : n15
T_6_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_0/in_0

End 

Net : pulse_counter.internal_count_14
T_5_14_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_45
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_6/in_0

T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_6/in_1

End 

Net : row_counter.n757
T_9_14_wire_logic_cluster/lc_6/cout
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : row_counter.internal_count_7
T_9_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_7/in_1

End 

Net : n8_adj_122
T_10_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_4/in_1

End 

Net : n795_cascade_
T_6_15_wire_logic_cluster/lc_1/ltout
T_6_15_wire_logic_cluster/lc_2/in_2

End 

Net : n5_adj_120
T_6_13_wire_logic_cluster/lc_4/out
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_3

End 

Net : n825_cascade_
T_6_15_wire_logic_cluster/lc_3/ltout
T_6_15_wire_logic_cluster/lc_4/in_2

End 

Net : pulse_counter.internal_count_4
T_5_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_4/in_1

End 

Net : n817_cascade_
T_6_15_wire_logic_cluster/lc_2/ltout
T_6_15_wire_logic_cluster/lc_3/in_2

End 

Net : pulse_counter.internal_count_3
T_5_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g0_3
T_6_13_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_3/in_1

End 

Net : n4_adj_116
T_6_13_wire_logic_cluster/lc_3/out
T_6_12_sp4_v_t_38
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_1/in_1

End 

Net : n835_cascade_
T_10_15_wire_logic_cluster/lc_6/ltout
T_10_15_wire_logic_cluster/lc_7/in_2

End 

Net : n831_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : n811_cascade_
T_10_15_wire_logic_cluster/lc_4/ltout
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : row_counter.internal_count_3
T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_1

End 

Net : n4
T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_10_15_lc_trk_g1_6
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : pulse_counter.internal_count_6
T_5_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_6/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_6/in_1

End 

Net : n7
T_6_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : row_counter.internal_count_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_0/in_0

End 

Net : pulse_counter.internal_count_0
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : pulse_counter.n742
T_5_14_wire_logic_cluster/lc_6/cout
T_5_14_wire_logic_cluster/lc_7/in_3

End 

Net : pulse_counter.internal_count_9
T_5_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g0_1
T_6_14_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_1/in_1

End 

Net : n10
T_6_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

End 

Net : row_counter.n756
T_9_14_wire_logic_cluster/lc_5/cout
T_9_14_wire_logic_cluster/lc_6/in_3

Net : pulse_counter.internal_count_13
T_5_14_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g0_5
T_6_14_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_5/in_1

End 

Net : n14
T_6_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : n787
T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_3/in_3

End 

Net : pulse_counter.internal_count_12
T_5_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_4/in_0

T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_4/in_1

End 

Net : pulse_counter.n13
T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g1_4
T_6_15_wire_logic_cluster/lc_0/in_1

End 

Net : pulse_counter.n741
T_5_14_wire_logic_cluster/lc_5/cout
T_5_14_wire_logic_cluster/lc_6/in_3

Net : pulse_counter.internal_count_1
T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g0_1
T_6_13_wire_logic_cluster/lc_1/in_0

End 

Net : row_counter.internal_count_1
T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_1/in_0

End 

Net : n793_cascade_
T_11_14_wire_logic_cluster/lc_2/ltout
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : n10_adj_124
T_10_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g1_1
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : row_counter.internal_count_9
T_9_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_46
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : row_counter.n755
T_9_14_wire_logic_cluster/lc_4/cout
T_9_14_wire_logic_cluster/lc_5/in_3

Net : pulse_counter.n740
T_5_14_wire_logic_cluster/lc_4/cout
T_5_14_wire_logic_cluster/lc_5/in_3

Net : row_counter.n754
T_9_14_wire_logic_cluster/lc_3/cout
T_9_14_wire_logic_cluster/lc_4/in_3

Net : n2_adj_99
T_6_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_1/in_0

End 

Net : n1_adj_117
T_6_13_wire_logic_cluster/lc_0/out
T_6_11_sp4_v_t_45
T_6_15_lc_trk_g0_0
T_6_15_wire_logic_cluster/lc_2/in_0

End 

Net : row_counter.internal_count_4
T_9_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : n5
T_10_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_40
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : pulse_counter.internal_count_10
T_5_14_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_2/in_0

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : n11
T_6_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_1/in_1

End 

Net : pulse_counter.n739
T_5_14_wire_logic_cluster/lc_3/cout
T_5_14_wire_logic_cluster/lc_4/in_3

Net : n775
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : row_counter.internal_count_12
T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : row_counter.n13
T_10_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_0/in_0

End 

Net : row_counter.n753
T_9_14_wire_logic_cluster/lc_2/cout
T_9_14_wire_logic_cluster/lc_3/in_3

Net : pulse_counter.internal_count_5
T_5_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_1

End 

Net : n6_adj_119
T_6_13_wire_logic_cluster/lc_5/out
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_2/in_3

End 

Net : reset_signal
T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_6/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_7/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_1/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_4_15_sp12_h_l_1
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_7/in_3

T_6_15_wire_logic_cluster/lc_7/out
T_4_15_sp12_h_l_1
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_7/in_1

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_47
T_4_14_sp4_h_l_4
T_8_14_sp4_h_l_4
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_15_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_43
T_3_13_sp4_h_l_0
T_7_13_sp4_h_l_8
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

End 

Net : count_done
T_6_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_7/in_1

T_6_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : n176
T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_6_14_sp4_h_l_2
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_0/cen

End 

Net : n15_adj_128
T_10_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_2/in_0

End 

Net : row_counter.internal_count_14
T_9_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_6/in_1

End 

Net : row_counter.internal_count_6
T_9_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_6/in_1

End 

Net : n7_adj_121
T_10_13_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : pulse_counter.n738
T_5_14_wire_logic_cluster/lc_2/cout
T_5_14_wire_logic_cluster/lc_3/in_3

Net : row_counter.n752
T_9_14_wire_logic_cluster/lc_1/cout
T_9_14_wire_logic_cluster/lc_2/in_3

Net : row_counter.internal_count_13
T_9_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : n14_adj_127
T_10_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : n189
T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

End 

Net : row_complete
T_10_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_3
T_6_15_sp4_h_l_6
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_7/in_3

End 

Net : pulse_counter.n737
T_5_14_wire_logic_cluster/lc_1/cout
T_5_14_wire_logic_cluster/lc_2/in_3

Net : row_counter.internal_count_5
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_5/in_0

End 

Net : n1
T_10_13_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_44
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_5/in_0

End 

Net : row_counter.n751
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

Net : pulse_counter.internal_count_8
T_5_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_0/in_1

End 

Net : n9
T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_2/in_1

End 

Net : n16
T_6_14_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_3/in_1

End 

Net : pulse_counter.internal_count_15
T_5_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_47
T_6_14_lc_trk_g2_7
T_6_14_wire_logic_cluster/lc_7/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g1_7
T_5_14_wire_logic_cluster/lc_7/in_1

End 

Net : pulse_counter.n736
T_5_14_wire_logic_cluster/lc_0/cout
T_5_14_wire_logic_cluster/lc_1/in_3

Net : n2
T_10_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : n6
T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_5_8_0_
T_9_14_wire_logic_cluster/carry_in_mux/cout
T_9_14_wire_logic_cluster/lc_0/in_3

Net : row_counter.internal_count_10
T_9_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_1

End 

Net : n11_adj_125
T_10_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_1_8_0_
T_5_14_wire_logic_cluster/carry_in_mux/cout
T_5_14_wire_logic_cluster/lc_0/in_3

Net : n12_adj_126
T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_38
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_6/in_0

End 

Net : row_counter.internal_count_11
T_9_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : n12
T_6_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g0_3
T_6_15_wire_logic_cluster/lc_3/in_0

End 

Net : pulse_counter.internal_count_11
T_5_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g0_3
T_6_14_wire_logic_cluster/lc_3/in_0

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_3/in_1

End 

Net : n9_adj_123
T_10_14_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_5/in_1

End 

Net : row_counter.internal_count_8
T_9_14_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : row_counter.n749
T_9_13_wire_logic_cluster/lc_6/cout
T_9_13_wire_logic_cluster/lc_7/in_3

Net : pulse_counter.n734
T_5_13_wire_logic_cluster/lc_6/cout
T_5_13_wire_logic_cluster/lc_7/in_3

Net : row_counter.n748
T_9_13_wire_logic_cluster/lc_5/cout
T_9_13_wire_logic_cluster/lc_6/in_3

Net : pulse_counter.n733
T_5_13_wire_logic_cluster/lc_5/cout
T_5_13_wire_logic_cluster/lc_6/in_3

Net : row_counter.n747
T_9_13_wire_logic_cluster/lc_4/cout
T_9_13_wire_logic_cluster/lc_5/in_3

Net : n16_adj_129
T_10_14_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : row_counter.internal_count_15
T_9_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : pulse_counter.n732
T_5_13_wire_logic_cluster/lc_4/cout
T_5_13_wire_logic_cluster/lc_5/in_3

Net : row_counter.n746
T_9_13_wire_logic_cluster/lc_3/cout
T_9_13_wire_logic_cluster/lc_4/in_3

Net : pulse_counter.n731
T_5_13_wire_logic_cluster/lc_3/cout
T_5_13_wire_logic_cluster/lc_4/in_3

Net : row_counter.n745
T_9_13_wire_logic_cluster/lc_2/cout
T_9_13_wire_logic_cluster/lc_3/in_3

Net : pulse_counter.n730
T_5_13_wire_logic_cluster/lc_2/cout
T_5_13_wire_logic_cluster/lc_3/in_3

Net : pulse_counter.n729
T_5_13_wire_logic_cluster/lc_1/cout
T_5_13_wire_logic_cluster/lc_2/in_3

Net : row_counter.n744
T_9_13_wire_logic_cluster/lc_1/cout
T_9_13_wire_logic_cluster/lc_2/in_3

Net : row_counter.n743
T_9_13_wire_logic_cluster/lc_0/cout
T_9_13_wire_logic_cluster/lc_1/in_3

Net : pulse_counter.n728
T_5_13_wire_logic_cluster/lc_0/cout
T_5_13_wire_logic_cluster/lc_1/in_3

Net : shifted_data_3_adj_112
T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_11_13_lc_trk_g0_5
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_4/in_3

End 

Net : shifted_data_2
T_9_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_44
T_9_16_lc_trk_g2_4
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_3
T_6_16_lc_trk_g0_7
T_6_16_wire_logic_cluster/lc_0/in_3

End 

Net : shifted_data_4
T_9_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_6
T_7_17_lc_trk_g0_6
T_7_17_input_2_6
T_7_17_wire_logic_cluster/lc_6/in_2

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_7/out
T_7_17_sp12_h_l_1
T_6_17_lc_trk_g0_1
T_6_17_wire_logic_cluster/lc_2/in_1

End 

Net : output_state
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_2/in_0

T_5_15_wire_logic_cluster/lc_2/out
T_5_16_lc_trk_g0_2
T_5_16_wire_logic_cluster/lc_6/in_0

End 

Net : shifted_data_14_adj_101
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_0/in_3

End 

Net : shifted_data_0
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_3
T_6_16_lc_trk_g1_3
T_6_16_wire_logic_cluster/lc_3/in_3

End 

Net : shifted_data_4_adj_111
T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_3
T_10_13_sp4_v_t_44
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_5/in_3

End 

Net : shifted_data_7
T_7_17_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g3_7
T_7_17_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g2_7
T_7_17_input_2_7
T_7_17_wire_logic_cluster/lc_7/in_2

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g3_7
T_6_17_wire_logic_cluster/lc_7/in_3

End 

Net : shifted_data_11
T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_5/in_0

End 

Net : shifted_data_8_adj_107
T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : shifted_data_12
T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g2_5
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g2_5
T_6_16_wire_logic_cluster/lc_5/in_0

End 

Net : shifted_data_9
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_input_2_2
T_7_17_wire_logic_cluster/lc_2/in_2

T_7_17_wire_logic_cluster/lc_2/out
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_1/in_3

End 

Net : shifted_data_5
T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_4/in_3

End 

Net : shifted_data_5_adj_110
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_1/in_0

End 

Net : shifted_data_11_adj_104
T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_1

T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_1/in_0

End 

Net : shifted_data_12_adj_103
T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : shifted_data_14
T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g2_2
T_6_16_wire_logic_cluster/lc_1/in_3

End 

Net : shifted_data_15
T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_lc_trk_g3_4
T_6_16_wire_logic_cluster/lc_2/in_3

End 

Net : shifted_data_1_adj_114
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_3/in_0

End 

Net : shifted_data_10_adj_105
T_11_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_7/in_0

End 

Net : shifted_data_2_adj_113
T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_2/in_3

End 

Net : shifted_data_7_adj_108
T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_9_14_sp4_v_t_45
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : shifted_data_1
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_9_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_1
T_6_16_lc_trk_g0_1
T_6_16_wire_logic_cluster/lc_6/in_1

End 

Net : shifted_data_6
T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g3_1
T_7_17_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g3_1
T_7_17_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_6_17_lc_trk_g3_1
T_6_17_wire_logic_cluster/lc_0/in_0

End 

Net : shifted_data_3
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_5
T_6_16_lc_trk_g0_5
T_6_16_wire_logic_cluster/lc_4/in_3

End 

Net : shifted_data_13_adj_102
T_11_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

T_11_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : shifted_data_15_adj_100
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_3/in_0

End 

Net : shifted_data_9_adj_106
T_11_15_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g2_7
T_11_15_input_2_7
T_11_15_wire_logic_cluster/lc_7/in_2

T_11_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : shifted_data_13
T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_6/in_3

End 

Net : shifted_data_0_adj_115
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_38
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_4/in_0

End 

Net : shifted_data_10
T_7_17_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g1_5
T_7_17_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g3_5
T_6_16_wire_logic_cluster/lc_7/in_3

End 

Net : shifted_data_6_adj_109
T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_2/in_3

End 

Net : shifted_data_8
T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g3_0
T_6_17_wire_logic_cluster/lc_6/in_3

End 

Net : pulse_counter.n726
Net : pulse_counter.n725
Net : pulse_counter.n723
Net : row_counter.n696
Net : row_counter.n697
Net : row_counter.n698
Net : row_counter.n699
Net : row_counter.n700
Net : row_counter.n701
Net : row_counter.n702
Net : row_counter.n704
Net : row_counter.n705
Net : row_counter.n706
Net : row_counter.n707
Net : row_counter.n708
Net : row_counter.n709
Net : row_counter.n710
Net : en_internals_c
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_1/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_4/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_0/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_7/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_2/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_3/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_0/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_7_12_sp4_v_t_38
T_6_15_lc_trk_g2_6
T_6_15_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_7_12_sp4_v_t_38
T_6_15_lc_trk_g2_6
T_6_15_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_7/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_1/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_0/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_3/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_4/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_5/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_1/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_1/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_7_12_sp4_v_t_38
T_8_12_sp4_h_l_8
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_7_16_sp4_v_t_44
T_4_16_sp4_h_l_3
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_2/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_12_8_sp12_v_t_23
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_12_8_sp12_v_t_23
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_1_7_0_
Net : bfn_2_7_0_
Net : bfn_2_8_0_
Net : bfn_2_9_0_
T_6_15_wire_logic_cluster/carry_in_mux/cout
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_5_7_0_
Net : bfn_6_7_0_
Net : pulse_counter.n722
Net : bfn_6_8_0_
Net : bfn_6_9_0_
T_10_15_wire_logic_cluster/carry_in_mux/cout
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : constant_v_c
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_2_22_sp4_h_l_5
T_5_18_sp4_v_t_46
T_5_14_sp4_v_t_39
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_6/in_3

End 

Net : divide_enable_c
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_6/in_0

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_5_15_lc_trk_g1_3
T_5_15_input_2_2
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : divided_pulse_c
T_5_16_wire_logic_cluster/lc_6/out
T_0_16_span12_horz_11
T_0_16_lc_trk_g1_3
T_0_16_wire_io_cluster/io_0/D_OUT_0

T_5_16_wire_logic_cluster/lc_6/out
T_4_16_sp4_h_l_4
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_5_16_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_37
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

End 

Net : pulse_counter.n724
Net : en_rowpack_c
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_8_13_sp12_v_t_23
T_8_15_sp4_v_t_43
T_9_15_sp4_h_l_11
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_7/in_0

End 

Net : laser_pulse_c
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

End 

Net : n169
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g2_1
T_7_16_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_input_2_5
T_7_17_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_wire_logic_cluster/lc_7/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_3_16_sp12_h_l_1
T_9_16_lc_trk_g1_6
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_3_16_sp12_h_l_1
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_1/out
T_3_16_sp12_h_l_1
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_3_16_sp12_h_l_1
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_10_16_sp4_v_t_37
T_9_17_lc_trk_g2_5
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : n169_cascade_
T_7_16_wire_logic_cluster/lc_1/ltout
T_7_16_wire_logic_cluster/lc_2/in_2

End 

Net : n171
T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_lc_trk_g0_0
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_9_12_lc_trk_g2_5
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_11_sp4_v_t_39
T_11_14_lc_trk_g0_7
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_input_2_4
T_10_12_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_36
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_36
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_11_11_sp4_v_t_36
T_11_13_lc_trk_g2_1
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

End 

Net : n330
T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_input_2_6
T_7_16_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_1/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_2/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_3/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_10_16_sp4_v_t_46
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_7/in_0

End 

Net : n330_cascade_
T_7_16_wire_logic_cluster/lc_3/ltout
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : n345
T_7_15_wire_logic_cluster/lc_2/out
T_2_15_sp12_h_l_0
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_2_15_sp12_h_l_0
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_7/in_3

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_15_sp4_v_t_39
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_15_sp4_v_t_39
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_15_sp4_v_t_39
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_11_sp4_v_t_38
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_11_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_10_11_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_13_lc_trk_g2_4
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_0/in_0

End 

Net : CONSTANT_ONE_NET
T_9_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_input_2_3
T_10_14_wire_logic_cluster/lc_3/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_input_2_5
T_10_14_wire_logic_cluster/lc_5/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_5_15_sp12_h_l_1
T_6_15_lc_trk_g1_5
T_6_15_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_input_2_2
T_10_13_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g2_3
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_input_2_2
T_6_14_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g2_3
T_6_14_input_2_3
T_6_14_wire_logic_cluster/lc_3/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g2_3
T_6_14_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_input_2_5
T_6_13_wire_logic_cluster/lc_5/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_8_15_sp4_h_l_10
T_7_11_sp4_v_t_47
T_6_13_lc_trk_g2_2
T_6_13_input_2_6
T_6_13_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_6
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_input_2_7
T_6_13_wire_logic_cluster/lc_7/in_2

End 

Net : pulse_counter.n712
Net : pulse_counter.n713
Net : pulse_counter.n714
Net : pulse_counter.n715
Net : pulse_counter.n716
Net : pulse_counter.n717
Net : pulse_counter.n718
Net : pulse_counter.n720
Net : pulse_counter.n721
Net : sr_clk_c
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_14_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_12_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

End 

Net : sr_data_c
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_42
T_9_10_sp4_v_t_47
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_3/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_42
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : sr_divider_data_0
T_6_16_wire_logic_cluster/lc_3/out
T_6_12_sp4_v_t_43
T_6_13_lc_trk_g2_3
T_6_13_wire_logic_cluster/lc_0/in_1

End 

Net : sr_divider_data_1
T_6_16_wire_logic_cluster/lc_6/out
T_6_10_sp12_v_t_23
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_1/in_1

End 

Net : sr_divider_data_10
T_6_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_38
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_2/in_1

End 

Net : sr_divider_data_11
T_6_15_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_3/in_1

End 

Net : sr_divider_data_12
T_6_16_wire_logic_cluster/lc_5/out
T_6_12_sp4_v_t_47
T_6_14_lc_trk_g3_2
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : sr_divider_data_13
T_6_15_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_input_2_5
T_6_14_wire_logic_cluster/lc_5/in_2

End 

Net : sr_divider_data_14
T_6_16_wire_logic_cluster/lc_1/out
T_6_13_sp12_v_t_22
T_6_14_lc_trk_g2_6
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

End 

Net : sr_divider_data_15
T_6_16_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_44
T_6_14_lc_trk_g3_4
T_6_14_input_2_7
T_6_14_wire_logic_cluster/lc_7/in_2

End 

Net : sr_divider_data_2
T_6_16_wire_logic_cluster/lc_0/out
T_6_12_sp12_v_t_23
T_6_13_lc_trk_g3_7
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

End 

Net : sr_divider_data_3
T_6_16_wire_logic_cluster/lc_4/out
T_6_12_sp4_v_t_45
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : sr_divider_data_4
T_6_17_wire_logic_cluster/lc_2/out
T_6_7_sp12_v_t_23
T_6_13_lc_trk_g2_4
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

End 

Net : sr_divider_data_5
T_6_17_wire_logic_cluster/lc_4/out
T_6_9_sp12_v_t_23
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : sr_divider_data_6
T_6_17_wire_logic_cluster/lc_0/out
T_6_5_sp12_v_t_23
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : sr_divider_data_7
T_6_17_wire_logic_cluster/lc_7/out
T_6_12_sp12_v_t_22
T_6_13_lc_trk_g2_6
T_6_13_wire_logic_cluster/lc_7/in_1

End 

Net : sr_divider_data_8
T_6_17_wire_logic_cluster/lc_6/out
T_6_16_sp4_v_t_44
T_6_12_sp4_v_t_44
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_0/in_1

End 

Net : sr_divider_data_9
T_6_17_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_1/in_1

End 

Net : sr_reset_c
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_4_12_sp4_h_l_7
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_4/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_4_12_sp4_h_l_7
T_7_12_sp4_v_t_42
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_2/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_4_12_sp4_h_l_7
T_7_12_sp4_v_t_42
T_7_16_lc_trk_g1_7
T_7_16_wire_logic_cluster/lc_1/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_4_12_sp4_h_l_7
T_7_12_sp4_v_t_42
T_7_16_lc_trk_g1_7
T_7_16_wire_logic_cluster/lc_3/in_1

End 

Net : sr_row_data_0
T_9_15_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_44
T_10_13_lc_trk_g2_1
T_10_13_wire_logic_cluster/lc_0/in_1

End 

Net : sr_row_data_1
T_10_12_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g0_3
T_10_13_input_2_1
T_10_13_wire_logic_cluster/lc_1/in_2

End 

Net : sr_row_data_10
T_10_16_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_39
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : sr_row_data_11
T_10_16_wire_logic_cluster/lc_1/out
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_3/in_1

End 

Net : sr_row_data_12
T_11_16_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_4/in_1

End 

Net : sr_row_data_13
T_10_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_45
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_5/in_1

End 

Net : sr_row_data_14
T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_6/in_1

End 

Net : sr_row_data_15
T_10_16_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_46
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : sr_row_data_2
T_11_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_2/in_1

End 

Net : sr_row_data_3
T_12_13_wire_logic_cluster/lc_4/out
T_11_13_sp4_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : sr_row_data_4
T_9_15_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_46
T_10_13_lc_trk_g2_3
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : sr_row_data_5
T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_10_13_lc_trk_g1_2
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : sr_row_data_6
T_10_15_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_6/in_1

End 

Net : sr_row_data_7
T_9_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

End 

Net : sr_row_data_8
T_10_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_0/in_1

End 

Net : sr_row_data_9
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_1/in_1

End 

Net : sr_sel_div_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_7_16_lc_trk_g0_7
T_7_16_wire_logic_cluster/lc_1/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_7_16_lc_trk_g0_7
T_7_16_wire_logic_cluster/lc_3/in_0

End 

Net : sr_sel_row_c
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_4_11_sp4_h_l_11
T_7_11_sp4_v_t_46
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_4/in_1

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_4_11_sp4_h_l_11
T_7_11_sp4_v_t_46
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_2/in_1

End 

