// Seed: 4242631000
module module_0 ();
  tri id_1;
  assign id_1 = -1 | 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_4;
  always_ff #1 begin : LABEL_0
    id_1 <= id_2;
    id_1 = 1;
  end
  wire id_5;
  for (id_6 = id_1; 1; id_1 = id_4 + id_1) id_7(-1);
  tri id_8, id_9, id_10 = 1 < id_4 | 1'd0, id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_4 = 1;
  initial if (1 >>> (id_4)) id_1 = -1;
endmodule
