--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab8.twx lab8.ncd -o lab8.twr lab8.pcf -ucf lab8.ucf

Design file:              lab8.ncd
Physical constraint file: lab8.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock control<0>
------------+------------+------------+---------------------+--------+
            |Max Setup to|Max Hold to |                     | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
------------+------------+------------+---------------------+--------+
input_A<0>  |    3.415(R)|    1.099(R)|Buffer_1_not0003     |   0.000|
            |    3.154(F)|    1.600(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.011(F)|    2.478(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.464(F)|    2.975(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<1>  |    2.436(R)|    2.504(R)|Buffer_1_not0003     |   0.000|
            |    2.522(F)|    2.888(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.571(F)|    2.926(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.949(F)|    3.363(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<2>  |    2.173(R)|    3.281(R)|Buffer_1_not0003     |   0.000|
            |    2.323(F)|    3.052(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.519(F)|    2.885(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.135(F)|    2.478(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<3>  |    2.546(R)|    2.923(R)|Buffer_1_not0003     |   0.000|
            |    2.944(F)|    2.739(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.155(F)|    2.346(F)|Buffer_3_cmp_eq0000  |   0.000|
            |    0.653(F)|    1.847(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<4>  |    2.581(R)|    3.559(R)|Buffer_1_not0003     |   0.000|
            |    2.508(F)|    2.010(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.206(F)|    2.887(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -1.198(F)|    3.576(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<5>  |    2.121(R)|    3.066(R)|Buffer_1_not0003     |   0.000|
            |    2.704(F)|    2.171(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.353(F)|    3.005(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.167(F)|    2.751(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<6>  |    2.370(R)|    3.271(R)|Buffer_1_not0003     |   0.000|
            |    3.035(F)|    2.045(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.650(F)|    3.487(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.390(F)|    2.682(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<7>  |    2.426(R)|    2.094(R)|Buffer_1_not0003     |   0.000|
            |    3.284(F)|    0.968(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.290(F)|    3.198(F)|Buffer_3_cmp_eq0000  |   0.000|
            |    1.000(F)|    1.570(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_B<0>  |    1.762(R)|    2.421(R)|Buffer_1_not0003     |   0.000|
            |    2.598(F)|    2.045(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.853(F)|    1.787(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<1>  |    1.707(R)|    2.309(R)|Buffer_1_not0003     |   0.000|
            |    2.552(F)|    1.926(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.563(F)|    2.019(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<2>  |    1.313(R)|    2.684(R)|Buffer_1_not0003     |   0.000|
            |    1.974(F)|    2.441(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.358(F)|    2.183(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<3>  |    1.822(R)|    2.121(R)|Buffer_1_not0003     |   0.000|
            |    1.865(F)|    2.373(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.497(F)|    2.072(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<4>  |    2.109(R)|    2.288(R)|Buffer_1_not0003     |   0.000|
            |    2.557(F)|    1.223(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.719(F)|    2.148(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<5>  |    1.630(R)|    2.515(R)|Buffer_1_not0003     |   0.000|
            |    1.814(F)|    1.661(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    0.023(F)|    2.704(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<6>  |    1.510(R)|    2.671(R)|Buffer_1_not0003     |   0.000|
            |    1.743(F)|    1.598(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.332(F)|    3.232(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<7>  |    2.543(R)|    1.688(R)|Buffer_1_not0003     |   0.000|
            |    2.343(F)|    0.847(F)|Buffer_2_cmp_eq0000  |   0.000|
            |    1.041(F)|    2.134(F)|Buffer_3_cmp_eq0000  |   0.000|
shift       |    1.726(F)|    2.841(F)|Buffer_4_0_cmp_eq0000|   0.000|
------------+------------+------------+---------------------+--------+

Setup/Hold to clock control<1>
------------+------------+------------+---------------------+--------+
            |Max Setup to|Max Hold to |                     | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
------------+------------+------------+---------------------+--------+
input_A<0>  |    2.436(R)|    2.322(R)|Buffer_1_not0003     |   0.000|
            |    2.188(F)|    2.808(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.280(F)|    4.064(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -1.745(F)|    4.576(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<1>  |    1.457(R)|    3.727(R)|Buffer_1_not0003     |   0.000|
            |    1.556(F)|    4.096(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.840(F)|    4.512(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -2.230(F)|    4.964(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<2>  |    1.194(R)|    4.504(R)|Buffer_1_not0003     |   0.000|
            |    1.357(F)|    4.260(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.788(F)|    4.471(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -1.416(F)|    4.079(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<3>  |    1.567(R)|    4.146(R)|Buffer_1_not0003     |   0.000|
            |    1.978(F)|    3.947(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.114(F)|    3.932(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.628(F)|    3.448(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<4>  |    1.602(R)|    4.782(R)|Buffer_1_not0003     |   0.000|
            |    1.542(F)|    3.218(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.475(F)|    4.473(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -2.479(F)|    5.177(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<5>  |    1.142(R)|    4.289(R)|Buffer_1_not0003     |   0.000|
            |    1.738(F)|    3.379(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.622(F)|    4.591(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -1.448(F)|    4.352(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<6>  |    1.391(R)|    4.494(R)|Buffer_1_not0003     |   0.000|
            |    2.069(F)|    3.253(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.919(F)|    5.073(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -1.671(F)|    4.283(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_A<7>  |    1.447(R)|    3.317(R)|Buffer_1_not0003     |   0.000|
            |    2.318(F)|    2.176(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.559(F)|    4.784(F)|Buffer_3_cmp_eq0000  |   0.000|
            |   -0.281(F)|    3.171(F)|Buffer_4_0_cmp_eq0000|   0.000|
input_B<0>  |    0.783(R)|    3.644(R)|Buffer_1_not0003     |   0.000|
            |    1.632(F)|    3.253(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.416(F)|    3.373(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<1>  |    0.728(R)|    3.532(R)|Buffer_1_not0003     |   0.000|
            |    1.586(F)|    3.134(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.706(F)|    3.605(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<2>  |    0.334(R)|    3.907(R)|Buffer_1_not0003     |   0.000|
            |    1.008(F)|    3.649(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.911(F)|    3.769(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<3>  |    0.843(R)|    3.344(R)|Buffer_1_not0003     |   0.000|
            |    0.899(F)|    3.581(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.772(F)|    3.658(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<4>  |    1.130(R)|    3.511(R)|Buffer_1_not0003     |   0.000|
            |    1.591(F)|    2.431(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.550(F)|    3.734(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<5>  |    0.651(R)|    3.738(R)|Buffer_1_not0003     |   0.000|
            |    0.848(F)|    2.869(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.246(F)|    4.290(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<6>  |    0.531(R)|    3.894(R)|Buffer_1_not0003     |   0.000|
            |    0.777(F)|    2.806(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -1.601(F)|    4.818(F)|Buffer_3_cmp_eq0000  |   0.000|
input_B<7>  |    1.564(R)|    2.911(R)|Buffer_1_not0003     |   0.000|
            |    1.377(F)|    2.055(F)|Buffer_2_cmp_eq0000  |   0.000|
            |   -0.228(F)|    3.720(F)|Buffer_3_cmp_eq0000  |   0.000|
shift       |    0.445(F)|    4.442(F)|Buffer_4_0_cmp_eq0000|   0.000|
------------+------------+------------+---------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Y<0>        |   11.498(R)|clock_BUFGP       |   0.000|
Y<1>        |   12.068(R)|clock_BUFGP       |   0.000|
Y<2>        |   12.929(R)|clock_BUFGP       |   0.000|
Y<3>        |   11.727(R)|clock_BUFGP       |   0.000|
Y<4>        |   11.777(R)|clock_BUFGP       |   0.000|
Y<5>        |   12.988(R)|clock_BUFGP       |   0.000|
Y<6>        |   11.928(R)|clock_BUFGP       |   0.000|
com<0>      |   10.259(R)|clock_BUFGP       |   0.000|
com<1>      |    9.719(R)|clock_BUFGP       |   0.000|
com<2>      |   10.285(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.290|         |         |         |
control<0>     |   10.426|   11.385|         |         |
control<1>     |   10.426|   11.385|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
control<0>     |         |         |         |    1.898|
control<1>     |         |         |         |    1.898|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
control<0>     |         |         |         |    1.898|
control<1>     |         |         |         |    1.898|
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 19 14:55:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



